// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__72(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__72\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_78 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_77 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_76 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_75 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_74 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_73 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_72 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_71 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_70 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_69 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_68 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_67 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_66 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_52 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_51 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_50 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_49 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_48 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_47 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_46 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_45 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_44 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_43 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_42 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_41 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_40 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
    } else {
        if ((0x42U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_66 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x4eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_78 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x4dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_77 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x4cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_76 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x4bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_75 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x4aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_74 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x49U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_73 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x48U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_72 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x47U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_71 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x46U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_70 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x45U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_69 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x44U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_68 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x43U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_67 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x75U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_117 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_117 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x74U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_116 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_116 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x73U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_115 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_115 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x72U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_114 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_114 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x71U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_113 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_113 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x70U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_112 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_112 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x6fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_111 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_111 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x6eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_110 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_110 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x6dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_109 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_109 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x6cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_108 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_108 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x6bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_107 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_107 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x6aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_106 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_106 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x69U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_105 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_105 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x34U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_52 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x33U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_51 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x32U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_50 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x31U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_49 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x30U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_48 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x2fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_47 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x2eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_46 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x2dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_45 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x2cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_44 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x2bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_43 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x2aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_42 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x29U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_41 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x28U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_40 
                = (1U & ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))
                          ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5)
                          : ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129)))));
        }
        if ((0x41U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x40U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x3fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x3eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x3dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x3cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x3bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x3aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x39U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x38U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x37U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x36U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x35U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
    }
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__73(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__73\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 = 0U;
    } else {
        if ((0x3cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_60 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x3bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_59 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x3aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_58 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x39U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_57 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x38U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_56 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x37U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_55 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x36U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_54 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x35U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_53 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x41U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_65 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x40U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_64 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x3fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_63 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x3eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_62 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x3dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_61 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
    }
}
