V 000052 55 3232          1566221351205 sample_arch
(_unit VHDL (top_module 0 8(sample_arch 0 18))
	(_version vd0)
	(_time 1566221351206 2019.08.19 15:29:11)
	(_source (\./../../top_level.vhd\))
	(_parameters dbg tan)
	(_code 59590c5a060f0d4c0b581d035e5f5d5e5c5f0a5f5c)
	(_ent
		(_time 1566221351201)
	)
	(_comp
		(OSCH
			(_object
				(_type (_int ~STRING~13 0 27(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 2 0 27(_ent(_string \"133.00"\))))
				(_port (_int STDBY -1 0 28(_ent (_in))))
				(_port (_int OSC -1 0 28(_ent (_out))))
				(_port (_int SEDSTDBY -1 0 28(_ent (_out))))
			)
		)
		(HeartBeat
			(_object
				(_gen (_int SPEED -3 0 32(_ent((i 24)))))
				(_port (_int RST_n -1 0 33(_ent (_in))))
				(_port (_int CLK -1 0 33(_ent (_in))))
				(_port (_int LED -1 0 33(_ent (_out))))
			)
		)
		(i2c_master_controller
			(_object
				(_port (_int rst_n -1 0 38(_ent (_in))))
				(_port (_int clk -1 0 39(_ent (_in))))
				(_port (_int addr 1 0 40(_ent (_in))))
				(_port (_int data 1 0 41(_ent (_inout))))
				(_port (_int scl -1 0 42(_ent (_inout))))
				(_port (_int sda -1 0 43(_ent (_inout))))
				(_port (_int rdy -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst OSCInst0 0 50(_comp OSCH)
		(_gen
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)(stdby))
			((OSC)(sys_clk))
			((SEDSTDBY)(stdby_sed))
		)
		(_use (_implicit)
			(_gen
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((STDBY)(STDBY))
				((OSC)(OSC))
				((SEDSTDBY)(SEDSTDBY))
			)
		)
	)
	(_inst HeartBeatInst0 0 54(_comp HeartBeat)
		(_port
			((RST_n)(rst_n))
			((CLK)(sys_clk))
			((LED)(heart_beat))
		)
		(_use (_implicit)
			(_gen
				((SPEED)((i 24)))
			)
			(_port
				((RST_n)(RST_n))
				((CLK)(CLK))
				((LED)(LED))
			)
		)
	)
	(_inst i2c_master_controller_Inst0 0 58(_comp i2c_master_controller)
		(_port
			((rst_n)(rst_n))
			((clk)(sys_clk))
			((addr)(addr_i))
			((data)(data_io))
			((scl)(scl))
			((sda)(sda))
			((rdy)(rdy_o))
		)
		(_use (_implicit)
			(_port
				((rst_n)(rst_n))
				((clk)(clk))
				((addr)(addr))
				((data)(data))
				((scl)(scl))
				((sda)(sda))
				((rdy)(rdy))
			)
		)
	)
	(_object
		(_port (_int rst_n -1 0 10(_ent(_in))))
		(_port (_int scl -1 0 11(_ent(_inout))))
		(_port (_int sda -1 0 12(_ent(_inout))))
		(_port (_int heart_beat -1 0 13(_ent(_out))))
		(_sig (_int stdby -1 0 21(_arch(_uni))))
		(_sig (_int sys_clk -1 0 21(_arch(_uni))))
		(_sig (_int stdby_sed -1 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int addr_i 0 0 22(_arch(_uni))))
		(_sig (_int data_io 0 0 22(_arch(_uni))))
		(_sig (_int rdy_o -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment (_alias((stdby)(_string \"0"\)))(_trgt(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sample_arch 1 -1)
)
