// Seed: 716293568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_26 = 1 ^ id_19;
  assign id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    inout supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    output wor id_7,
    input wor id_8,
    input wire id_9,
    input tri id_10,
    output wor id_11
);
  wor id_13 = 1;
  assign id_0 = id_9;
  tri1 id_14;
  or (id_7, id_9, id_6, id_8, id_2, id_10, id_14, id_1);
  module_0(
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_13,
      id_14,
      id_13,
      id_13,
      id_14,
      id_13
  );
  assign id_14 = 1'b0;
endmodule
