# Full_Adder_Verilog
 Full Adder Implementation Using Two Half Adders in Verilog with Xilinx Vivado

Full_Adder.v: Top-level Verilog module for the full adder.


Half_Adder.v: Verilog module for the half adder.


stimuli.v: Verilog testbench for testing the full adder.


Full_Adder.xpr: Xilinx Vivado project file.
