<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 28 20:35:21 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8519</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4287</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>0.000</td>
<td>5.698</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>5.698</td>
<td>0.000</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.792</td>
<td>43.875
<td>0.000</td>
<td>11.396</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.188</td>
<td>29.250
<td>0.000</td>
<td>17.094</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>87.750(MHz)</td>
<td>87.790(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.005</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.356</td>
</tr>
<tr>
<td>2</td>
<td>0.220</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.141</td>
</tr>
<tr>
<td>3</td>
<td>0.328</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.033</td>
</tr>
<tr>
<td>4</td>
<td>0.344</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.017</td>
</tr>
<tr>
<td>5</td>
<td>0.411</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.950</td>
</tr>
<tr>
<td>6</td>
<td>0.539</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.822</td>
</tr>
<tr>
<td>7</td>
<td>0.539</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.822</td>
</tr>
<tr>
<td>8</td>
<td>0.539</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.822</td>
</tr>
<tr>
<td>9</td>
<td>0.628</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.733</td>
</tr>
<tr>
<td>10</td>
<td>0.694</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.667</td>
</tr>
<tr>
<td>11</td>
<td>0.705</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.656</td>
</tr>
<tr>
<td>12</td>
<td>0.717</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.644</td>
</tr>
<tr>
<td>13</td>
<td>0.717</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.644</td>
</tr>
<tr>
<td>14</td>
<td>0.720</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.641</td>
</tr>
<tr>
<td>15</td>
<td>0.723</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.639</td>
</tr>
<tr>
<td>16</td>
<td>0.770</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.591</td>
</tr>
<tr>
<td>17</td>
<td>0.930</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.431</td>
</tr>
<tr>
<td>18</td>
<td>0.930</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.431</td>
</tr>
<tr>
<td>19</td>
<td>0.931</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.430</td>
</tr>
<tr>
<td>20</td>
<td>1.052</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.309</td>
</tr>
<tr>
<td>21</td>
<td>1.512</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/IRAMADR_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.849</td>
</tr>
<tr>
<td>22</td>
<td>1.512</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/IRAMADR_12_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.849</td>
</tr>
<tr>
<td>23</td>
<td>1.558</td>
<td>u_sdram/ff_sdr_read_data_14_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.803</td>
</tr>
<tr>
<td>24</td>
<td>1.558</td>
<td>u_sdram/ff_sdr_read_data_14_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.803</td>
</tr>
<tr>
<td>25</td>
<td>1.563</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.798</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.074</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_6_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.074</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_4_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.076</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>4</td>
<td>0.192</td>
<td>u_v9958/U_SSG/u_hvcounter/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>5</td>
<td>0.192</td>
<td>u_v9958/U_SSG/u_hvcounter/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>6</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.213</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.213</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>0.213</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.213</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.213</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>14</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>15</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>16</td>
<td>0.315</td>
<td>u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_0_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>17</td>
<td>0.328</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s9/Q</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOG_VDP_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>18</td>
<td>0.328</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s9/Q</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOR_VDP_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>19</td>
<td>0.337</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_5_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>20</td>
<td>0.344</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>21</td>
<td>0.364</td>
<td>u_debugger/ff_rom_address_8_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.482</td>
</tr>
<tr>
<td>22</td>
<td>0.366</td>
<td>u_debugger/ff_rom_address_10_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>23</td>
<td>0.367</td>
<td>u_debugger/ff_rom_address_13_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[13]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.485</td>
</tr>
<tr>
<td>24</td>
<td>0.367</td>
<td>u_debugger/ff_rom_address_13_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[13]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.485</td>
</tr>
<tr>
<td>25</td>
<td>0.422</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s0/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2</td>
</tr>
<tr>
<td>9</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_REGISTER/reg_r2_pt_nam_addr_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.368</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s32/I3</td>
</tr>
<tr>
<td>16.923</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s32/F</td>
</tr>
<tr>
<td>17.170</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C33[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s27/I3</td>
</tr>
<tr>
<td>17.740</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s27/F</td>
</tr>
<tr>
<td>17.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s24/I2</td>
</tr>
<tr>
<td>18.284</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s24/F</td>
</tr>
<tr>
<td>18.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.844, 42.660%; route: 6.279, 55.297%; tC2Q: 0.232, 2.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.402</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s27/I1</td>
</tr>
<tr>
<td>16.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s27/F</td>
</tr>
<tr>
<td>16.778</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s26/I2</td>
</tr>
<tr>
<td>17.348</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C31[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s26/F</td>
</tr>
<tr>
<td>17.520</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s24/I2</td>
</tr>
<tr>
<td>18.069</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s24/F</td>
</tr>
<tr>
<td>18.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.838, 43.429%; route: 6.071, 54.489%; tC2Q: 0.232, 2.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.397</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s26/I0</td>
</tr>
<tr>
<td>16.850</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s26/F</td>
</tr>
<tr>
<td>17.413</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s24/I2</td>
</tr>
<tr>
<td>17.962</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s24/F</td>
</tr>
<tr>
<td>17.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.350, 39.430%; route: 6.451, 58.468%; tC2Q: 0.232, 2.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>15.993</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1530_s27/I1</td>
</tr>
<tr>
<td>16.364</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1530_s27/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C30[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1530_s26/I2</td>
</tr>
<tr>
<td>17.482</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1530_s26/F</td>
</tr>
<tr>
<td>17.484</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1530_s24/I2</td>
</tr>
<tr>
<td>17.946</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1530_s24/F</td>
</tr>
<tr>
<td>17.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.643, 42.146%; route: 6.142, 55.749%; tC2Q: 0.232, 2.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.402</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s27/I1</td>
</tr>
<tr>
<td>16.864</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C31[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s27/F</td>
</tr>
<tr>
<td>16.866</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s26/I2</td>
</tr>
<tr>
<td>17.415</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s26/F</td>
</tr>
<tr>
<td>17.416</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s24/I2</td>
</tr>
<tr>
<td>17.878</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s24/F</td>
</tr>
<tr>
<td>17.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.821, 44.032%; route: 5.896, 53.849%; tC2Q: 0.232, 2.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.750</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 40.753%; route: 6.180, 57.103%; tC2Q: 0.232, 2.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.750</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 40.753%; route: 6.180, 57.103%; tC2Q: 0.232, 2.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.750</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 40.753%; route: 6.180, 57.103%; tC2Q: 0.232, 2.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.077</td>
<td>0.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s28/I3</td>
</tr>
<tr>
<td>16.647</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s28/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s26/I3</td>
</tr>
<tr>
<td>17.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s26/F</td>
</tr>
<tr>
<td>17.199</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s24/I2</td>
</tr>
<tr>
<td>17.661</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s24/F</td>
</tr>
<tr>
<td>17.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.929, 45.929%; route: 5.571, 51.909%; tC2Q: 0.232, 2.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.595</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C31[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 41.347%; route: 6.024, 56.478%; tC2Q: 0.232, 2.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.154</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s27/I3</td>
</tr>
<tr>
<td>16.709</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s27/F</td>
</tr>
<tr>
<td>17.122</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C31[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s24/I3</td>
</tr>
<tr>
<td>17.584</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C31[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s24/F</td>
</tr>
<tr>
<td>17.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C31[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.365, 40.968%; route: 6.058, 56.855%; tC2Q: 0.232, 2.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.572</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 41.436%; route: 6.002, 56.385%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.572</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 41.436%; route: 6.002, 56.385%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.569</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 41.446%; route: 5.999, 56.373%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.567</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 41.457%; route: 5.996, 56.362%; tC2Q: 0.232, 2.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.138</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s26/I0</td>
</tr>
<tr>
<td>16.509</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s26/F</td>
</tr>
<tr>
<td>17.148</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s24/I2</td>
</tr>
<tr>
<td>17.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s24/F</td>
</tr>
<tr>
<td>17.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.090, 38.621%; route: 6.269, 59.188%; tC2Q: 0.232, 2.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.360</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 42.280%; route: 5.789, 55.496%; tC2Q: 0.232, 2.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.322</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s22/I2</td>
</tr>
<tr>
<td>14.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s22/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.793</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.967</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I3</td>
</tr>
<tr>
<td>16.338</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I1</td>
</tr>
<tr>
<td>16.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R35C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.360</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.410, 42.280%; route: 5.789, 55.496%; tC2Q: 0.232, 2.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.259</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1528_s26/I0</td>
</tr>
<tr>
<td>16.808</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1528_s26/F</td>
</tr>
<tr>
<td>16.809</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1528_s24/I2</td>
</tr>
<tr>
<td>17.358</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1528_s24/F</td>
</tr>
<tr>
<td>17.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.446, 42.632%; route: 5.751, 55.144%; tC2Q: 0.232, 2.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.513</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/I0</td>
</tr>
<tr>
<td>9.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/READVRAMADDRCREAD_9_s2/F</td>
</tr>
<tr>
<td>10.332</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I3</td>
</tr>
<tr>
<td>10.785</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.961</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>13.032</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>13.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>13.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>13.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>13.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>13.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>13.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C41[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>13.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.372</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s33/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s33/F</td>
</tr>
<tr>
<td>16.126</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s20/I3</td>
</tr>
<tr>
<td>16.497</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C31[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s20/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s18/I2</td>
</tr>
<tr>
<td>17.237</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s18/F</td>
</tr>
<tr>
<td>17.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.289, 41.609%; route: 5.787, 56.141%; tC2Q: 0.232, 2.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.755</td>
<td>1.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n135_s1/I1</td>
</tr>
<tr>
<td>9.208</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n135_s1/F</td>
</tr>
<tr>
<td>10.393</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>u_v9958/n751_s10/I2</td>
</tr>
<tr>
<td>10.910</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n751_s10/F</td>
</tr>
<tr>
<td>12.290</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>u_v9958/n751_s1/I1</td>
</tr>
<tr>
<td>12.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n751_s1/F</td>
</tr>
<tr>
<td>13.697</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>u_v9958/n2948_s1/I0</td>
</tr>
<tr>
<td>14.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R34C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n2948_s1/F</td>
</tr>
<tr>
<td>15.677</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[2][B]</td>
<td>u_v9958/n1145_s4/I3</td>
</tr>
<tr>
<td>16.226</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n1145_s4/F</td>
</tr>
<tr>
<td>16.228</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>u_v9958/n1145_s2/I1</td>
</tr>
<tr>
<td>16.777</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1145_s2/F</td>
</tr>
<tr>
<td>16.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>u_v9958/IRAMADR_11_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>u_v9958/IRAMADR_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.892, 29.365%; route: 6.725, 68.280%; tC2Q: 0.232, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/IRAMADR_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.755</td>
<td>1.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n135_s1/I1</td>
</tr>
<tr>
<td>9.208</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n135_s1/F</td>
</tr>
<tr>
<td>10.393</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>u_v9958/n751_s10/I2</td>
</tr>
<tr>
<td>10.910</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n751_s10/F</td>
</tr>
<tr>
<td>12.290</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>u_v9958/n751_s1/I1</td>
</tr>
<tr>
<td>12.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n751_s1/F</td>
</tr>
<tr>
<td>13.697</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>u_v9958/n2948_s1/I0</td>
</tr>
<tr>
<td>14.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R34C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n2948_s1/F</td>
</tr>
<tr>
<td>15.677</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>u_v9958/n1144_s3/I2</td>
</tr>
<tr>
<td>16.226</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n1144_s3/F</td>
</tr>
<tr>
<td>16.228</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>u_v9958/n1144_s2/I0</td>
</tr>
<tr>
<td>16.777</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/n1144_s2/F</td>
</tr>
<tr>
<td>16.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>u_v9958/IRAMADR_12_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>u_v9958/IRAMADR_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.892, 29.365%; route: 6.725, 68.280%; tC2Q: 0.232, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>u_sdram/ff_sdr_read_data_14_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C36[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_14_s0/Q</td>
</tr>
<tr>
<td>8.986</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td>u_v9958/PRAMDAT_6_s0/I1</td>
</tr>
<tr>
<td>9.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C14[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_6_s0/F</td>
</tr>
<tr>
<td>10.576</td>
<td>1.035</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_6_s/I1</td>
</tr>
<tr>
<td>10.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_6_s/COUT</td>
</tr>
<tr>
<td>10.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_7_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_7_s/SUM</td>
</tr>
<tr>
<td>11.587</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I2</td>
</tr>
<tr>
<td>12.136</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>12.309</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I2</td>
</tr>
<tr>
<td>12.762</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>13.693</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[2][A]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I3</td>
</tr>
<tr>
<td>14.248</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td>u_v9958/U_SPRITE/n3133_s1/I3</td>
</tr>
<tr>
<td>15.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>u_v9958/U_SPRITE/n3153_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3153_s0/F</td>
</tr>
<tr>
<td>16.731</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.976, 40.559%; route: 5.595, 57.074%; tC2Q: 0.232, 2.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>u_sdram/ff_sdr_read_data_14_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C36[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_14_s0/Q</td>
</tr>
<tr>
<td>8.986</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td>u_v9958/PRAMDAT_6_s0/I1</td>
</tr>
<tr>
<td>9.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C14[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_6_s0/F</td>
</tr>
<tr>
<td>10.576</td>
<td>1.035</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_6_s/I1</td>
</tr>
<tr>
<td>10.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_6_s/COUT</td>
</tr>
<tr>
<td>10.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_7_s/CIN</td>
</tr>
<tr>
<td>11.417</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_7_s/SUM</td>
</tr>
<tr>
<td>11.587</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I2</td>
</tr>
<tr>
<td>12.136</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>12.309</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I2</td>
</tr>
<tr>
<td>12.762</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>13.693</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[2][A]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I3</td>
</tr>
<tr>
<td>14.248</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td>u_v9958/U_SPRITE/n3133_s1/I3</td>
</tr>
<tr>
<td>15.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s1/F</td>
</tr>
<tr>
<td>15.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>u_v9958/U_SPRITE/n3153_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3153_s0/F</td>
</tr>
<tr>
<td>16.731</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C19[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.976, 40.559%; route: 5.595, 57.074%; tC2Q: 0.232, 2.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.755</td>
<td>1.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n135_s1/I1</td>
</tr>
<tr>
<td>9.208</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n135_s1/F</td>
</tr>
<tr>
<td>10.393</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>u_v9958/n751_s10/I2</td>
</tr>
<tr>
<td>10.910</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n751_s10/F</td>
</tr>
<tr>
<td>12.290</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>u_v9958/n751_s1/I1</td>
</tr>
<tr>
<td>12.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n751_s1/F</td>
</tr>
<tr>
<td>13.697</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>u_v9958/n2948_s1/I0</td>
</tr>
<tr>
<td>14.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R34C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n2948_s1/F</td>
</tr>
<tr>
<td>15.435</td>
<td>1.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>u_v9958/n1225_s1/I2</td>
</tr>
<tr>
<td>16.005</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n1225_s1/F</td>
</tr>
<tr>
<td>16.177</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>u_v9958/n1225_s0/I0</td>
</tr>
<tr>
<td>16.726</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1225_s0/F</td>
</tr>
<tr>
<td>16.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/VDPVRAMACCESSADDR_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>u_v9958/VDPVRAMACCESSADDR_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 29.730%; route: 6.653, 67.902%; tC2Q: 0.232, 2.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_6_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_6_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_4_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_4_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_1_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/u_hvcounter/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>u_v9958/U_SSG/u_hvcounter/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/u_hvcounter/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_ODD/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/u_hvcounter/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>u_v9958/U_SSG/u_hvcounter/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/u_hvcounter/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/U_VDP_LCD/dbuf/U_BUF_EVEN/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C41[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_g_in_2_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C41[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_g_in_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_g_in_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_2_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMIC_IN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOG_VDP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s9/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R17C39[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s9/Q</td>
</tr>
<tr>
<td>6.507</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/IVIDEOG_VDP_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOG_VDP_4_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOG_VDP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.422%; tC2Q: 0.202, 59.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOR_VDP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s9/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R17C39[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s9/Q</td>
</tr>
<tr>
<td>6.507</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/IVIDEOR_VDP_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOR_VDP_5_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>u_v9958/U_VDP_COLORDEC/IVIDEOR_VDP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.422%; tC2Q: 0.202, 59.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_5_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C41[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_5_s0/Q</td>
</tr>
<tr>
<td>6.754</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[2][A]</td>
<td>u_debugger/ff_rom_address_8_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R40C20[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_8_s0/Q</td>
</tr>
<tr>
<td>6.650</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 58.075%; tC2Q: 0.202, 41.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>u_debugger/ff_rom_address_10_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R40C20[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_10_s0/Q</td>
</tr>
<tr>
<td>6.652</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.270%; tC2Q: 0.202, 41.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[2][A]</td>
<td>u_debugger/ff_rom_address_13_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R42C20[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_13_s0/Q</td>
</tr>
<tr>
<td>6.653</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.359%; tC2Q: 0.202, 41.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[2][A]</td>
<td>u_debugger/ff_rom_address_13_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R42C20[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_13_s0/Q</td>
</tr>
<tr>
<td>6.653</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.359%; tC2Q: 0.202, 41.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s0/Q</td>
</tr>
<tr>
<td>6.499</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/W_RAM_WE_s0/I1</td>
</tr>
<tr>
<td>6.731</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/W_RAM_WE_s0/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.183%; route: 0.129, 22.959%; tC2Q: 0.202, 35.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_TEXT12/TXCHARCOUNTERSTARTOFLINE_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_REGISTER/reg_r2_pt_nam_addr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_REGISTER/reg_r2_pt_nam_addr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_REGISTER/reg_r2_pt_nam_addr_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1453</td>
<td>O_sdram_clk_d</td>
<td>0.005</td>
<td>2.442</td>
</tr>
<tr>
<td>1008</td>
<td>n207_5</td>
<td>8.168</td>
<td>2.075</td>
</tr>
<tr>
<td>180</td>
<td>ENABLE</td>
<td>3.928</td>
<td>1.953</td>
</tr>
<tr>
<td>73</td>
<td>DOTSTATE[1]</td>
<td>4.086</td>
<td>3.539</td>
</tr>
<tr>
<td>66</td>
<td>V_CNT[1]</td>
<td>6.262</td>
<td>1.262</td>
</tr>
<tr>
<td>58</td>
<td>EIGHTDOTSTATE[1]</td>
<td>3.512</td>
<td>2.685</td>
</tr>
<tr>
<td>55</td>
<td>PREDOTCOUNTER_YP[0]</td>
<td>4.544</td>
<td>1.661</td>
</tr>
<tr>
<td>55</td>
<td>n36_9</td>
<td>5.413</td>
<td>1.139</td>
</tr>
<tr>
<td>53</td>
<td>EIGHTDOTSTATE[0]</td>
<td>3.808</td>
<td>1.721</td>
</tr>
<tr>
<td>50</td>
<td>n2948_4</td>
<td>1.512</td>
<td>1.533</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C31</td>
<td>88.89%</td>
</tr>
<tr>
<td>R35C38</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R25C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R38C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C40</td>
<td>84.72%</td>
</tr>
<tr>
<td>R25C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C26</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
