<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: DRAMsimII::Bank Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><b>DRAMsimII</b>::<a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::Bank Class Reference</h1><!-- doxytag: class="DRAMsimII::Bank" -->
<p>this class logically represents a bank  
<a href="#_details">More...</a></p>

<p><code>#include &lt;Bank.hh&gt;</code></p>
<div class="dynheader">
Collaboration diagram for DRAMsimII::Bank:</div>
<div class="dynsection">
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="class_d_r_a_msim_i_i_1_1_bank-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58c189cd77508d1fdf98335554823d97"></a><!-- doxytag: member="DRAMsimII::Bank::issueRAS" ref="a58c189cd77508d1fdf98335554823d97" args="(const tick currentTime, const Command *currentCommand)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a58c189cd77508d1fdf98335554823d97">issueRAS</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">this logically issues a RAS command and updates all variables to reflect this <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ec29dfb3c6fa9a12be7057ea7878125"></a><!-- doxytag: member="DRAMsimII::Bank::issuePRE" ref="a6ec29dfb3c6fa9a12be7057ea7878125" args="(const tick currentTime, const Command *currentCommand)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a6ec29dfb3c6fa9a12be7057ea7878125">issuePRE</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">issue a precharge command to this bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a1f759cc59082c2ca03271ca55f3ab1f6">issueCAS</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3db7fb5a6064cde0b141a2adc6547538"></a><!-- doxytag: member="DRAMsimII::Bank::issueCASW" ref="a3db7fb5a6064cde0b141a2adc6547538" args="(const tick currentTime, const Command *currentCommand)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a3db7fb5a6064cde0b141a2adc6547538">issueCASW</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">issue a CASW command to this bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae95c270613412c1435c931e30b6860a9"></a><!-- doxytag: member="DRAMsimII::Bank::issueREF" ref="ae95c270613412c1435c931e30b6860a9" args="()" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#ae95c270613412c1435c931e30b6860a9">issueREF</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">issue a refresh command to this bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a79b5b7f7e8541bea8742f5cb7d8045db">resetToTime</a> (const tick time)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">reset statistics so that it appears the last command was not long ago  <a href="#a79b5b7f7e8541bea8742f5cb7d8045db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa896a275af07a53299ce3b5c2c33fea1"></a><!-- doxytag: member="DRAMsimII::Bank::next" ref="aa896a275af07a53299ce3b5c2c33fea1" args="(Command::CommandType nextCommandType) const " -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#aa896a275af07a53299ce3b5c2c33fea1">next</a> (<a class="el" href="class_d_r_a_msim_i_i_1_1_command.html#a6da0b8d60d4902551918e57f30350e92">Command::CommandType</a> nextCommandType) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">returns the next time this command type may be issued <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#ac482cea1bc37902a208c9f848df27355">aggressiveInsert</a> (<a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *value, const tick time)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">see if there is room to insert a command using the Close Page Aggressive algorithm and then insert  <a href="#ac482cea1bc37902a208c9f848df27355"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#aee120e04392028aace4dfa79c408e3d4">openPageAggressiveInsertCheck</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *value, const tick time) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">check to see if this transaction can be inserted successfully via the open page aggressive insert mechanism  <a href="#aee120e04392028aace4dfa79c408e3d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#aa168722615032aaa2924257d78dc66a9">closePageAggressiveInsertCheck</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *value, const tick time) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">see if there is room to insert a command using the Close Page Aggressive algorithm  <a href="#aa168722615032aaa2924257d78dc66a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3aa018b8b63cbc809190eadee5990cd"></a><!-- doxytag: member="DRAMsimII::Bank::collapse" ref="ac3aa018b8b63cbc809190eadee5990cd" args="()" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#ac3aa018b8b63cbc809190eadee5990cd">collapse</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">reduce discrete CAS and Precharge commands to CAS+P to free up space <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c48c0bd69bd3be45485ee31c1ddeff0"></a><!-- doxytag: member="DRAMsimII::Bank::Bank" ref="a2c48c0bd69bd3be45485ee31c1ddeff0" args="(const Settings &amp;settings, const TimingSpecification &amp;timingVal, const SystemConfiguration &amp;systemConfigVal, Statistics &amp;stats)" -->
&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a2c48c0bd69bd3be45485ee31c1ddeff0">Bank</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_settings.html">Settings</a> &amp;settings, const <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html">TimingSpecification</a> &amp;timingVal, const <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html">SystemConfiguration</a> &amp;systemConfigVal, <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">Statistics</a> &amp;stats)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">constructor with timing spec and system config values <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d0a8034459071ece65161188db4fa38"></a><!-- doxytag: member="DRAMsimII::Bank::Bank" ref="a7d0a8034459071ece65161188db4fa38" args="(const Bank &amp;, const TimingSpecification &amp;timingVal, const SystemConfiguration &amp;systemConfigVal, Statistics &amp;stats)" -->
&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a7d0a8034459071ece65161188db4fa38">Bank</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &amp;, const <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html">TimingSpecification</a> &amp;timingVal, const <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html">SystemConfiguration</a> &amp;systemConfigVal, <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">Statistics</a> &amp;stats)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">copy constructor with timing spec and sysconfig information <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a455d191c606241ace4ff939ae247185e"></a><!-- doxytag: member="DRAMsimII::Bank::Bank" ref="a455d191c606241ace4ff939ae247185e" args="(const Bank &amp;)" -->
&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a455d191c606241ace4ff939ae247185e">Bank</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &amp;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">copy constructor <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#ad8aad44df9b266d6a91daa622c5d61f1">operator==</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &amp;rhs) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">equality operator to check values for equality  <a href="#ad8aad44df9b266d6a91daa622c5d61f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#aa920eb2489a9724e3d2093aa7765c330">operator=</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &amp;rhs)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">assignment operator to copy non-reference values  <a href="#aa920eb2489a9724e3d2093aa7765c330"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e2ca8ec2f63931e083a03f8143684a2"></a><!-- doxytag: member="DRAMsimII::Bank::perBankQueue" ref="a6e2ca8ec2f63931e083a03f8143684a2" args="" -->
<a class="el" href="class_d_r_a_msim_i_i_1_1_queue.html">Queue</a>&lt; <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a6e2ca8ec2f63931e083a03f8143684a2">perBankQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the command priority queue, stores the commands to be executed <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae46b468fcd2d6357a3cfb3345752393"></a><!-- doxytag: member="DRAMsimII::Bank::lastRASTime" ref="aae46b468fcd2d6357a3cfb3345752393" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#aae46b468fcd2d6357a3cfb3345752393">lastRASTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">when did last RAS command start? <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9638ce1c0abbed003ee7e015cf719654"></a><!-- doxytag: member="DRAMsimII::Bank::lastCASTime" ref="a9638ce1c0abbed003ee7e015cf719654" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a9638ce1c0abbed003ee7e015cf719654">lastCASTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">when did last CAS command start? <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73c5d235d450948bc2dde4001a2f00d6"></a><!-- doxytag: member="DRAMsimII::Bank::lastCASWTime" ref="a73c5d235d450948bc2dde4001a2f00d6" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a73c5d235d450948bc2dde4001a2f00d6">lastCASWTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">when did last CASW command start? <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfa7062dc21939cca1cd738f9067dd02"></a><!-- doxytag: member="DRAMsimII::Bank::lastPrechargeTime" ref="acfa7062dc21939cca1cd738f9067dd02" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#acfa7062dc21939cca1cd738f9067dd02">lastPrechargeTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">when did last Precharge command start? <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83398f833decb4c62bc2217370d5ba0b"></a><!-- doxytag: member="DRAMsimII::Bank::lastCASLength" ref="a83398f833decb4c62bc2217370d5ba0b" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a83398f833decb4c62bc2217370d5ba0b">lastCASLength</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the length of the last CAS command issued <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13671b3b1796ca5b2caa0962173917bd"></a><!-- doxytag: member="DRAMsimII::Bank::lastCASWLength" ref="a13671b3b1796ca5b2caa0962173917bd" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a13671b3b1796ca5b2caa0962173917bd">lastCASWLength</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the length of the last CASW command issued <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a48df6911a12cb377e96ce17ffb4812"></a><!-- doxytag: member="DRAMsimII::Bank::nextActivateTime" ref="a6a48df6911a12cb377e96ce17ffb4812" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a6a48df6911a12cb377e96ce17ffb4812">nextActivateTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which an ACT may be sent to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a3853a15aeb5acdebb08276cd3ab058"></a><!-- doxytag: member="DRAMsimII::Bank::nextReadTime" ref="a1a3853a15aeb5acdebb08276cd3ab058" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a1a3853a15aeb5acdebb08276cd3ab058">nextReadTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which a CAS may be sent to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9457ae760afdb834c9b68ee769ade5f"></a><!-- doxytag: member="DRAMsimII::Bank::nextWriteTime" ref="aa9457ae760afdb834c9b68ee769ade5f" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#aa9457ae760afdb834c9b68ee769ade5f">nextWriteTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which a CASW may be sent to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ce499e4b27efbcc9eb49e135651c971"></a><!-- doxytag: member="DRAMsimII::Bank::nextPrechargeTime" ref="a5ce499e4b27efbcc9eb49e135651c971" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a5ce499e4b27efbcc9eb49e135651c971">nextPrechargeTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which a Pre may be sent to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40240127116ab430e809ed300949511e"></a><!-- doxytag: member="DRAMsimII::Bank::openRowID" ref="a40240127116ab430e809ed300949511e" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a40240127116ab430e809ed300949511e">openRowID</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">if the bank is open, what is the row id? <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3446e366c59cb3e21c6d411a612750ba"></a><!-- doxytag: member="DRAMsimII::Bank::activated" ref="a3446e366c59cb3e21c6d411a612750ba" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a3446e366c59cb3e21c6d411a612750ba">activated</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">if the bank is activated, else precharged <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a338a21bc0828ef57cd2d9d4aa7c0ae90"></a><!-- doxytag: member="DRAMsimII::Bank::RASCount" ref="a338a21bc0828ef57cd2d9d4aa7c0ae90" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a338a21bc0828ef57cd2d9d4aa7c0ae90">RASCount</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the total number of RAS commands in this epoch <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa90b366a2a825ccf900f92f61ad212ea"></a><!-- doxytag: member="DRAMsimII::Bank::totalRASCount" ref="aa90b366a2a825ccf900f92f61ad212ea" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#aa90b366a2a825ccf900f92f61ad212ea">totalRASCount</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of RAS commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e2f81ec167624aa605ebc364d4e1fc2"></a><!-- doxytag: member="DRAMsimII::Bank::CASCount" ref="a9e2f81ec167624aa605ebc364d4e1fc2" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a9e2f81ec167624aa605ebc364d4e1fc2">CASCount</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the total number of CAS commands in this epoch <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17aa509630e5e07577b48763bb2106c3"></a><!-- doxytag: member="DRAMsimII::Bank::totalCASCount" ref="a17aa509630e5e07577b48763bb2106c3" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a17aa509630e5e07577b48763bb2106c3">totalCASCount</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of CAS commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55f29a529b11815fceb24a8f3649360a"></a><!-- doxytag: member="DRAMsimII::Bank::CASWCount" ref="a55f29a529b11815fceb24a8f3649360a" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a55f29a529b11815fceb24a8f3649360a">CASWCount</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the total number of CAS+W commands in this epoch <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97b466c58dcf79bf7aec3172e0c8d70e"></a><!-- doxytag: member="DRAMsimII::Bank::totalCASWCount" ref="a97b466c58dcf79bf7aec3172e0c8d70e" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a97b466c58dcf79bf7aec3172e0c8d70e">totalCASWCount</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of CASW commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a111f3114d025628ca1f50c71206d46f4"></a><!-- doxytag: member="DRAMsimII::Bank::allHits" ref="a111f3114d025628ca1f50c71206d46f4" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a111f3114d025628ca1f50c71206d46f4">allHits</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">whether every CAS was a read and hit in the cache, the RAS can be eliminated <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>this class logically represents a bank </p>
<p>contains per bank queues as well as stats about when events happened </p>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ac482cea1bc37902a208c9f848df27355"></a><!-- doxytag: member="DRAMsimII::Bank::aggressiveInsert" ref="ac482cea1bc37902a208c9f848df27355" args="(Transaction *value, const tick time)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Bank::aggressiveInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *&nbsp;</td>
          <td class="paramname"> <em>incomingTransaction</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const tick&nbsp;</td>
          <td class="paramname"> <em>time</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>see if there is room to insert a command using the Close Page Aggressive algorithm and then insert </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>incomingTransaction</em>&nbsp;</td><td>the transaction to insert </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>time</em>&nbsp;</td><td>the current time, used to check and prevent against starvation of commands </td></tr>
  </table>
  </dd>
</dl>
<dl class="author"><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>

</div>
</div>
<a class="anchor" id="aa168722615032aaa2924257d78dc66a9"></a><!-- doxytag: member="DRAMsimII::Bank::closePageAggressiveInsertCheck" ref="aa168722615032aaa2924257d78dc66a9" args="(const Transaction *value, const tick time) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Bank::closePageAggressiveInsertCheck </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *&nbsp;</td>
          <td class="paramname"> <em>incomingTransaction</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const tick&nbsp;</td>
          <td class="paramname"> <em>time</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>see if there is room to insert a command using the Close Page Aggressive algorithm </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>incomingTransaction</em>&nbsp;</td><td>the transaction to insert </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>time</em>&nbsp;</td><td>the current time, used to check and prevent against starvation of commands </td></tr>
  </table>
  </dd>
</dl>
<dl class="author"><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>

</div>
</div>
<a class="anchor" id="a1f759cc59082c2ca03271ca55f3ab1f6"></a><!-- doxytag: member="DRAMsimII::Bank::issueCAS" ref="a1f759cc59082c2ca03271ca55f3ab1f6" args="(const tick currentTime, const Command *currentCommand)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Bank::issueCAS </td>
          <td>(</td>
          <td class="paramtype">const tick&nbsp;</td>
          <td class="paramname"> <em>currentTime</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *&nbsp;</td>
          <td class="paramname"> <em>currentCommand</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><dl class="todo"><dt><b><a class="el" href="todo.html#_todo000001">Todo:</a></b></dt><dd>which is correct? </dd></dl>
</p>

</div>
</div>
<a class="anchor" id="aee120e04392028aace4dfa79c408e3d4"></a><!-- doxytag: member="DRAMsimII::Bank::openPageAggressiveInsertCheck" ref="aee120e04392028aace4dfa79c408e3d4" args="(const Transaction *value, const tick time) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Bank::openPageAggressiveInsertCheck </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *&nbsp;</td>
          <td class="paramname"> <em>incomingTransaction</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const tick&nbsp;</td>
          <td class="paramname"> <em>time</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>check to see if this transaction can be inserted successfully via the open page aggressive insert mechanism </p>
<p>goes through the per bank queue to see that there is a slot to insert into and that there is a precharge command to the same row that it can insert before also looks for CAS, Pre commands that can be compressed in order to fit this </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>incomingTransaction</em>&nbsp;</td><td>the transaction to test </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>time</em>&nbsp;</td><td>the current time, used to check and prevent against starvation of commands </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is able to be inserted, false otherwise </dd></dl>

</div>
</div>
<a class="anchor" id="aa920eb2489a9724e3d2093aa7765c330"></a><!-- doxytag: member="DRAMsimII::Bank::operator=" ref="aa920eb2489a9724e3d2093aa7765c330" args="(const Bank &amp;rhs)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &amp; Bank::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>rhs</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>assignment operator to copy non-reference values </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>rhs</em>&nbsp;</td><td>the incomingTransaction that will be copied into this object </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad8aad44df9b266d6a91daa622c5d61f1"></a><!-- doxytag: member="DRAMsimII::Bank::operator==" ref="ad8aad44df9b266d6a91daa622c5d61f1" args="(const Bank &amp;rhs) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Bank::operator== </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>rhs</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>equality operator to check values for equality </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>rhs</em>&nbsp;</td><td>the incomingTransaction that will be copied into this object </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a79b5b7f7e8541bea8742f5cb7d8045db"></a><!-- doxytag: member="DRAMsimII::Bank::resetToTime" ref="a79b5b7f7e8541bea8742f5cb7d8045db" args="(const tick time)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Bank::resetToTime </td>
          <td>(</td>
          <td class="paramtype">const tick&nbsp;</td>
          <td class="paramname"> <em>time</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reset statistics so that it appears the last command was not long ago </p>
<p>choose recent times for the lastX actions so that values are not so large when looking to see when the next available time to execute any dependent command. Often issued just after fast-forwarding finishes in a simulator </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/Bank.hh</li>
<li>src/Bank.cc</li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:57 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
