# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-410.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ';'
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: <= :=
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near "nand": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/nand41.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity nand3
# -- Compiling architecture behav of nand3
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/nand41.vhd(15): near "nand": expecting: ')'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/nand41.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity nand3
# -- Compiling architecture behav of nand3
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/nand41.vhd(15): near "nand": expecting: ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/nand41.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity nand3
# -- Compiling architecture behav of nand3
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/nand41.vhd(15): near "nand": expecting: ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim work.tb_logic_unit
# vsim work.tb_logic_unit 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 20ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(49): near ")": expecting: ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 30ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(48): near "nand": expecting: ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 50n
# Invalid time value: 50n
run 50ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(26): Assignment target type ieee.std_logic_1164.std_ulogic is different from expression type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(27): Assignment target type ieee.std_logic_1164.std_ulogic is different from expression type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(28): Assignment target type ieee.std_logic_1164.std_ulogic is different from expression type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(29): (vcom-1136) Unknown identifier "n".
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(29): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(31): Assignment target type ieee.std_logic_1164.std_logic_vector is different from expression type ieee.std_logic_1164.std_ulogic.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(33): Assignment target type ieee.std_logic_1164.std_logic_vector is different from expression type ieee.std_logic_1164.std_ulogic.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(35): Assignment target type ieee.std_logic_1164.std_logic_vector is different from expression type ieee.std_logic_1164.std_ulogic.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(37): Assignment target type ieee.std_logic_1164.std_logic_vector is different from expression type ieee.std_logic_1164.std_ulogic.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(68): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(29): (vcom-1136) Unknown identifier "n".
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(29): Bad right hand side (prefix expression) in signal assignment.
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(68): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 50ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 30ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
# ** Error: /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd(36): near "nand": expecting: ';'
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 30ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
run 30ns
restart -f
add wave sim:/tb_logic_unit/luconect/*
run 30ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 30ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 30ns
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity logic_unit
# -- Compiling architecture structural of logic_unit
vcom -reportprogress 300 -work work /home/ms18.4/Desktop/project/Alu/Logit_Unit/TB_Logic_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_logic_unit
# -- Compiling architecture test_logic_unit of tb_logic_unit
vsim -t ps work.tb_logic_unit
# vsim -t ps work.tb_logic_unit 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_logic_unit(test_logic_unit)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.logic_unit(structural)#1
add wave sim:/tb_logic_unit/luconect/*
run 30ns
