# RISCV SOC Project

This project is a comprehensive design of a RISCV-based SoC. The repository is organized into directories for documentation, RTL source code, physical design artifacts, verification environments, and Synopsys tool configurations.



Please add files to the gitignore and only include your docs, codes and scripts.
