<root><simulation><result_generated_time />2023-05-16 18:03:56<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 150, 'OX': 150, 'IY': 152, 'IX': 152, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />13271040000<total_data_size_element />{'W': 589824, 'I': 5914624, 'O': 5760000}<total_data_reuse />{'W': 22500, 'I': 2243.7673130193907, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />112/152</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [96, 1, 1], 'O': [48, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OY', 2)]], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[('OY', 3)], [('OY', 2), ('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('OY', 3), ('K', 8)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 6), ('FY', 3)], [('FX', 3), ('K', 32), ('OY', 5), ('OX', 25), ('C', 16), ('OY', 5)], []]<I />[[('OX', 6), ('FY', 3), ('FX', 3), ('K', 32), ('OY', 5)], [('OX', 25), ('C', 16)], [('OY', 5)]]<O />[[('OX', 6), ('FY', 3), ('FX', 3)], [('K', 32), ('OY', 5), ('OX', 25), ('C', 16)], [('OY', 5)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [6.0, 6, 625, 1], 'I': [8.0, 266.45, 1.05, 1.0], 'O': [16.0, 9, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 4718592, 4718592], 'I': [448, 9961472, 47316992], 'O': [48, 9216000, 46080000], 'O_partial': [48, 9216000, 0], 'O_final': [0, 0, 46080000]}<actual_mem_utilization_individual />{'W': [0.05, 0.14, 0.0], 'I': [0.88, 0.3, 0.0], 'O': [0.09, 0.27, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.71, 0.0], 'I': [0.88, 0.71, 0.0], 'O': [0.09, 0.71, 0.0]}<effective_mem_size_bit />{'W': [8, 4718592, 4718592], 'I': [448, 622592, 47316992], 'O': [48, 9216000, 9216000], 'O_partial': [48, 9216000, 0], 'O_final': [0, 0, 9216000]}<total_unit_count />{'W': [768, 128, 1, 1], 'I': [768, 96, 1, 1], 'O': [768, 48, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [96, 96, 1, 1], 'O': [48, 48, 1, 1]}<duplicate_unit_count />{'W': [6.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[368640000, 368640000], [368640000, 589824], [589824, 0]]<I />[[1658880000, 6225920], [6225920, 5914624], [5914624, 0]]<O />[[(823680000, 829440000), (92160000, 86400000)], [(86400000, 92160000), (5760000, 0)], [(0, 5760000), (0, 0)]]<O_partial />[[(823680000, 829440000), (92160000, 86400000)], [(86400000, 92160000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (5760000, 0)], [(0, 5760000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[46080000, 46080000], [5760000, 9216], [2304, 0]]<I />[[207360000, 778240], [97280, 92416], [23104, 0]]<O />[[(102960000, 103680000), (11520000, 10800000)], [(1350000, 1440000), (90000, 0)], [(0, 22500), (0, 0)]]<O_partial />[([102960000, 103680000], [11520000, 10800000]), ([1350000, 1440000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [90000, 0]), ([0, 22500], [0, 0])]</mem_access_count_word><mac_count><active />13271040000<idle />4423680000</mac_count></basic_info><energy><total_energy />29232835174.9<mem_energy_breakdown><W />[32282.8, 607263.3, 3068.6]<I />[69962.3, 18827.8, 30771.1]<O />[80202.6, 285389.9, 29966.6]</mem_energy_breakdown><MAC_energy><active_MAC />29010493440.0<idle_MAC />221184000.0<total />29231677440.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7488<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.9983<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />17308678<latency_cycle_without_data_loading />17280000<ideal_computing_cycle />17280000<data_loading><load_cycle_total />28678<load_cycle_individual />{'W': [6, 9216, 0], 'I': [84, 19456, 0]}<load_cycle_combined />{'W': 9216, 'I': 19456}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-17279999], [-17279982, -11519988], [-17280000, -17280000]], 'I': [[-17279999], [-17257367, -17103444], [-13746176, -13804544]], 'O': [[-17280000], [-16960000, -16000000], [-17190000, -17257500]]}<mem_stall_cycle_shared />{'W': [[-17279999], [-17279982, 0], [0, 0]], 'I': [[-17279999], [-17257367, 0], [0, 0]], 'O': [[-17280000], [-16960000, -16000000], [-17190000, -17257500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 4718592, 4718592], 'I': [448, 9961472, 47316992], 'O': [48, 9216000, 46080000], 'O_partial': [48, 9216000, 0], 'O_final': [0, 0, 46080000]}<data_size_each_level_total />{'W': [3072, 4718592, 4718592], 'I': [43008, 9961472, 47316992], 'O': [2304, 9216000, 46080000]}<loop_cycles_each_level />{'W': [18, 17280000, 17280000], 'I': [8640, 3456000, 17280000], 'O': [54, 3456000, 17280000]}<top_ir_loop_size />{'W': [1, 5, 1], 'I': [1, 1, 1], 'O': [9, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.3], [170.7, 0.3], [0.3, 0.3]], 'I': [[8.0, 0.1], [5.0, 2.9], [2.9, 2.7]], 'O': [[8.0, 0.9], [42.7, 2.7], [2.7, 2.7]]}<req_inst_mem_bw />{'W': [[8.0, 1.3], [170.7, 1.4], [1.4, 0.3]], 'I': [[8.0, 0.1], [5.0, 2.9], [2.9, 2.7]], 'O': [[8.0, 8.0], [384.0, 42.7], [42.7, 2.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.3], [170.7, 0.3], [0.3, 0]], 'I': [[8.0, 0.1], [5.0, 2.9], [2.9, 0]], 'O': [[8.0, 0.9], [42.7, 2.7], [2.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.3], [221.0, 45.8], [3.2, 2.7]], 'I': [[8.0, 0.1], [221.0, 45.8], [3.2, 2.7]], 'O': [[8.0, 0.9], [221.0, 45.8], [3.2, 2.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 17280000], [18, 18, 960000], [17280000, 17280000, 1]], 'I': [[1, 1, 17280000], [8640, 8640, 2000], [3456000, 3456000, 5]], 'O': [[1, 1, 17280000], [54, 54, 320000], [3456000, 3456000, 5]]}<trans_time_real />{'W': [[0, 1, 17280000], [[0, 18, 960000], [6, 18, 960000]], [[9216, 17280000, 1], [2304, 17280000, 1]]], 'I': [[0, 1, 17280000], [[7, 8640, 2000], [84, 8640, 2000]], [[19456, 3456000, 5], [4864, 3456000, 5]]], 'O': [[0, 1, 17280000], [[1, 54, 320000], [4, 54, 320000]], [[18000, 3456000, 5], [4500, 3456000, 5]]]}<single_stall_cycle />{'W': [[-1], [-18, -12], [-17270784, -17277696]], 'I': [[-1], [-8633, -8556], [-3436544, -3451136]], 'O': [[-1], [-53, -50], [-3438000, -3451500]]}<single_stall_count />{'W': [17279999, 959999, 0], 'I': [17279999, 1999, 4], 'O': [17280000, 320000, 5]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [77824, 0], 'O': [90000, 0]}, 1: {'W': [5759994, 0], 'I': [167916, 77824], 'O': [1280000, 90000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-17202176, -17280000], [-17190000, -17280000]], 1: [[-10072090, -17202176], [-16000000, -17190000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />4</simulation></root>