[ General ]
Frequency = 1000

[ Module MainMemory ]
Type = MainMemory

BlockSize = 4096

Latency = 40

HighNetwork = NetworkMainL3

[ Module CacheL3 ]
Type = Cache

Geometry = GeoNameL3

LowNetwork = NetworkMainL3

LowModules = MainMemory

HighNetwork = NetworkL3L2

[ CacheGeometry GeoNameL1 ]
Sets = 64

Assoc = 4

BlockSize = 4096

Latency = 2

[ CacheGeometry GeoNameL2 ]
Sets = 256

Assoc = 4

BlockSize = 4096

Latency = 8

[ CacheGeometry GeoNameL3 ]
Sets = 32

Assoc = 20

BlockSize = 4096

Latency = 20

[ Entry Core-0-0 ]
Arch = x86

Core = 0

Thread = 0

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-1 ]
Arch = x86

Core = 0

Thread = 1

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-2 ]
Arch = x86

Core = 0

Thread = 2

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-3 ]
Arch = x86

Core = 0

Thread = 3

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-4 ]
Arch = x86

Core = 0

Thread = 4

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-5 ]
Arch = x86

Core = 0

Thread = 5

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-6 ]
Arch = x86

Core = 0

Thread = 6

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-7 ]
Arch = x86

Core = 0

Thread = 7

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-8 ]
Arch = x86

Core = 0

Thread = 8

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-9 ]
Arch = x86

Core = 0

Thread = 9

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-10 ]
Arch = x86

Core = 0

Thread = 10

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-11 ]
Arch = x86

Core = 0

Thread = 11

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-12 ]
Arch = x86

Core = 0

Thread = 12

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-13 ]
Arch = x86

Core = 0

Thread = 13

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-14 ]
Arch = x86

Core = 0

Thread = 14

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-15 ]
Arch = x86

Core = 0

Thread = 15

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Module CacheL1-I-0 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-0

LowModules = CacheL2

[ Module CacheL1-D-0 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-0

LowModules = CacheL2

[ Module CacheL2-0 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-0

[ Network NetworkL2L1-0 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-1-0 ]
Arch = x86

Core = 1

Thread = 0

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-1 ]
Arch = x86

Core = 1

Thread = 1

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-2 ]
Arch = x86

Core = 1

Thread = 2

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-3 ]
Arch = x86

Core = 1

Thread = 3

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-4 ]
Arch = x86

Core = 1

Thread = 4

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-5 ]
Arch = x86

Core = 1

Thread = 5

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-6 ]
Arch = x86

Core = 1

Thread = 6

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-7 ]
Arch = x86

Core = 1

Thread = 7

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-8 ]
Arch = x86

Core = 1

Thread = 8

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-9 ]
Arch = x86

Core = 1

Thread = 9

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-10 ]
Arch = x86

Core = 1

Thread = 10

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-11 ]
Arch = x86

Core = 1

Thread = 11

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-12 ]
Arch = x86

Core = 1

Thread = 12

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-13 ]
Arch = x86

Core = 1

Thread = 13

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-14 ]
Arch = x86

Core = 1

Thread = 14

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-15 ]
Arch = x86

Core = 1

Thread = 15

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Module CacheL1-I-1 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-1

LowModules = CacheL2

[ Module CacheL1-D-1 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-1

LowModules = CacheL2

[ Module CacheL2-1 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-1

[ Network NetworkL2L1-1 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-2-0 ]
Arch = x86

Core = 2

Thread = 0

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-1 ]
Arch = x86

Core = 2

Thread = 1

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-2 ]
Arch = x86

Core = 2

Thread = 2

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-3 ]
Arch = x86

Core = 2

Thread = 3

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-4 ]
Arch = x86

Core = 2

Thread = 4

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-5 ]
Arch = x86

Core = 2

Thread = 5

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-6 ]
Arch = x86

Core = 2

Thread = 6

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-7 ]
Arch = x86

Core = 2

Thread = 7

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-8 ]
Arch = x86

Core = 2

Thread = 8

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-9 ]
Arch = x86

Core = 2

Thread = 9

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-10 ]
Arch = x86

Core = 2

Thread = 10

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-11 ]
Arch = x86

Core = 2

Thread = 11

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-12 ]
Arch = x86

Core = 2

Thread = 12

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-13 ]
Arch = x86

Core = 2

Thread = 13

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-14 ]
Arch = x86

Core = 2

Thread = 14

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-15 ]
Arch = x86

Core = 2

Thread = 15

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Module CacheL1-I-2 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-2

LowModules = CacheL2

[ Module CacheL1-D-2 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-2

LowModules = CacheL2

[ Module CacheL2-2 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-2

[ Network NetworkL2L1-2 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-3-0 ]
Arch = x86

Core = 3

Thread = 0

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-1 ]
Arch = x86

Core = 3

Thread = 1

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-2 ]
Arch = x86

Core = 3

Thread = 2

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-3 ]
Arch = x86

Core = 3

Thread = 3

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-4 ]
Arch = x86

Core = 3

Thread = 4

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-5 ]
Arch = x86

Core = 3

Thread = 5

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-6 ]
Arch = x86

Core = 3

Thread = 6

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-7 ]
Arch = x86

Core = 3

Thread = 7

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-8 ]
Arch = x86

Core = 3

Thread = 8

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-9 ]
Arch = x86

Core = 3

Thread = 9

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-10 ]
Arch = x86

Core = 3

Thread = 10

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-11 ]
Arch = x86

Core = 3

Thread = 11

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-12 ]
Arch = x86

Core = 3

Thread = 12

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-13 ]
Arch = x86

Core = 3

Thread = 13

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-14 ]
Arch = x86

Core = 3

Thread = 14

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-15 ]
Arch = x86

Core = 3

Thread = 15

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Module CacheL1-I-3 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-3

LowModules = CacheL2

[ Module CacheL1-D-3 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-3

LowModules = CacheL2

[ Module CacheL2-3 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-3

[ Network NetworkL2L1-3 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-4-0 ]
Arch = x86

Core = 4

Thread = 0

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-1 ]
Arch = x86

Core = 4

Thread = 1

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-2 ]
Arch = x86

Core = 4

Thread = 2

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-3 ]
Arch = x86

Core = 4

Thread = 3

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-4 ]
Arch = x86

Core = 4

Thread = 4

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-5 ]
Arch = x86

Core = 4

Thread = 5

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-6 ]
Arch = x86

Core = 4

Thread = 6

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-7 ]
Arch = x86

Core = 4

Thread = 7

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-8 ]
Arch = x86

Core = 4

Thread = 8

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-9 ]
Arch = x86

Core = 4

Thread = 9

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-10 ]
Arch = x86

Core = 4

Thread = 10

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-11 ]
Arch = x86

Core = 4

Thread = 11

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-12 ]
Arch = x86

Core = 4

Thread = 12

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-13 ]
Arch = x86

Core = 4

Thread = 13

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-14 ]
Arch = x86

Core = 4

Thread = 14

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-15 ]
Arch = x86

Core = 4

Thread = 15

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Module CacheL1-I-4 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-4

LowModules = CacheL2

[ Module CacheL1-D-4 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-4

LowModules = CacheL2

[ Module CacheL2-4 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-4

[ Network NetworkL2L1-4 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-5-0 ]
Arch = x86

Core = 5

Thread = 0

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-1 ]
Arch = x86

Core = 5

Thread = 1

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-2 ]
Arch = x86

Core = 5

Thread = 2

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-3 ]
Arch = x86

Core = 5

Thread = 3

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-4 ]
Arch = x86

Core = 5

Thread = 4

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-5 ]
Arch = x86

Core = 5

Thread = 5

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-6 ]
Arch = x86

Core = 5

Thread = 6

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-7 ]
Arch = x86

Core = 5

Thread = 7

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-8 ]
Arch = x86

Core = 5

Thread = 8

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-9 ]
Arch = x86

Core = 5

Thread = 9

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-10 ]
Arch = x86

Core = 5

Thread = 10

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-11 ]
Arch = x86

Core = 5

Thread = 11

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-12 ]
Arch = x86

Core = 5

Thread = 12

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-13 ]
Arch = x86

Core = 5

Thread = 13

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-14 ]
Arch = x86

Core = 5

Thread = 14

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-15 ]
Arch = x86

Core = 5

Thread = 15

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Module CacheL1-I-5 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-5

LowModules = CacheL2

[ Module CacheL1-D-5 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-5

LowModules = CacheL2

[ Module CacheL2-5 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-5

[ Network NetworkL2L1-5 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-6-0 ]
Arch = x86

Core = 6

Thread = 0

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-1 ]
Arch = x86

Core = 6

Thread = 1

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-2 ]
Arch = x86

Core = 6

Thread = 2

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-3 ]
Arch = x86

Core = 6

Thread = 3

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-4 ]
Arch = x86

Core = 6

Thread = 4

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-5 ]
Arch = x86

Core = 6

Thread = 5

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-6 ]
Arch = x86

Core = 6

Thread = 6

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-7 ]
Arch = x86

Core = 6

Thread = 7

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-8 ]
Arch = x86

Core = 6

Thread = 8

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-9 ]
Arch = x86

Core = 6

Thread = 9

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-10 ]
Arch = x86

Core = 6

Thread = 10

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-11 ]
Arch = x86

Core = 6

Thread = 11

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-12 ]
Arch = x86

Core = 6

Thread = 12

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-13 ]
Arch = x86

Core = 6

Thread = 13

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-14 ]
Arch = x86

Core = 6

Thread = 14

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-15 ]
Arch = x86

Core = 6

Thread = 15

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Module CacheL1-I-6 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-6

LowModules = CacheL2

[ Module CacheL1-D-6 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-6

LowModules = CacheL2

[ Module CacheL2-6 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-6

[ Network NetworkL2L1-6 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-7-0 ]
Arch = x86

Core = 7

Thread = 0

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-1 ]
Arch = x86

Core = 7

Thread = 1

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-2 ]
Arch = x86

Core = 7

Thread = 2

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-3 ]
Arch = x86

Core = 7

Thread = 3

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-4 ]
Arch = x86

Core = 7

Thread = 4

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-5 ]
Arch = x86

Core = 7

Thread = 5

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-6 ]
Arch = x86

Core = 7

Thread = 6

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-7 ]
Arch = x86

Core = 7

Thread = 7

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-8 ]
Arch = x86

Core = 7

Thread = 8

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-9 ]
Arch = x86

Core = 7

Thread = 9

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-10 ]
Arch = x86

Core = 7

Thread = 10

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-11 ]
Arch = x86

Core = 7

Thread = 11

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-12 ]
Arch = x86

Core = 7

Thread = 12

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-13 ]
Arch = x86

Core = 7

Thread = 13

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-14 ]
Arch = x86

Core = 7

Thread = 14

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-15 ]
Arch = x86

Core = 7

Thread = 15

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Module CacheL1-I-7 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-7

LowModules = CacheL2

[ Module CacheL1-D-7 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-7

LowModules = CacheL2

[ Module CacheL2-7 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-7

[ Network NetworkL2L1-7 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-8-0 ]
Arch = x86

Core = 8

Thread = 0

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-1 ]
Arch = x86

Core = 8

Thread = 1

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-2 ]
Arch = x86

Core = 8

Thread = 2

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-3 ]
Arch = x86

Core = 8

Thread = 3

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-4 ]
Arch = x86

Core = 8

Thread = 4

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-5 ]
Arch = x86

Core = 8

Thread = 5

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-6 ]
Arch = x86

Core = 8

Thread = 6

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-7 ]
Arch = x86

Core = 8

Thread = 7

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-8 ]
Arch = x86

Core = 8

Thread = 8

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-9 ]
Arch = x86

Core = 8

Thread = 9

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-10 ]
Arch = x86

Core = 8

Thread = 10

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-11 ]
Arch = x86

Core = 8

Thread = 11

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-12 ]
Arch = x86

Core = 8

Thread = 12

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-13 ]
Arch = x86

Core = 8

Thread = 13

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-14 ]
Arch = x86

Core = 8

Thread = 14

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-15 ]
Arch = x86

Core = 8

Thread = 15

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Module CacheL1-I-8 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-8

LowModules = CacheL2

[ Module CacheL1-D-8 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-8

LowModules = CacheL2

[ Module CacheL2-8 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-8

[ Network NetworkL2L1-8 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-9-0 ]
Arch = x86

Core = 9

Thread = 0

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-1 ]
Arch = x86

Core = 9

Thread = 1

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-2 ]
Arch = x86

Core = 9

Thread = 2

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-3 ]
Arch = x86

Core = 9

Thread = 3

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-4 ]
Arch = x86

Core = 9

Thread = 4

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-5 ]
Arch = x86

Core = 9

Thread = 5

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-6 ]
Arch = x86

Core = 9

Thread = 6

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-7 ]
Arch = x86

Core = 9

Thread = 7

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-8 ]
Arch = x86

Core = 9

Thread = 8

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-9 ]
Arch = x86

Core = 9

Thread = 9

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-10 ]
Arch = x86

Core = 9

Thread = 10

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-11 ]
Arch = x86

Core = 9

Thread = 11

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-12 ]
Arch = x86

Core = 9

Thread = 12

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-13 ]
Arch = x86

Core = 9

Thread = 13

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-14 ]
Arch = x86

Core = 9

Thread = 14

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-15 ]
Arch = x86

Core = 9

Thread = 15

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Module CacheL1-I-9 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-9

LowModules = CacheL2

[ Module CacheL1-D-9 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-9

LowModules = CacheL2

[ Module CacheL2-9 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-9

[ Network NetworkL2L1-9 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-10-0 ]
Arch = x86

Core = 10

Thread = 0

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-1 ]
Arch = x86

Core = 10

Thread = 1

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-2 ]
Arch = x86

Core = 10

Thread = 2

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-3 ]
Arch = x86

Core = 10

Thread = 3

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-4 ]
Arch = x86

Core = 10

Thread = 4

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-5 ]
Arch = x86

Core = 10

Thread = 5

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-6 ]
Arch = x86

Core = 10

Thread = 6

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-7 ]
Arch = x86

Core = 10

Thread = 7

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-8 ]
Arch = x86

Core = 10

Thread = 8

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-9 ]
Arch = x86

Core = 10

Thread = 9

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-10 ]
Arch = x86

Core = 10

Thread = 10

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-11 ]
Arch = x86

Core = 10

Thread = 11

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-12 ]
Arch = x86

Core = 10

Thread = 12

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-13 ]
Arch = x86

Core = 10

Thread = 13

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-14 ]
Arch = x86

Core = 10

Thread = 14

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-15 ]
Arch = x86

Core = 10

Thread = 15

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Module CacheL1-I-10 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-10

LowModules = CacheL2

[ Module CacheL1-D-10 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-10

LowModules = CacheL2

[ Module CacheL2-10 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-10

[ Network NetworkL2L1-10 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-11-0 ]
Arch = x86

Core = 11

Thread = 0

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-1 ]
Arch = x86

Core = 11

Thread = 1

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-2 ]
Arch = x86

Core = 11

Thread = 2

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-3 ]
Arch = x86

Core = 11

Thread = 3

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-4 ]
Arch = x86

Core = 11

Thread = 4

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-5 ]
Arch = x86

Core = 11

Thread = 5

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-6 ]
Arch = x86

Core = 11

Thread = 6

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-7 ]
Arch = x86

Core = 11

Thread = 7

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-8 ]
Arch = x86

Core = 11

Thread = 8

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-9 ]
Arch = x86

Core = 11

Thread = 9

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-10 ]
Arch = x86

Core = 11

Thread = 10

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-11 ]
Arch = x86

Core = 11

Thread = 11

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-12 ]
Arch = x86

Core = 11

Thread = 12

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-13 ]
Arch = x86

Core = 11

Thread = 13

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-14 ]
Arch = x86

Core = 11

Thread = 14

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-15 ]
Arch = x86

Core = 11

Thread = 15

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Module CacheL1-I-11 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-11

LowModules = CacheL2

[ Module CacheL1-D-11 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-11

LowModules = CacheL2

[ Module CacheL2-11 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-11

[ Network NetworkL2L1-11 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-12-0 ]
Arch = x86

Core = 12

Thread = 0

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-1 ]
Arch = x86

Core = 12

Thread = 1

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-2 ]
Arch = x86

Core = 12

Thread = 2

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-3 ]
Arch = x86

Core = 12

Thread = 3

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-4 ]
Arch = x86

Core = 12

Thread = 4

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-5 ]
Arch = x86

Core = 12

Thread = 5

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-6 ]
Arch = x86

Core = 12

Thread = 6

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-7 ]
Arch = x86

Core = 12

Thread = 7

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-8 ]
Arch = x86

Core = 12

Thread = 8

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-9 ]
Arch = x86

Core = 12

Thread = 9

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-10 ]
Arch = x86

Core = 12

Thread = 10

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-11 ]
Arch = x86

Core = 12

Thread = 11

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-12 ]
Arch = x86

Core = 12

Thread = 12

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-13 ]
Arch = x86

Core = 12

Thread = 13

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-14 ]
Arch = x86

Core = 12

Thread = 14

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-15 ]
Arch = x86

Core = 12

Thread = 15

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Module CacheL1-I-12 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-12

LowModules = CacheL2

[ Module CacheL1-D-12 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-12

LowModules = CacheL2

[ Module CacheL2-12 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-12

[ Network NetworkL2L1-12 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-13-0 ]
Arch = x86

Core = 13

Thread = 0

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-1 ]
Arch = x86

Core = 13

Thread = 1

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-2 ]
Arch = x86

Core = 13

Thread = 2

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-3 ]
Arch = x86

Core = 13

Thread = 3

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-4 ]
Arch = x86

Core = 13

Thread = 4

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-5 ]
Arch = x86

Core = 13

Thread = 5

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-6 ]
Arch = x86

Core = 13

Thread = 6

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-7 ]
Arch = x86

Core = 13

Thread = 7

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-8 ]
Arch = x86

Core = 13

Thread = 8

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-9 ]
Arch = x86

Core = 13

Thread = 9

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-10 ]
Arch = x86

Core = 13

Thread = 10

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-11 ]
Arch = x86

Core = 13

Thread = 11

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-12 ]
Arch = x86

Core = 13

Thread = 12

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-13 ]
Arch = x86

Core = 13

Thread = 13

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-14 ]
Arch = x86

Core = 13

Thread = 14

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-15 ]
Arch = x86

Core = 13

Thread = 15

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Module CacheL1-I-13 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-13

LowModules = CacheL2

[ Module CacheL1-D-13 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-13

LowModules = CacheL2

[ Module CacheL2-13 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-13

[ Network NetworkL2L1-13 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-14-0 ]
Arch = x86

Core = 14

Thread = 0

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-1 ]
Arch = x86

Core = 14

Thread = 1

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-2 ]
Arch = x86

Core = 14

Thread = 2

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-3 ]
Arch = x86

Core = 14

Thread = 3

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-4 ]
Arch = x86

Core = 14

Thread = 4

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-5 ]
Arch = x86

Core = 14

Thread = 5

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-6 ]
Arch = x86

Core = 14

Thread = 6

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-7 ]
Arch = x86

Core = 14

Thread = 7

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-8 ]
Arch = x86

Core = 14

Thread = 8

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-9 ]
Arch = x86

Core = 14

Thread = 9

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-10 ]
Arch = x86

Core = 14

Thread = 10

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-11 ]
Arch = x86

Core = 14

Thread = 11

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-12 ]
Arch = x86

Core = 14

Thread = 12

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-13 ]
Arch = x86

Core = 14

Thread = 13

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-14 ]
Arch = x86

Core = 14

Thread = 14

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-15 ]
Arch = x86

Core = 14

Thread = 15

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Module CacheL1-I-14 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-14

LowModules = CacheL2

[ Module CacheL1-D-14 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-14

LowModules = CacheL2

[ Module CacheL2-14 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-14

[ Network NetworkL2L1-14 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-15-0 ]
Arch = x86

Core = 15

Thread = 0

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-1 ]
Arch = x86

Core = 15

Thread = 1

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-2 ]
Arch = x86

Core = 15

Thread = 2

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-3 ]
Arch = x86

Core = 15

Thread = 3

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-4 ]
Arch = x86

Core = 15

Thread = 4

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-5 ]
Arch = x86

Core = 15

Thread = 5

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-6 ]
Arch = x86

Core = 15

Thread = 6

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-7 ]
Arch = x86

Core = 15

Thread = 7

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-8 ]
Arch = x86

Core = 15

Thread = 8

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-9 ]
Arch = x86

Core = 15

Thread = 9

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-10 ]
Arch = x86

Core = 15

Thread = 10

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-11 ]
Arch = x86

Core = 15

Thread = 11

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-12 ]
Arch = x86

Core = 15

Thread = 12

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-13 ]
Arch = x86

Core = 15

Thread = 13

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-14 ]
Arch = x86

Core = 15

Thread = 14

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-15 ]
Arch = x86

Core = 15

Thread = 15

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Module CacheL1-I-15 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-15

LowModules = CacheL2

[ Module CacheL1-D-15 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-15

LowModules = CacheL2

[ Module CacheL2-15 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-15

[ Network NetworkL2L1-15 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-16-0 ]
Arch = x86

Core = 16

Thread = 0

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-1 ]
Arch = x86

Core = 16

Thread = 1

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-2 ]
Arch = x86

Core = 16

Thread = 2

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-3 ]
Arch = x86

Core = 16

Thread = 3

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-4 ]
Arch = x86

Core = 16

Thread = 4

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-5 ]
Arch = x86

Core = 16

Thread = 5

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-6 ]
Arch = x86

Core = 16

Thread = 6

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-7 ]
Arch = x86

Core = 16

Thread = 7

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-8 ]
Arch = x86

Core = 16

Thread = 8

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-9 ]
Arch = x86

Core = 16

Thread = 9

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-10 ]
Arch = x86

Core = 16

Thread = 10

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-11 ]
Arch = x86

Core = 16

Thread = 11

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-12 ]
Arch = x86

Core = 16

Thread = 12

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-13 ]
Arch = x86

Core = 16

Thread = 13

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-14 ]
Arch = x86

Core = 16

Thread = 14

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-15 ]
Arch = x86

Core = 16

Thread = 15

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Module CacheL1-I-16 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-16

LowModules = CacheL2

[ Module CacheL1-D-16 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-16

LowModules = CacheL2

[ Module CacheL2-16 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-16

[ Network NetworkL2L1-16 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-17-0 ]
Arch = x86

Core = 17

Thread = 0

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-1 ]
Arch = x86

Core = 17

Thread = 1

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-2 ]
Arch = x86

Core = 17

Thread = 2

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-3 ]
Arch = x86

Core = 17

Thread = 3

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-4 ]
Arch = x86

Core = 17

Thread = 4

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-5 ]
Arch = x86

Core = 17

Thread = 5

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-6 ]
Arch = x86

Core = 17

Thread = 6

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-7 ]
Arch = x86

Core = 17

Thread = 7

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-8 ]
Arch = x86

Core = 17

Thread = 8

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-9 ]
Arch = x86

Core = 17

Thread = 9

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-10 ]
Arch = x86

Core = 17

Thread = 10

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-11 ]
Arch = x86

Core = 17

Thread = 11

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-12 ]
Arch = x86

Core = 17

Thread = 12

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-13 ]
Arch = x86

Core = 17

Thread = 13

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-14 ]
Arch = x86

Core = 17

Thread = 14

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-15 ]
Arch = x86

Core = 17

Thread = 15

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Module CacheL1-I-17 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-17

LowModules = CacheL2

[ Module CacheL1-D-17 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-17

LowModules = CacheL2

[ Module CacheL2-17 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-17

[ Network NetworkL2L1-17 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-18-0 ]
Arch = x86

Core = 18

Thread = 0

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-1 ]
Arch = x86

Core = 18

Thread = 1

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-2 ]
Arch = x86

Core = 18

Thread = 2

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-3 ]
Arch = x86

Core = 18

Thread = 3

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-4 ]
Arch = x86

Core = 18

Thread = 4

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-5 ]
Arch = x86

Core = 18

Thread = 5

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-6 ]
Arch = x86

Core = 18

Thread = 6

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-7 ]
Arch = x86

Core = 18

Thread = 7

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-8 ]
Arch = x86

Core = 18

Thread = 8

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-9 ]
Arch = x86

Core = 18

Thread = 9

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-10 ]
Arch = x86

Core = 18

Thread = 10

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-11 ]
Arch = x86

Core = 18

Thread = 11

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-12 ]
Arch = x86

Core = 18

Thread = 12

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-13 ]
Arch = x86

Core = 18

Thread = 13

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-14 ]
Arch = x86

Core = 18

Thread = 14

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-15 ]
Arch = x86

Core = 18

Thread = 15

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Module CacheL1-I-18 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-18

LowModules = CacheL2

[ Module CacheL1-D-18 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-18

LowModules = CacheL2

[ Module CacheL2-18 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-18

[ Network NetworkL2L1-18 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-19-0 ]
Arch = x86

Core = 19

Thread = 0

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-1 ]
Arch = x86

Core = 19

Thread = 1

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-2 ]
Arch = x86

Core = 19

Thread = 2

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-3 ]
Arch = x86

Core = 19

Thread = 3

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-4 ]
Arch = x86

Core = 19

Thread = 4

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-5 ]
Arch = x86

Core = 19

Thread = 5

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-6 ]
Arch = x86

Core = 19

Thread = 6

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-7 ]
Arch = x86

Core = 19

Thread = 7

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-8 ]
Arch = x86

Core = 19

Thread = 8

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-9 ]
Arch = x86

Core = 19

Thread = 9

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-10 ]
Arch = x86

Core = 19

Thread = 10

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-11 ]
Arch = x86

Core = 19

Thread = 11

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-12 ]
Arch = x86

Core = 19

Thread = 12

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-13 ]
Arch = x86

Core = 19

Thread = 13

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-14 ]
Arch = x86

Core = 19

Thread = 14

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-15 ]
Arch = x86

Core = 19

Thread = 15

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Module CacheL1-I-19 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-19

LowModules = CacheL2

[ Module CacheL1-D-19 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-19

LowModules = CacheL2

[ Module CacheL2-19 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-19

[ Network NetworkL2L1-19 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-20-0 ]
Arch = x86

Core = 20

Thread = 0

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-1 ]
Arch = x86

Core = 20

Thread = 1

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-2 ]
Arch = x86

Core = 20

Thread = 2

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-3 ]
Arch = x86

Core = 20

Thread = 3

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-4 ]
Arch = x86

Core = 20

Thread = 4

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-5 ]
Arch = x86

Core = 20

Thread = 5

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-6 ]
Arch = x86

Core = 20

Thread = 6

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-7 ]
Arch = x86

Core = 20

Thread = 7

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-8 ]
Arch = x86

Core = 20

Thread = 8

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-9 ]
Arch = x86

Core = 20

Thread = 9

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-10 ]
Arch = x86

Core = 20

Thread = 10

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-11 ]
Arch = x86

Core = 20

Thread = 11

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-12 ]
Arch = x86

Core = 20

Thread = 12

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-13 ]
Arch = x86

Core = 20

Thread = 13

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-14 ]
Arch = x86

Core = 20

Thread = 14

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-15 ]
Arch = x86

Core = 20

Thread = 15

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Module CacheL1-I-20 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-20

LowModules = CacheL2

[ Module CacheL1-D-20 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-20

LowModules = CacheL2

[ Module CacheL2-20 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-20

[ Network NetworkL2L1-20 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-21-0 ]
Arch = x86

Core = 21

Thread = 0

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-1 ]
Arch = x86

Core = 21

Thread = 1

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-2 ]
Arch = x86

Core = 21

Thread = 2

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-3 ]
Arch = x86

Core = 21

Thread = 3

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-4 ]
Arch = x86

Core = 21

Thread = 4

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-5 ]
Arch = x86

Core = 21

Thread = 5

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-6 ]
Arch = x86

Core = 21

Thread = 6

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-7 ]
Arch = x86

Core = 21

Thread = 7

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-8 ]
Arch = x86

Core = 21

Thread = 8

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-9 ]
Arch = x86

Core = 21

Thread = 9

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-10 ]
Arch = x86

Core = 21

Thread = 10

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-11 ]
Arch = x86

Core = 21

Thread = 11

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-12 ]
Arch = x86

Core = 21

Thread = 12

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-13 ]
Arch = x86

Core = 21

Thread = 13

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-14 ]
Arch = x86

Core = 21

Thread = 14

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-15 ]
Arch = x86

Core = 21

Thread = 15

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Module CacheL1-I-21 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-21

LowModules = CacheL2

[ Module CacheL1-D-21 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-21

LowModules = CacheL2

[ Module CacheL2-21 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-21

[ Network NetworkL2L1-21 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-22-0 ]
Arch = x86

Core = 22

Thread = 0

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-1 ]
Arch = x86

Core = 22

Thread = 1

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-2 ]
Arch = x86

Core = 22

Thread = 2

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-3 ]
Arch = x86

Core = 22

Thread = 3

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-4 ]
Arch = x86

Core = 22

Thread = 4

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-5 ]
Arch = x86

Core = 22

Thread = 5

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-6 ]
Arch = x86

Core = 22

Thread = 6

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-7 ]
Arch = x86

Core = 22

Thread = 7

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-8 ]
Arch = x86

Core = 22

Thread = 8

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-9 ]
Arch = x86

Core = 22

Thread = 9

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-10 ]
Arch = x86

Core = 22

Thread = 10

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-11 ]
Arch = x86

Core = 22

Thread = 11

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-12 ]
Arch = x86

Core = 22

Thread = 12

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-13 ]
Arch = x86

Core = 22

Thread = 13

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-14 ]
Arch = x86

Core = 22

Thread = 14

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-15 ]
Arch = x86

Core = 22

Thread = 15

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Module CacheL1-I-22 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-22

LowModules = CacheL2

[ Module CacheL1-D-22 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-22

LowModules = CacheL2

[ Module CacheL2-22 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-22

[ Network NetworkL2L1-22 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-23-0 ]
Arch = x86

Core = 23

Thread = 0

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-1 ]
Arch = x86

Core = 23

Thread = 1

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-2 ]
Arch = x86

Core = 23

Thread = 2

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-3 ]
Arch = x86

Core = 23

Thread = 3

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-4 ]
Arch = x86

Core = 23

Thread = 4

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-5 ]
Arch = x86

Core = 23

Thread = 5

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-6 ]
Arch = x86

Core = 23

Thread = 6

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-7 ]
Arch = x86

Core = 23

Thread = 7

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-8 ]
Arch = x86

Core = 23

Thread = 8

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-9 ]
Arch = x86

Core = 23

Thread = 9

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-10 ]
Arch = x86

Core = 23

Thread = 10

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-11 ]
Arch = x86

Core = 23

Thread = 11

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-12 ]
Arch = x86

Core = 23

Thread = 12

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-13 ]
Arch = x86

Core = 23

Thread = 13

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-14 ]
Arch = x86

Core = 23

Thread = 14

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-15 ]
Arch = x86

Core = 23

Thread = 15

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Module CacheL1-I-23 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-23

LowModules = CacheL2

[ Module CacheL1-D-23 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-23

LowModules = CacheL2

[ Module CacheL2-23 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-23

[ Network NetworkL2L1-23 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-24-0 ]
Arch = x86

Core = 24

Thread = 0

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-1 ]
Arch = x86

Core = 24

Thread = 1

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-2 ]
Arch = x86

Core = 24

Thread = 2

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-3 ]
Arch = x86

Core = 24

Thread = 3

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-4 ]
Arch = x86

Core = 24

Thread = 4

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-5 ]
Arch = x86

Core = 24

Thread = 5

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-6 ]
Arch = x86

Core = 24

Thread = 6

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-7 ]
Arch = x86

Core = 24

Thread = 7

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-8 ]
Arch = x86

Core = 24

Thread = 8

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-9 ]
Arch = x86

Core = 24

Thread = 9

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-10 ]
Arch = x86

Core = 24

Thread = 10

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-11 ]
Arch = x86

Core = 24

Thread = 11

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-12 ]
Arch = x86

Core = 24

Thread = 12

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-13 ]
Arch = x86

Core = 24

Thread = 13

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-14 ]
Arch = x86

Core = 24

Thread = 14

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-15 ]
Arch = x86

Core = 24

Thread = 15

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Module CacheL1-I-24 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-24

LowModules = CacheL2

[ Module CacheL1-D-24 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-24

LowModules = CacheL2

[ Module CacheL2-24 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-24

[ Network NetworkL2L1-24 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-25-0 ]
Arch = x86

Core = 25

Thread = 0

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-1 ]
Arch = x86

Core = 25

Thread = 1

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-2 ]
Arch = x86

Core = 25

Thread = 2

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-3 ]
Arch = x86

Core = 25

Thread = 3

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-4 ]
Arch = x86

Core = 25

Thread = 4

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-5 ]
Arch = x86

Core = 25

Thread = 5

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-6 ]
Arch = x86

Core = 25

Thread = 6

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-7 ]
Arch = x86

Core = 25

Thread = 7

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-8 ]
Arch = x86

Core = 25

Thread = 8

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-9 ]
Arch = x86

Core = 25

Thread = 9

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-10 ]
Arch = x86

Core = 25

Thread = 10

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-11 ]
Arch = x86

Core = 25

Thread = 11

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-12 ]
Arch = x86

Core = 25

Thread = 12

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-13 ]
Arch = x86

Core = 25

Thread = 13

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-14 ]
Arch = x86

Core = 25

Thread = 14

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-15 ]
Arch = x86

Core = 25

Thread = 15

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Module CacheL1-I-25 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-25

LowModules = CacheL2

[ Module CacheL1-D-25 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-25

LowModules = CacheL2

[ Module CacheL2-25 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-25

[ Network NetworkL2L1-25 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-26-0 ]
Arch = x86

Core = 26

Thread = 0

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-1 ]
Arch = x86

Core = 26

Thread = 1

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-2 ]
Arch = x86

Core = 26

Thread = 2

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-3 ]
Arch = x86

Core = 26

Thread = 3

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-4 ]
Arch = x86

Core = 26

Thread = 4

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-5 ]
Arch = x86

Core = 26

Thread = 5

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-6 ]
Arch = x86

Core = 26

Thread = 6

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-7 ]
Arch = x86

Core = 26

Thread = 7

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-8 ]
Arch = x86

Core = 26

Thread = 8

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-9 ]
Arch = x86

Core = 26

Thread = 9

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-10 ]
Arch = x86

Core = 26

Thread = 10

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-11 ]
Arch = x86

Core = 26

Thread = 11

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-12 ]
Arch = x86

Core = 26

Thread = 12

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-13 ]
Arch = x86

Core = 26

Thread = 13

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-14 ]
Arch = x86

Core = 26

Thread = 14

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-15 ]
Arch = x86

Core = 26

Thread = 15

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Module CacheL1-I-26 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-26

LowModules = CacheL2

[ Module CacheL1-D-26 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-26

LowModules = CacheL2

[ Module CacheL2-26 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-26

[ Network NetworkL2L1-26 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-27-0 ]
Arch = x86

Core = 27

Thread = 0

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-1 ]
Arch = x86

Core = 27

Thread = 1

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-2 ]
Arch = x86

Core = 27

Thread = 2

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-3 ]
Arch = x86

Core = 27

Thread = 3

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-4 ]
Arch = x86

Core = 27

Thread = 4

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-5 ]
Arch = x86

Core = 27

Thread = 5

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-6 ]
Arch = x86

Core = 27

Thread = 6

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-7 ]
Arch = x86

Core = 27

Thread = 7

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-8 ]
Arch = x86

Core = 27

Thread = 8

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-9 ]
Arch = x86

Core = 27

Thread = 9

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-10 ]
Arch = x86

Core = 27

Thread = 10

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-11 ]
Arch = x86

Core = 27

Thread = 11

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-12 ]
Arch = x86

Core = 27

Thread = 12

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-13 ]
Arch = x86

Core = 27

Thread = 13

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-14 ]
Arch = x86

Core = 27

Thread = 14

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-15 ]
Arch = x86

Core = 27

Thread = 15

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Module CacheL1-I-27 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-27

LowModules = CacheL2

[ Module CacheL1-D-27 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-27

LowModules = CacheL2

[ Module CacheL2-27 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-27

[ Network NetworkL2L1-27 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-28-0 ]
Arch = x86

Core = 28

Thread = 0

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-1 ]
Arch = x86

Core = 28

Thread = 1

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-2 ]
Arch = x86

Core = 28

Thread = 2

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-3 ]
Arch = x86

Core = 28

Thread = 3

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-4 ]
Arch = x86

Core = 28

Thread = 4

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-5 ]
Arch = x86

Core = 28

Thread = 5

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-6 ]
Arch = x86

Core = 28

Thread = 6

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-7 ]
Arch = x86

Core = 28

Thread = 7

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-8 ]
Arch = x86

Core = 28

Thread = 8

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-9 ]
Arch = x86

Core = 28

Thread = 9

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-10 ]
Arch = x86

Core = 28

Thread = 10

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-11 ]
Arch = x86

Core = 28

Thread = 11

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-12 ]
Arch = x86

Core = 28

Thread = 12

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-13 ]
Arch = x86

Core = 28

Thread = 13

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-14 ]
Arch = x86

Core = 28

Thread = 14

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-15 ]
Arch = x86

Core = 28

Thread = 15

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Module CacheL1-I-28 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-28

LowModules = CacheL2

[ Module CacheL1-D-28 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-28

LowModules = CacheL2

[ Module CacheL2-28 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-28

[ Network NetworkL2L1-28 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-29-0 ]
Arch = x86

Core = 29

Thread = 0

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-1 ]
Arch = x86

Core = 29

Thread = 1

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-2 ]
Arch = x86

Core = 29

Thread = 2

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-3 ]
Arch = x86

Core = 29

Thread = 3

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-4 ]
Arch = x86

Core = 29

Thread = 4

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-5 ]
Arch = x86

Core = 29

Thread = 5

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-6 ]
Arch = x86

Core = 29

Thread = 6

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-7 ]
Arch = x86

Core = 29

Thread = 7

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-8 ]
Arch = x86

Core = 29

Thread = 8

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-9 ]
Arch = x86

Core = 29

Thread = 9

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-10 ]
Arch = x86

Core = 29

Thread = 10

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-11 ]
Arch = x86

Core = 29

Thread = 11

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-12 ]
Arch = x86

Core = 29

Thread = 12

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-13 ]
Arch = x86

Core = 29

Thread = 13

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-14 ]
Arch = x86

Core = 29

Thread = 14

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-15 ]
Arch = x86

Core = 29

Thread = 15

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Module CacheL1-I-29 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-29

LowModules = CacheL2

[ Module CacheL1-D-29 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-29

LowModules = CacheL2

[ Module CacheL2-29 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-29

[ Network NetworkL2L1-29 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-30-0 ]
Arch = x86

Core = 30

Thread = 0

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-1 ]
Arch = x86

Core = 30

Thread = 1

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-2 ]
Arch = x86

Core = 30

Thread = 2

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-3 ]
Arch = x86

Core = 30

Thread = 3

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-4 ]
Arch = x86

Core = 30

Thread = 4

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-5 ]
Arch = x86

Core = 30

Thread = 5

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-6 ]
Arch = x86

Core = 30

Thread = 6

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-7 ]
Arch = x86

Core = 30

Thread = 7

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-8 ]
Arch = x86

Core = 30

Thread = 8

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-9 ]
Arch = x86

Core = 30

Thread = 9

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-10 ]
Arch = x86

Core = 30

Thread = 10

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-11 ]
Arch = x86

Core = 30

Thread = 11

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-12 ]
Arch = x86

Core = 30

Thread = 12

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-13 ]
Arch = x86

Core = 30

Thread = 13

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-14 ]
Arch = x86

Core = 30

Thread = 14

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-15 ]
Arch = x86

Core = 30

Thread = 15

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Module CacheL1-I-30 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-30

LowModules = CacheL2

[ Module CacheL1-D-30 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-30

LowModules = CacheL2

[ Module CacheL2-30 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-30

[ Network NetworkL2L1-30 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-31-0 ]
Arch = x86

Core = 31

Thread = 0

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-1 ]
Arch = x86

Core = 31

Thread = 1

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-2 ]
Arch = x86

Core = 31

Thread = 2

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-3 ]
Arch = x86

Core = 31

Thread = 3

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-4 ]
Arch = x86

Core = 31

Thread = 4

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-5 ]
Arch = x86

Core = 31

Thread = 5

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-6 ]
Arch = x86

Core = 31

Thread = 6

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-7 ]
Arch = x86

Core = 31

Thread = 7

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-8 ]
Arch = x86

Core = 31

Thread = 8

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-9 ]
Arch = x86

Core = 31

Thread = 9

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-10 ]
Arch = x86

Core = 31

Thread = 10

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-11 ]
Arch = x86

Core = 31

Thread = 11

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-12 ]
Arch = x86

Core = 31

Thread = 12

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-13 ]
Arch = x86

Core = 31

Thread = 13

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-14 ]
Arch = x86

Core = 31

Thread = 14

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-15 ]
Arch = x86

Core = 31

Thread = 15

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Module CacheL1-I-31 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-31

LowModules = CacheL2

[ Module CacheL1-D-31 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-31

LowModules = CacheL2

[ Module CacheL2-31 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-31

[ Network NetworkL2L1-31 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-32-0 ]
Arch = x86

Core = 32

Thread = 0

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-1 ]
Arch = x86

Core = 32

Thread = 1

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-2 ]
Arch = x86

Core = 32

Thread = 2

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-3 ]
Arch = x86

Core = 32

Thread = 3

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-4 ]
Arch = x86

Core = 32

Thread = 4

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-5 ]
Arch = x86

Core = 32

Thread = 5

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-6 ]
Arch = x86

Core = 32

Thread = 6

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-7 ]
Arch = x86

Core = 32

Thread = 7

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-8 ]
Arch = x86

Core = 32

Thread = 8

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-9 ]
Arch = x86

Core = 32

Thread = 9

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-10 ]
Arch = x86

Core = 32

Thread = 10

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-11 ]
Arch = x86

Core = 32

Thread = 11

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-12 ]
Arch = x86

Core = 32

Thread = 12

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-13 ]
Arch = x86

Core = 32

Thread = 13

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-14 ]
Arch = x86

Core = 32

Thread = 14

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-15 ]
Arch = x86

Core = 32

Thread = 15

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Module CacheL1-I-32 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-32

LowModules = CacheL2

[ Module CacheL1-D-32 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-32

LowModules = CacheL2

[ Module CacheL2-32 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-32

[ Network NetworkL2L1-32 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-33-0 ]
Arch = x86

Core = 33

Thread = 0

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-1 ]
Arch = x86

Core = 33

Thread = 1

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-2 ]
Arch = x86

Core = 33

Thread = 2

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-3 ]
Arch = x86

Core = 33

Thread = 3

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-4 ]
Arch = x86

Core = 33

Thread = 4

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-5 ]
Arch = x86

Core = 33

Thread = 5

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-6 ]
Arch = x86

Core = 33

Thread = 6

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-7 ]
Arch = x86

Core = 33

Thread = 7

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-8 ]
Arch = x86

Core = 33

Thread = 8

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-9 ]
Arch = x86

Core = 33

Thread = 9

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-10 ]
Arch = x86

Core = 33

Thread = 10

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-11 ]
Arch = x86

Core = 33

Thread = 11

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-12 ]
Arch = x86

Core = 33

Thread = 12

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-13 ]
Arch = x86

Core = 33

Thread = 13

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-14 ]
Arch = x86

Core = 33

Thread = 14

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-15 ]
Arch = x86

Core = 33

Thread = 15

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Module CacheL1-I-33 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-33

LowModules = CacheL2

[ Module CacheL1-D-33 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-33

LowModules = CacheL2

[ Module CacheL2-33 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-33

[ Network NetworkL2L1-33 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-34-0 ]
Arch = x86

Core = 34

Thread = 0

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-1 ]
Arch = x86

Core = 34

Thread = 1

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-2 ]
Arch = x86

Core = 34

Thread = 2

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-3 ]
Arch = x86

Core = 34

Thread = 3

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-4 ]
Arch = x86

Core = 34

Thread = 4

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-5 ]
Arch = x86

Core = 34

Thread = 5

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-6 ]
Arch = x86

Core = 34

Thread = 6

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-7 ]
Arch = x86

Core = 34

Thread = 7

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-8 ]
Arch = x86

Core = 34

Thread = 8

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-9 ]
Arch = x86

Core = 34

Thread = 9

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-10 ]
Arch = x86

Core = 34

Thread = 10

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-11 ]
Arch = x86

Core = 34

Thread = 11

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-12 ]
Arch = x86

Core = 34

Thread = 12

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-13 ]
Arch = x86

Core = 34

Thread = 13

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-14 ]
Arch = x86

Core = 34

Thread = 14

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-15 ]
Arch = x86

Core = 34

Thread = 15

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Module CacheL1-I-34 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-34

LowModules = CacheL2

[ Module CacheL1-D-34 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-34

LowModules = CacheL2

[ Module CacheL2-34 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-34

[ Network NetworkL2L1-34 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-35-0 ]
Arch = x86

Core = 35

Thread = 0

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-1 ]
Arch = x86

Core = 35

Thread = 1

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-2 ]
Arch = x86

Core = 35

Thread = 2

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-3 ]
Arch = x86

Core = 35

Thread = 3

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-4 ]
Arch = x86

Core = 35

Thread = 4

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-5 ]
Arch = x86

Core = 35

Thread = 5

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-6 ]
Arch = x86

Core = 35

Thread = 6

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-7 ]
Arch = x86

Core = 35

Thread = 7

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-8 ]
Arch = x86

Core = 35

Thread = 8

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-9 ]
Arch = x86

Core = 35

Thread = 9

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-10 ]
Arch = x86

Core = 35

Thread = 10

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-11 ]
Arch = x86

Core = 35

Thread = 11

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-12 ]
Arch = x86

Core = 35

Thread = 12

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-13 ]
Arch = x86

Core = 35

Thread = 13

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-14 ]
Arch = x86

Core = 35

Thread = 14

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-15 ]
Arch = x86

Core = 35

Thread = 15

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Module CacheL1-I-35 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-35

LowModules = CacheL2

[ Module CacheL1-D-35 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-35

LowModules = CacheL2

[ Module CacheL2-35 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-35

[ Network NetworkL2L1-35 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-36-0 ]
Arch = x86

Core = 36

Thread = 0

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-1 ]
Arch = x86

Core = 36

Thread = 1

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-2 ]
Arch = x86

Core = 36

Thread = 2

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-3 ]
Arch = x86

Core = 36

Thread = 3

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-4 ]
Arch = x86

Core = 36

Thread = 4

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-5 ]
Arch = x86

Core = 36

Thread = 5

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-6 ]
Arch = x86

Core = 36

Thread = 6

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-7 ]
Arch = x86

Core = 36

Thread = 7

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-8 ]
Arch = x86

Core = 36

Thread = 8

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-9 ]
Arch = x86

Core = 36

Thread = 9

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-10 ]
Arch = x86

Core = 36

Thread = 10

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-11 ]
Arch = x86

Core = 36

Thread = 11

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-12 ]
Arch = x86

Core = 36

Thread = 12

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-13 ]
Arch = x86

Core = 36

Thread = 13

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-14 ]
Arch = x86

Core = 36

Thread = 14

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-15 ]
Arch = x86

Core = 36

Thread = 15

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Module CacheL1-I-36 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-36

LowModules = CacheL2

[ Module CacheL1-D-36 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-36

LowModules = CacheL2

[ Module CacheL2-36 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-36

[ Network NetworkL2L1-36 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-37-0 ]
Arch = x86

Core = 37

Thread = 0

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-1 ]
Arch = x86

Core = 37

Thread = 1

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-2 ]
Arch = x86

Core = 37

Thread = 2

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-3 ]
Arch = x86

Core = 37

Thread = 3

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-4 ]
Arch = x86

Core = 37

Thread = 4

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-5 ]
Arch = x86

Core = 37

Thread = 5

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-6 ]
Arch = x86

Core = 37

Thread = 6

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-7 ]
Arch = x86

Core = 37

Thread = 7

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-8 ]
Arch = x86

Core = 37

Thread = 8

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-9 ]
Arch = x86

Core = 37

Thread = 9

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-10 ]
Arch = x86

Core = 37

Thread = 10

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-11 ]
Arch = x86

Core = 37

Thread = 11

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-12 ]
Arch = x86

Core = 37

Thread = 12

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-13 ]
Arch = x86

Core = 37

Thread = 13

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-14 ]
Arch = x86

Core = 37

Thread = 14

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-15 ]
Arch = x86

Core = 37

Thread = 15

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Module CacheL1-I-37 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-37

LowModules = CacheL2

[ Module CacheL1-D-37 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-37

LowModules = CacheL2

[ Module CacheL2-37 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-37

[ Network NetworkL2L1-37 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-38-0 ]
Arch = x86

Core = 38

Thread = 0

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-1 ]
Arch = x86

Core = 38

Thread = 1

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-2 ]
Arch = x86

Core = 38

Thread = 2

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-3 ]
Arch = x86

Core = 38

Thread = 3

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-4 ]
Arch = x86

Core = 38

Thread = 4

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-5 ]
Arch = x86

Core = 38

Thread = 5

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-6 ]
Arch = x86

Core = 38

Thread = 6

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-7 ]
Arch = x86

Core = 38

Thread = 7

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-8 ]
Arch = x86

Core = 38

Thread = 8

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-9 ]
Arch = x86

Core = 38

Thread = 9

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-10 ]
Arch = x86

Core = 38

Thread = 10

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-11 ]
Arch = x86

Core = 38

Thread = 11

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-12 ]
Arch = x86

Core = 38

Thread = 12

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-13 ]
Arch = x86

Core = 38

Thread = 13

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-14 ]
Arch = x86

Core = 38

Thread = 14

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-15 ]
Arch = x86

Core = 38

Thread = 15

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Module CacheL1-I-38 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-38

LowModules = CacheL2

[ Module CacheL1-D-38 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-38

LowModules = CacheL2

[ Module CacheL2-38 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-38

[ Network NetworkL2L1-38 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-39-0 ]
Arch = x86

Core = 39

Thread = 0

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-1 ]
Arch = x86

Core = 39

Thread = 1

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-2 ]
Arch = x86

Core = 39

Thread = 2

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-3 ]
Arch = x86

Core = 39

Thread = 3

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-4 ]
Arch = x86

Core = 39

Thread = 4

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-5 ]
Arch = x86

Core = 39

Thread = 5

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-6 ]
Arch = x86

Core = 39

Thread = 6

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-7 ]
Arch = x86

Core = 39

Thread = 7

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-8 ]
Arch = x86

Core = 39

Thread = 8

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-9 ]
Arch = x86

Core = 39

Thread = 9

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-10 ]
Arch = x86

Core = 39

Thread = 10

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-11 ]
Arch = x86

Core = 39

Thread = 11

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-12 ]
Arch = x86

Core = 39

Thread = 12

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-13 ]
Arch = x86

Core = 39

Thread = 13

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-14 ]
Arch = x86

Core = 39

Thread = 14

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-15 ]
Arch = x86

Core = 39

Thread = 15

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Module CacheL1-I-39 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-39

LowModules = CacheL2

[ Module CacheL1-D-39 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-39

LowModules = CacheL2

[ Module CacheL2-39 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-39

[ Network NetworkL2L1-39 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-40-0 ]
Arch = x86

Core = 40

Thread = 0

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-1 ]
Arch = x86

Core = 40

Thread = 1

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-2 ]
Arch = x86

Core = 40

Thread = 2

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-3 ]
Arch = x86

Core = 40

Thread = 3

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-4 ]
Arch = x86

Core = 40

Thread = 4

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-5 ]
Arch = x86

Core = 40

Thread = 5

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-6 ]
Arch = x86

Core = 40

Thread = 6

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-7 ]
Arch = x86

Core = 40

Thread = 7

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-8 ]
Arch = x86

Core = 40

Thread = 8

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-9 ]
Arch = x86

Core = 40

Thread = 9

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-10 ]
Arch = x86

Core = 40

Thread = 10

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-11 ]
Arch = x86

Core = 40

Thread = 11

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-12 ]
Arch = x86

Core = 40

Thread = 12

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-13 ]
Arch = x86

Core = 40

Thread = 13

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-14 ]
Arch = x86

Core = 40

Thread = 14

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-15 ]
Arch = x86

Core = 40

Thread = 15

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Module CacheL1-I-40 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-40

LowModules = CacheL2

[ Module CacheL1-D-40 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-40

LowModules = CacheL2

[ Module CacheL2-40 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-40

[ Network NetworkL2L1-40 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-41-0 ]
Arch = x86

Core = 41

Thread = 0

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-1 ]
Arch = x86

Core = 41

Thread = 1

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-2 ]
Arch = x86

Core = 41

Thread = 2

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-3 ]
Arch = x86

Core = 41

Thread = 3

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-4 ]
Arch = x86

Core = 41

Thread = 4

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-5 ]
Arch = x86

Core = 41

Thread = 5

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-6 ]
Arch = x86

Core = 41

Thread = 6

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-7 ]
Arch = x86

Core = 41

Thread = 7

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-8 ]
Arch = x86

Core = 41

Thread = 8

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-9 ]
Arch = x86

Core = 41

Thread = 9

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-10 ]
Arch = x86

Core = 41

Thread = 10

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-11 ]
Arch = x86

Core = 41

Thread = 11

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-12 ]
Arch = x86

Core = 41

Thread = 12

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-13 ]
Arch = x86

Core = 41

Thread = 13

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-14 ]
Arch = x86

Core = 41

Thread = 14

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-15 ]
Arch = x86

Core = 41

Thread = 15

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Module CacheL1-I-41 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-41

LowModules = CacheL2

[ Module CacheL1-D-41 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-41

LowModules = CacheL2

[ Module CacheL2-41 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-41

[ Network NetworkL2L1-41 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-42-0 ]
Arch = x86

Core = 42

Thread = 0

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-1 ]
Arch = x86

Core = 42

Thread = 1

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-2 ]
Arch = x86

Core = 42

Thread = 2

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-3 ]
Arch = x86

Core = 42

Thread = 3

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-4 ]
Arch = x86

Core = 42

Thread = 4

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-5 ]
Arch = x86

Core = 42

Thread = 5

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-6 ]
Arch = x86

Core = 42

Thread = 6

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-7 ]
Arch = x86

Core = 42

Thread = 7

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-8 ]
Arch = x86

Core = 42

Thread = 8

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-9 ]
Arch = x86

Core = 42

Thread = 9

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-10 ]
Arch = x86

Core = 42

Thread = 10

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-11 ]
Arch = x86

Core = 42

Thread = 11

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-12 ]
Arch = x86

Core = 42

Thread = 12

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-13 ]
Arch = x86

Core = 42

Thread = 13

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-14 ]
Arch = x86

Core = 42

Thread = 14

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-15 ]
Arch = x86

Core = 42

Thread = 15

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Module CacheL1-I-42 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-42

LowModules = CacheL2

[ Module CacheL1-D-42 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-42

LowModules = CacheL2

[ Module CacheL2-42 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-42

[ Network NetworkL2L1-42 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-43-0 ]
Arch = x86

Core = 43

Thread = 0

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-1 ]
Arch = x86

Core = 43

Thread = 1

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-2 ]
Arch = x86

Core = 43

Thread = 2

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-3 ]
Arch = x86

Core = 43

Thread = 3

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-4 ]
Arch = x86

Core = 43

Thread = 4

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-5 ]
Arch = x86

Core = 43

Thread = 5

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-6 ]
Arch = x86

Core = 43

Thread = 6

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-7 ]
Arch = x86

Core = 43

Thread = 7

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-8 ]
Arch = x86

Core = 43

Thread = 8

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-9 ]
Arch = x86

Core = 43

Thread = 9

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-10 ]
Arch = x86

Core = 43

Thread = 10

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-11 ]
Arch = x86

Core = 43

Thread = 11

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-12 ]
Arch = x86

Core = 43

Thread = 12

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-13 ]
Arch = x86

Core = 43

Thread = 13

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-14 ]
Arch = x86

Core = 43

Thread = 14

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-15 ]
Arch = x86

Core = 43

Thread = 15

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Module CacheL1-I-43 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-43

LowModules = CacheL2

[ Module CacheL1-D-43 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-43

LowModules = CacheL2

[ Module CacheL2-43 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-43

[ Network NetworkL2L1-43 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-44-0 ]
Arch = x86

Core = 44

Thread = 0

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-1 ]
Arch = x86

Core = 44

Thread = 1

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-2 ]
Arch = x86

Core = 44

Thread = 2

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-3 ]
Arch = x86

Core = 44

Thread = 3

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-4 ]
Arch = x86

Core = 44

Thread = 4

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-5 ]
Arch = x86

Core = 44

Thread = 5

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-6 ]
Arch = x86

Core = 44

Thread = 6

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-7 ]
Arch = x86

Core = 44

Thread = 7

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-8 ]
Arch = x86

Core = 44

Thread = 8

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-9 ]
Arch = x86

Core = 44

Thread = 9

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-10 ]
Arch = x86

Core = 44

Thread = 10

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-11 ]
Arch = x86

Core = 44

Thread = 11

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-12 ]
Arch = x86

Core = 44

Thread = 12

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-13 ]
Arch = x86

Core = 44

Thread = 13

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-14 ]
Arch = x86

Core = 44

Thread = 14

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-15 ]
Arch = x86

Core = 44

Thread = 15

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Module CacheL1-I-44 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-44

LowModules = CacheL2

[ Module CacheL1-D-44 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-44

LowModules = CacheL2

[ Module CacheL2-44 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-44

[ Network NetworkL2L1-44 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-45-0 ]
Arch = x86

Core = 45

Thread = 0

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-1 ]
Arch = x86

Core = 45

Thread = 1

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-2 ]
Arch = x86

Core = 45

Thread = 2

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-3 ]
Arch = x86

Core = 45

Thread = 3

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-4 ]
Arch = x86

Core = 45

Thread = 4

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-5 ]
Arch = x86

Core = 45

Thread = 5

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-6 ]
Arch = x86

Core = 45

Thread = 6

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-7 ]
Arch = x86

Core = 45

Thread = 7

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-8 ]
Arch = x86

Core = 45

Thread = 8

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-9 ]
Arch = x86

Core = 45

Thread = 9

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-10 ]
Arch = x86

Core = 45

Thread = 10

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-11 ]
Arch = x86

Core = 45

Thread = 11

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-12 ]
Arch = x86

Core = 45

Thread = 12

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-13 ]
Arch = x86

Core = 45

Thread = 13

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-14 ]
Arch = x86

Core = 45

Thread = 14

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-15 ]
Arch = x86

Core = 45

Thread = 15

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Module CacheL1-I-45 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-45

LowModules = CacheL2

[ Module CacheL1-D-45 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-45

LowModules = CacheL2

[ Module CacheL2-45 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-45

[ Network NetworkL2L1-45 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-46-0 ]
Arch = x86

Core = 46

Thread = 0

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-1 ]
Arch = x86

Core = 46

Thread = 1

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-2 ]
Arch = x86

Core = 46

Thread = 2

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-3 ]
Arch = x86

Core = 46

Thread = 3

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-4 ]
Arch = x86

Core = 46

Thread = 4

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-5 ]
Arch = x86

Core = 46

Thread = 5

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-6 ]
Arch = x86

Core = 46

Thread = 6

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-7 ]
Arch = x86

Core = 46

Thread = 7

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-8 ]
Arch = x86

Core = 46

Thread = 8

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-9 ]
Arch = x86

Core = 46

Thread = 9

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-10 ]
Arch = x86

Core = 46

Thread = 10

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-11 ]
Arch = x86

Core = 46

Thread = 11

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-12 ]
Arch = x86

Core = 46

Thread = 12

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-13 ]
Arch = x86

Core = 46

Thread = 13

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-14 ]
Arch = x86

Core = 46

Thread = 14

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-15 ]
Arch = x86

Core = 46

Thread = 15

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Module CacheL1-I-46 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-46

LowModules = CacheL2

[ Module CacheL1-D-46 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-46

LowModules = CacheL2

[ Module CacheL2-46 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-46

[ Network NetworkL2L1-46 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-47-0 ]
Arch = x86

Core = 47

Thread = 0

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-1 ]
Arch = x86

Core = 47

Thread = 1

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-2 ]
Arch = x86

Core = 47

Thread = 2

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-3 ]
Arch = x86

Core = 47

Thread = 3

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-4 ]
Arch = x86

Core = 47

Thread = 4

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-5 ]
Arch = x86

Core = 47

Thread = 5

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-6 ]
Arch = x86

Core = 47

Thread = 6

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-7 ]
Arch = x86

Core = 47

Thread = 7

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-8 ]
Arch = x86

Core = 47

Thread = 8

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-9 ]
Arch = x86

Core = 47

Thread = 9

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-10 ]
Arch = x86

Core = 47

Thread = 10

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-11 ]
Arch = x86

Core = 47

Thread = 11

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-12 ]
Arch = x86

Core = 47

Thread = 12

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-13 ]
Arch = x86

Core = 47

Thread = 13

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-14 ]
Arch = x86

Core = 47

Thread = 14

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-15 ]
Arch = x86

Core = 47

Thread = 15

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Module CacheL1-I-47 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-47

LowModules = CacheL2

[ Module CacheL1-D-47 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-47

LowModules = CacheL2

[ Module CacheL2-47 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-47

[ Network NetworkL2L1-47 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-48-0 ]
Arch = x86

Core = 48

Thread = 0

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-1 ]
Arch = x86

Core = 48

Thread = 1

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-2 ]
Arch = x86

Core = 48

Thread = 2

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-3 ]
Arch = x86

Core = 48

Thread = 3

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-4 ]
Arch = x86

Core = 48

Thread = 4

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-5 ]
Arch = x86

Core = 48

Thread = 5

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-6 ]
Arch = x86

Core = 48

Thread = 6

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-7 ]
Arch = x86

Core = 48

Thread = 7

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-8 ]
Arch = x86

Core = 48

Thread = 8

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-9 ]
Arch = x86

Core = 48

Thread = 9

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-10 ]
Arch = x86

Core = 48

Thread = 10

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-11 ]
Arch = x86

Core = 48

Thread = 11

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-12 ]
Arch = x86

Core = 48

Thread = 12

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-13 ]
Arch = x86

Core = 48

Thread = 13

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-14 ]
Arch = x86

Core = 48

Thread = 14

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-15 ]
Arch = x86

Core = 48

Thread = 15

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Module CacheL1-I-48 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-48

LowModules = CacheL2

[ Module CacheL1-D-48 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-48

LowModules = CacheL2

[ Module CacheL2-48 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-48

[ Network NetworkL2L1-48 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-49-0 ]
Arch = x86

Core = 49

Thread = 0

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-1 ]
Arch = x86

Core = 49

Thread = 1

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-2 ]
Arch = x86

Core = 49

Thread = 2

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-3 ]
Arch = x86

Core = 49

Thread = 3

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-4 ]
Arch = x86

Core = 49

Thread = 4

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-5 ]
Arch = x86

Core = 49

Thread = 5

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-6 ]
Arch = x86

Core = 49

Thread = 6

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-7 ]
Arch = x86

Core = 49

Thread = 7

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-8 ]
Arch = x86

Core = 49

Thread = 8

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-9 ]
Arch = x86

Core = 49

Thread = 9

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-10 ]
Arch = x86

Core = 49

Thread = 10

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-11 ]
Arch = x86

Core = 49

Thread = 11

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-12 ]
Arch = x86

Core = 49

Thread = 12

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-13 ]
Arch = x86

Core = 49

Thread = 13

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-14 ]
Arch = x86

Core = 49

Thread = 14

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-15 ]
Arch = x86

Core = 49

Thread = 15

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Module CacheL1-I-49 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-49

LowModules = CacheL2

[ Module CacheL1-D-49 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-49

LowModules = CacheL2

[ Module CacheL2-49 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-49

[ Network NetworkL2L1-49 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-50-0 ]
Arch = x86

Core = 50

Thread = 0

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-1 ]
Arch = x86

Core = 50

Thread = 1

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-2 ]
Arch = x86

Core = 50

Thread = 2

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-3 ]
Arch = x86

Core = 50

Thread = 3

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-4 ]
Arch = x86

Core = 50

Thread = 4

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-5 ]
Arch = x86

Core = 50

Thread = 5

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-6 ]
Arch = x86

Core = 50

Thread = 6

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-7 ]
Arch = x86

Core = 50

Thread = 7

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-8 ]
Arch = x86

Core = 50

Thread = 8

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-9 ]
Arch = x86

Core = 50

Thread = 9

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-10 ]
Arch = x86

Core = 50

Thread = 10

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-11 ]
Arch = x86

Core = 50

Thread = 11

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-12 ]
Arch = x86

Core = 50

Thread = 12

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-13 ]
Arch = x86

Core = 50

Thread = 13

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-14 ]
Arch = x86

Core = 50

Thread = 14

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-15 ]
Arch = x86

Core = 50

Thread = 15

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Module CacheL1-I-50 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-50

LowModules = CacheL2

[ Module CacheL1-D-50 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-50

LowModules = CacheL2

[ Module CacheL2-50 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-50

[ Network NetworkL2L1-50 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-51-0 ]
Arch = x86

Core = 51

Thread = 0

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-1 ]
Arch = x86

Core = 51

Thread = 1

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-2 ]
Arch = x86

Core = 51

Thread = 2

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-3 ]
Arch = x86

Core = 51

Thread = 3

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-4 ]
Arch = x86

Core = 51

Thread = 4

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-5 ]
Arch = x86

Core = 51

Thread = 5

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-6 ]
Arch = x86

Core = 51

Thread = 6

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-7 ]
Arch = x86

Core = 51

Thread = 7

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-8 ]
Arch = x86

Core = 51

Thread = 8

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-9 ]
Arch = x86

Core = 51

Thread = 9

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-10 ]
Arch = x86

Core = 51

Thread = 10

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-11 ]
Arch = x86

Core = 51

Thread = 11

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-12 ]
Arch = x86

Core = 51

Thread = 12

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-13 ]
Arch = x86

Core = 51

Thread = 13

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-14 ]
Arch = x86

Core = 51

Thread = 14

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-15 ]
Arch = x86

Core = 51

Thread = 15

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Module CacheL1-I-51 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-51

LowModules = CacheL2

[ Module CacheL1-D-51 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-51

LowModules = CacheL2

[ Module CacheL2-51 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-51

[ Network NetworkL2L1-51 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-52-0 ]
Arch = x86

Core = 52

Thread = 0

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-1 ]
Arch = x86

Core = 52

Thread = 1

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-2 ]
Arch = x86

Core = 52

Thread = 2

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-3 ]
Arch = x86

Core = 52

Thread = 3

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-4 ]
Arch = x86

Core = 52

Thread = 4

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-5 ]
Arch = x86

Core = 52

Thread = 5

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-6 ]
Arch = x86

Core = 52

Thread = 6

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-7 ]
Arch = x86

Core = 52

Thread = 7

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-8 ]
Arch = x86

Core = 52

Thread = 8

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-9 ]
Arch = x86

Core = 52

Thread = 9

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-10 ]
Arch = x86

Core = 52

Thread = 10

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-11 ]
Arch = x86

Core = 52

Thread = 11

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-12 ]
Arch = x86

Core = 52

Thread = 12

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-13 ]
Arch = x86

Core = 52

Thread = 13

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-14 ]
Arch = x86

Core = 52

Thread = 14

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-15 ]
Arch = x86

Core = 52

Thread = 15

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Module CacheL1-I-52 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-52

LowModules = CacheL2

[ Module CacheL1-D-52 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-52

LowModules = CacheL2

[ Module CacheL2-52 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-52

[ Network NetworkL2L1-52 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-53-0 ]
Arch = x86

Core = 53

Thread = 0

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-1 ]
Arch = x86

Core = 53

Thread = 1

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-2 ]
Arch = x86

Core = 53

Thread = 2

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-3 ]
Arch = x86

Core = 53

Thread = 3

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-4 ]
Arch = x86

Core = 53

Thread = 4

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-5 ]
Arch = x86

Core = 53

Thread = 5

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-6 ]
Arch = x86

Core = 53

Thread = 6

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-7 ]
Arch = x86

Core = 53

Thread = 7

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-8 ]
Arch = x86

Core = 53

Thread = 8

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-9 ]
Arch = x86

Core = 53

Thread = 9

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-10 ]
Arch = x86

Core = 53

Thread = 10

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-11 ]
Arch = x86

Core = 53

Thread = 11

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-12 ]
Arch = x86

Core = 53

Thread = 12

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-13 ]
Arch = x86

Core = 53

Thread = 13

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-14 ]
Arch = x86

Core = 53

Thread = 14

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-15 ]
Arch = x86

Core = 53

Thread = 15

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Module CacheL1-I-53 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-53

LowModules = CacheL2

[ Module CacheL1-D-53 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-53

LowModules = CacheL2

[ Module CacheL2-53 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-53

[ Network NetworkL2L1-53 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-54-0 ]
Arch = x86

Core = 54

Thread = 0

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-1 ]
Arch = x86

Core = 54

Thread = 1

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-2 ]
Arch = x86

Core = 54

Thread = 2

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-3 ]
Arch = x86

Core = 54

Thread = 3

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-4 ]
Arch = x86

Core = 54

Thread = 4

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-5 ]
Arch = x86

Core = 54

Thread = 5

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-6 ]
Arch = x86

Core = 54

Thread = 6

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-7 ]
Arch = x86

Core = 54

Thread = 7

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-8 ]
Arch = x86

Core = 54

Thread = 8

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-9 ]
Arch = x86

Core = 54

Thread = 9

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-10 ]
Arch = x86

Core = 54

Thread = 10

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-11 ]
Arch = x86

Core = 54

Thread = 11

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-12 ]
Arch = x86

Core = 54

Thread = 12

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-13 ]
Arch = x86

Core = 54

Thread = 13

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-14 ]
Arch = x86

Core = 54

Thread = 14

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-15 ]
Arch = x86

Core = 54

Thread = 15

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Module CacheL1-I-54 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-54

LowModules = CacheL2

[ Module CacheL1-D-54 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-54

LowModules = CacheL2

[ Module CacheL2-54 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-54

[ Network NetworkL2L1-54 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-55-0 ]
Arch = x86

Core = 55

Thread = 0

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-1 ]
Arch = x86

Core = 55

Thread = 1

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-2 ]
Arch = x86

Core = 55

Thread = 2

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-3 ]
Arch = x86

Core = 55

Thread = 3

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-4 ]
Arch = x86

Core = 55

Thread = 4

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-5 ]
Arch = x86

Core = 55

Thread = 5

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-6 ]
Arch = x86

Core = 55

Thread = 6

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-7 ]
Arch = x86

Core = 55

Thread = 7

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-8 ]
Arch = x86

Core = 55

Thread = 8

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-9 ]
Arch = x86

Core = 55

Thread = 9

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-10 ]
Arch = x86

Core = 55

Thread = 10

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-11 ]
Arch = x86

Core = 55

Thread = 11

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-12 ]
Arch = x86

Core = 55

Thread = 12

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-13 ]
Arch = x86

Core = 55

Thread = 13

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-14 ]
Arch = x86

Core = 55

Thread = 14

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-15 ]
Arch = x86

Core = 55

Thread = 15

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Module CacheL1-I-55 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-55

LowModules = CacheL2

[ Module CacheL1-D-55 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-55

LowModules = CacheL2

[ Module CacheL2-55 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-55

[ Network NetworkL2L1-55 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-56-0 ]
Arch = x86

Core = 56

Thread = 0

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-1 ]
Arch = x86

Core = 56

Thread = 1

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-2 ]
Arch = x86

Core = 56

Thread = 2

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-3 ]
Arch = x86

Core = 56

Thread = 3

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-4 ]
Arch = x86

Core = 56

Thread = 4

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-5 ]
Arch = x86

Core = 56

Thread = 5

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-6 ]
Arch = x86

Core = 56

Thread = 6

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-7 ]
Arch = x86

Core = 56

Thread = 7

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-8 ]
Arch = x86

Core = 56

Thread = 8

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-9 ]
Arch = x86

Core = 56

Thread = 9

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-10 ]
Arch = x86

Core = 56

Thread = 10

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-11 ]
Arch = x86

Core = 56

Thread = 11

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-12 ]
Arch = x86

Core = 56

Thread = 12

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-13 ]
Arch = x86

Core = 56

Thread = 13

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-14 ]
Arch = x86

Core = 56

Thread = 14

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-15 ]
Arch = x86

Core = 56

Thread = 15

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Module CacheL1-I-56 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-56

LowModules = CacheL2

[ Module CacheL1-D-56 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-56

LowModules = CacheL2

[ Module CacheL2-56 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-56

[ Network NetworkL2L1-56 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-57-0 ]
Arch = x86

Core = 57

Thread = 0

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-1 ]
Arch = x86

Core = 57

Thread = 1

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-2 ]
Arch = x86

Core = 57

Thread = 2

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-3 ]
Arch = x86

Core = 57

Thread = 3

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-4 ]
Arch = x86

Core = 57

Thread = 4

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-5 ]
Arch = x86

Core = 57

Thread = 5

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-6 ]
Arch = x86

Core = 57

Thread = 6

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-7 ]
Arch = x86

Core = 57

Thread = 7

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-8 ]
Arch = x86

Core = 57

Thread = 8

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-9 ]
Arch = x86

Core = 57

Thread = 9

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-10 ]
Arch = x86

Core = 57

Thread = 10

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-11 ]
Arch = x86

Core = 57

Thread = 11

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-12 ]
Arch = x86

Core = 57

Thread = 12

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-13 ]
Arch = x86

Core = 57

Thread = 13

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-14 ]
Arch = x86

Core = 57

Thread = 14

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-15 ]
Arch = x86

Core = 57

Thread = 15

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Module CacheL1-I-57 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-57

LowModules = CacheL2

[ Module CacheL1-D-57 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-57

LowModules = CacheL2

[ Module CacheL2-57 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-57

[ Network NetworkL2L1-57 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-58-0 ]
Arch = x86

Core = 58

Thread = 0

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-1 ]
Arch = x86

Core = 58

Thread = 1

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-2 ]
Arch = x86

Core = 58

Thread = 2

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-3 ]
Arch = x86

Core = 58

Thread = 3

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-4 ]
Arch = x86

Core = 58

Thread = 4

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-5 ]
Arch = x86

Core = 58

Thread = 5

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-6 ]
Arch = x86

Core = 58

Thread = 6

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-7 ]
Arch = x86

Core = 58

Thread = 7

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-8 ]
Arch = x86

Core = 58

Thread = 8

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-9 ]
Arch = x86

Core = 58

Thread = 9

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-10 ]
Arch = x86

Core = 58

Thread = 10

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-11 ]
Arch = x86

Core = 58

Thread = 11

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-12 ]
Arch = x86

Core = 58

Thread = 12

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-13 ]
Arch = x86

Core = 58

Thread = 13

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-14 ]
Arch = x86

Core = 58

Thread = 14

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-15 ]
Arch = x86

Core = 58

Thread = 15

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Module CacheL1-I-58 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-58

LowModules = CacheL2

[ Module CacheL1-D-58 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-58

LowModules = CacheL2

[ Module CacheL2-58 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-58

[ Network NetworkL2L1-58 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-59-0 ]
Arch = x86

Core = 59

Thread = 0

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-1 ]
Arch = x86

Core = 59

Thread = 1

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-2 ]
Arch = x86

Core = 59

Thread = 2

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-3 ]
Arch = x86

Core = 59

Thread = 3

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-4 ]
Arch = x86

Core = 59

Thread = 4

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-5 ]
Arch = x86

Core = 59

Thread = 5

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-6 ]
Arch = x86

Core = 59

Thread = 6

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-7 ]
Arch = x86

Core = 59

Thread = 7

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-8 ]
Arch = x86

Core = 59

Thread = 8

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-9 ]
Arch = x86

Core = 59

Thread = 9

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-10 ]
Arch = x86

Core = 59

Thread = 10

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-11 ]
Arch = x86

Core = 59

Thread = 11

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-12 ]
Arch = x86

Core = 59

Thread = 12

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-13 ]
Arch = x86

Core = 59

Thread = 13

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-14 ]
Arch = x86

Core = 59

Thread = 14

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-15 ]
Arch = x86

Core = 59

Thread = 15

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Module CacheL1-I-59 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-59

LowModules = CacheL2

[ Module CacheL1-D-59 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-59

LowModules = CacheL2

[ Module CacheL2-59 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-59

[ Network NetworkL2L1-59 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-60-0 ]
Arch = x86

Core = 60

Thread = 0

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-1 ]
Arch = x86

Core = 60

Thread = 1

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-2 ]
Arch = x86

Core = 60

Thread = 2

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-3 ]
Arch = x86

Core = 60

Thread = 3

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-4 ]
Arch = x86

Core = 60

Thread = 4

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-5 ]
Arch = x86

Core = 60

Thread = 5

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-6 ]
Arch = x86

Core = 60

Thread = 6

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-7 ]
Arch = x86

Core = 60

Thread = 7

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-8 ]
Arch = x86

Core = 60

Thread = 8

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-9 ]
Arch = x86

Core = 60

Thread = 9

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-10 ]
Arch = x86

Core = 60

Thread = 10

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-11 ]
Arch = x86

Core = 60

Thread = 11

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-12 ]
Arch = x86

Core = 60

Thread = 12

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-13 ]
Arch = x86

Core = 60

Thread = 13

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-14 ]
Arch = x86

Core = 60

Thread = 14

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-15 ]
Arch = x86

Core = 60

Thread = 15

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Module CacheL1-I-60 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-60

LowModules = CacheL2

[ Module CacheL1-D-60 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-60

LowModules = CacheL2

[ Module CacheL2-60 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-60

[ Network NetworkL2L1-60 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-61-0 ]
Arch = x86

Core = 61

Thread = 0

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-1 ]
Arch = x86

Core = 61

Thread = 1

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-2 ]
Arch = x86

Core = 61

Thread = 2

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-3 ]
Arch = x86

Core = 61

Thread = 3

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-4 ]
Arch = x86

Core = 61

Thread = 4

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-5 ]
Arch = x86

Core = 61

Thread = 5

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-6 ]
Arch = x86

Core = 61

Thread = 6

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-7 ]
Arch = x86

Core = 61

Thread = 7

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-8 ]
Arch = x86

Core = 61

Thread = 8

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-9 ]
Arch = x86

Core = 61

Thread = 9

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-10 ]
Arch = x86

Core = 61

Thread = 10

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-11 ]
Arch = x86

Core = 61

Thread = 11

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-12 ]
Arch = x86

Core = 61

Thread = 12

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-13 ]
Arch = x86

Core = 61

Thread = 13

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-14 ]
Arch = x86

Core = 61

Thread = 14

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-15 ]
Arch = x86

Core = 61

Thread = 15

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Module CacheL1-I-61 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-61

LowModules = CacheL2

[ Module CacheL1-D-61 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-61

LowModules = CacheL2

[ Module CacheL2-61 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-61

[ Network NetworkL2L1-61 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-62-0 ]
Arch = x86

Core = 62

Thread = 0

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-1 ]
Arch = x86

Core = 62

Thread = 1

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-2 ]
Arch = x86

Core = 62

Thread = 2

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-3 ]
Arch = x86

Core = 62

Thread = 3

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-4 ]
Arch = x86

Core = 62

Thread = 4

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-5 ]
Arch = x86

Core = 62

Thread = 5

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-6 ]
Arch = x86

Core = 62

Thread = 6

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-7 ]
Arch = x86

Core = 62

Thread = 7

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-8 ]
Arch = x86

Core = 62

Thread = 8

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-9 ]
Arch = x86

Core = 62

Thread = 9

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-10 ]
Arch = x86

Core = 62

Thread = 10

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-11 ]
Arch = x86

Core = 62

Thread = 11

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-12 ]
Arch = x86

Core = 62

Thread = 12

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-13 ]
Arch = x86

Core = 62

Thread = 13

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-14 ]
Arch = x86

Core = 62

Thread = 14

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-15 ]
Arch = x86

Core = 62

Thread = 15

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Module CacheL1-I-62 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-62

LowModules = CacheL2

[ Module CacheL1-D-62 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-62

LowModules = CacheL2

[ Module CacheL2-62 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-62

[ Network NetworkL2L1-62 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-63-0 ]
Arch = x86

Core = 63

Thread = 0

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-1 ]
Arch = x86

Core = 63

Thread = 1

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-2 ]
Arch = x86

Core = 63

Thread = 2

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-3 ]
Arch = x86

Core = 63

Thread = 3

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-4 ]
Arch = x86

Core = 63

Thread = 4

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-5 ]
Arch = x86

Core = 63

Thread = 5

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-6 ]
Arch = x86

Core = 63

Thread = 6

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-7 ]
Arch = x86

Core = 63

Thread = 7

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-8 ]
Arch = x86

Core = 63

Thread = 8

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-9 ]
Arch = x86

Core = 63

Thread = 9

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-10 ]
Arch = x86

Core = 63

Thread = 10

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-11 ]
Arch = x86

Core = 63

Thread = 11

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-12 ]
Arch = x86

Core = 63

Thread = 12

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-13 ]
Arch = x86

Core = 63

Thread = 13

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-14 ]
Arch = x86

Core = 63

Thread = 14

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-15 ]
Arch = x86

Core = 63

Thread = 15

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Module CacheL1-I-63 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-63

LowModules = CacheL2

[ Module CacheL1-D-63 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-63

LowModules = CacheL2

[ Module CacheL2-63 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-63

[ Network NetworkL2L1-63 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Network NetworkMainL3 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Network NetworkL3L2 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

