
RTOSDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003df0  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20070000  00083df0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000a1e8  20070438  00084228  00010438  2**2
                  ALLOC
  3 .stack        00002000  2007a620  0008e410  00010438  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010461  2**0
                  CONTENTS, READONLY
  6 .debug_info   00009acc  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001c8f  00000000  00000000  00019f88  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000048dc  00000000  00000000  0001bc17  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000cc8  00000000  00000000  000204f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b88  00000000  00000000  000211bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00017ce6  00000000  00000000  00021d43  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ddc6  00000000  00000000  00039a29  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00066001  00000000  00000000  000477ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000029d0  00000000  00000000  000ad7f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007c620 	.word	0x2007c620
   80004:	00080ef9 	.word	0x00080ef9
   80008:	00080ef1 	.word	0x00080ef1
   8000c:	00080ef1 	.word	0x00080ef1
   80010:	00080ef1 	.word	0x00080ef1
   80014:	00080ef1 	.word	0x00080ef1
   80018:	00080ef1 	.word	0x00080ef1
	...
   8002c:	000813a1 	.word	0x000813a1
   80030:	00080ef1 	.word	0x00080ef1
   80034:	00000000 	.word	0x00000000
   80038:	00081565 	.word	0x00081565
   8003c:	000815a9 	.word	0x000815a9
   80040:	00080ef1 	.word	0x00080ef1
   80044:	00080ef1 	.word	0x00080ef1
   80048:	00080ef1 	.word	0x00080ef1
   8004c:	00080ef1 	.word	0x00080ef1
   80050:	000837fd 	.word	0x000837fd
   80054:	00080ef1 	.word	0x00080ef1
   80058:	00080ef1 	.word	0x00080ef1
   8005c:	00080ef1 	.word	0x00080ef1
   80060:	00080ef1 	.word	0x00080ef1
   80064:	00080ef1 	.word	0x00080ef1
   80068:	00000000 	.word	0x00000000
   8006c:	00080ad5 	.word	0x00080ad5
   80070:	00080aed 	.word	0x00080aed
   80074:	00080b05 	.word	0x00080b05
   80078:	00080b1d 	.word	0x00080b1d
	...
   80084:	0008398d 	.word	0x0008398d
   80088:	00080ef1 	.word	0x00080ef1
   8008c:	00080ef1 	.word	0x00080ef1
   80090:	00080ef1 	.word	0x00080ef1
   80094:	00080ef1 	.word	0x00080ef1
   80098:	00080ef1 	.word	0x00080ef1
   8009c:	00080ef1 	.word	0x00080ef1
   800a0:	00080ef1 	.word	0x00080ef1
   800a4:	00000000 	.word	0x00000000
   800a8:	00080ef1 	.word	0x00080ef1
   800ac:	00080ef1 	.word	0x00080ef1
   800b0:	00080ef1 	.word	0x00080ef1
   800b4:	00080ef1 	.word	0x00080ef1
   800b8:	00080ef1 	.word	0x00080ef1
   800bc:	00080ef1 	.word	0x00080ef1
   800c0:	00080ef1 	.word	0x00080ef1
   800c4:	00080ef1 	.word	0x00080ef1
   800c8:	00080ef1 	.word	0x00080ef1
   800cc:	00080ef1 	.word	0x00080ef1
   800d0:	00080ef1 	.word	0x00080ef1
   800d4:	00080ef1 	.word	0x00080ef1
   800d8:	00080ef1 	.word	0x00080ef1
   800dc:	00080ef1 	.word	0x00080ef1
   800e0:	00080ef1 	.word	0x00080ef1
   800e4:	00080ef1 	.word	0x00080ef1
   800e8:	00080ef1 	.word	0x00080ef1
   800ec:	00080ef1 	.word	0x00080ef1
   800f0:	00080ef1 	.word	0x00080ef1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070438 	.word	0x20070438
   80110:	00000000 	.word	0x00000000
   80114:	00083df0 	.word	0x00083df0

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00083df0 	.word	0x00083df0
   8013c:	2007043c 	.word	0x2007043c
   80140:	00083df0 	.word	0x00083df0
   80144:	00000000 	.word	0x00000000

00080148 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ			BOARD_FREQ_MAINCK_XTAL			//!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ		BOARD_FREQ_MAINCK_BYPASS		//!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   80148:	b580      	push	{r7, lr}
   8014a:	b082      	sub	sp, #8
   8014c:	af00      	add	r7, sp, #0
   8014e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80150:	687b      	ldr	r3, [r7, #4]
   80152:	2b07      	cmp	r3, #7
   80154:	d82e      	bhi.n	801b4 <osc_enable+0x6c>
   80156:	a201      	add	r2, pc, #4	; (adr r2, 8015c <osc_enable+0x14>)
   80158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8015c:	000801b5 	.word	0x000801b5
   80160:	0008017d 	.word	0x0008017d
   80164:	00080185 	.word	0x00080185
   80168:	0008018d 	.word	0x0008018d
   8016c:	00080195 	.word	0x00080195
   80170:	0008019d 	.word	0x0008019d
   80174:	000801a5 	.word	0x000801a5
   80178:	000801ad 	.word	0x000801ad
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   8017c:	2000      	movs	r0, #0
   8017e:	4b0f      	ldr	r3, [pc, #60]	; (801bc <osc_enable+0x74>)
   80180:	4798      	blx	r3
		break;
   80182:	e017      	b.n	801b4 <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80184:	2001      	movs	r0, #1
   80186:	4b0d      	ldr	r3, [pc, #52]	; (801bc <osc_enable+0x74>)
   80188:	4798      	blx	r3
		break;
   8018a:	e013      	b.n	801b4 <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   8018c:	2000      	movs	r0, #0
   8018e:	4b0c      	ldr	r3, [pc, #48]	; (801c0 <osc_enable+0x78>)
   80190:	4798      	blx	r3
		break;
   80192:	e00f      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80194:	2010      	movs	r0, #16
   80196:	4b0a      	ldr	r3, [pc, #40]	; (801c0 <osc_enable+0x78>)
   80198:	4798      	blx	r3
		break;
   8019a:	e00b      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   8019c:	2020      	movs	r0, #32
   8019e:	4b08      	ldr	r3, [pc, #32]	; (801c0 <osc_enable+0x78>)
   801a0:	4798      	blx	r3
		break;
   801a2:	e007      	b.n	801b4 <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL);
   801a4:	2000      	movs	r0, #0
   801a6:	4b07      	ldr	r3, [pc, #28]	; (801c4 <osc_enable+0x7c>)
   801a8:	4798      	blx	r3
		break;
   801aa:	e003      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS);
   801ac:	2001      	movs	r0, #1
   801ae:	4b05      	ldr	r3, [pc, #20]	; (801c4 <osc_enable+0x7c>)
   801b0:	4798      	blx	r3
		break;
   801b2:	bf00      	nop
	}
}
   801b4:	3708      	adds	r7, #8
   801b6:	46bd      	mov	sp, r7
   801b8:	bd80      	pop	{r7, pc}
   801ba:	bf00      	nop
   801bc:	00080bb9 	.word	0x00080bb9
   801c0:	00080c29 	.word	0x00080c29
   801c4:	00080cc9 	.word	0x00080cc9

000801c8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   801c8:	b580      	push	{r7, lr}
   801ca:	b082      	sub	sp, #8
   801cc:	af00      	add	r7, sp, #0
   801ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   801d0:	687b      	ldr	r3, [r7, #4]
   801d2:	2b07      	cmp	r3, #7
   801d4:	d826      	bhi.n	80224 <osc_is_ready+0x5c>
   801d6:	a201      	add	r2, pc, #4	; (adr r2, 801dc <osc_is_ready+0x14>)
   801d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   801dc:	000801fd 	.word	0x000801fd
   801e0:	00080201 	.word	0x00080201
   801e4:	00080201 	.word	0x00080201
   801e8:	00080213 	.word	0x00080213
   801ec:	00080213 	.word	0x00080213
   801f0:	00080213 	.word	0x00080213
   801f4:	00080213 	.word	0x00080213
   801f8:	00080213 	.word	0x00080213
	case OSC_SLCK_32K_RC:
		return 1;
   801fc:	2301      	movs	r3, #1
   801fe:	e012      	b.n	80226 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   80200:	4b0b      	ldr	r3, [pc, #44]	; (80230 <osc_is_ready+0x68>)
   80202:	4798      	blx	r3
   80204:	4603      	mov	r3, r0
   80206:	2b00      	cmp	r3, #0
   80208:	bf0c      	ite	eq
   8020a:	2300      	moveq	r3, #0
   8020c:	2301      	movne	r3, #1
   8020e:	b2db      	uxtb	r3, r3
   80210:	e009      	b.n	80226 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80212:	4b08      	ldr	r3, [pc, #32]	; (80234 <osc_is_ready+0x6c>)
   80214:	4798      	blx	r3
   80216:	4603      	mov	r3, r0
   80218:	2b00      	cmp	r3, #0
   8021a:	bf0c      	ite	eq
   8021c:	2300      	moveq	r3, #0
   8021e:	2301      	movne	r3, #1
   80220:	b2db      	uxtb	r3, r3
   80222:	e000      	b.n	80226 <osc_is_ready+0x5e>
	}

	return 0;
   80224:	2300      	movs	r3, #0
}
   80226:	4618      	mov	r0, r3
   80228:	3708      	adds	r7, #8
   8022a:	46bd      	mov	sp, r7
   8022c:	bd80      	pop	{r7, pc}
   8022e:	bf00      	nop
   80230:	00080bf5 	.word	0x00080bf5
   80234:	00080d35 	.word	0x00080d35

00080238 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80238:	b480      	push	{r7}
   8023a:	b083      	sub	sp, #12
   8023c:	af00      	add	r7, sp, #0
   8023e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80240:	687b      	ldr	r3, [r7, #4]
   80242:	2b07      	cmp	r3, #7
   80244:	d825      	bhi.n	80292 <osc_get_rate+0x5a>
   80246:	a201      	add	r2, pc, #4	; (adr r2, 8024c <osc_get_rate+0x14>)
   80248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8024c:	0008026d 	.word	0x0008026d
   80250:	00080273 	.word	0x00080273
   80254:	00080279 	.word	0x00080279
   80258:	0008027f 	.word	0x0008027f
   8025c:	00080283 	.word	0x00080283
   80260:	00080287 	.word	0x00080287
   80264:	0008028b 	.word	0x0008028b
   80268:	0008028f 	.word	0x0008028f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   8026c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80270:	e010      	b.n	80294 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80276:	e00d      	b.n	80294 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80278:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8027c:	e00a      	b.n	80294 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   8027e:	4b08      	ldr	r3, [pc, #32]	; (802a0 <osc_get_rate+0x68>)
   80280:	e008      	b.n	80294 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80282:	4b08      	ldr	r3, [pc, #32]	; (802a4 <osc_get_rate+0x6c>)
   80284:	e006      	b.n	80294 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   80286:	4b08      	ldr	r3, [pc, #32]	; (802a8 <osc_get_rate+0x70>)
   80288:	e004      	b.n	80294 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   8028a:	4b07      	ldr	r3, [pc, #28]	; (802a8 <osc_get_rate+0x70>)
   8028c:	e002      	b.n	80294 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   8028e:	4b06      	ldr	r3, [pc, #24]	; (802a8 <osc_get_rate+0x70>)
   80290:	e000      	b.n	80294 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   80292:	2300      	movs	r3, #0
}
   80294:	4618      	mov	r0, r3
   80296:	370c      	adds	r7, #12
   80298:	46bd      	mov	sp, r7
   8029a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8029e:	4770      	bx	lr
   802a0:	003d0900 	.word	0x003d0900
   802a4:	007a1200 	.word	0x007a1200
   802a8:	00b71b00 	.word	0x00b71b00

000802ac <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   802ac:	b580      	push	{r7, lr}
   802ae:	b082      	sub	sp, #8
   802b0:	af00      	add	r7, sp, #0
   802b2:	4603      	mov	r3, r0
   802b4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   802b6:	bf00      	nop
   802b8:	79fb      	ldrb	r3, [r7, #7]
   802ba:	4618      	mov	r0, r3
   802bc:	4b05      	ldr	r3, [pc, #20]	; (802d4 <osc_wait_ready+0x28>)
   802be:	4798      	blx	r3
   802c0:	4603      	mov	r3, r0
   802c2:	f083 0301 	eor.w	r3, r3, #1
   802c6:	b2db      	uxtb	r3, r3
   802c8:	2b00      	cmp	r3, #0
   802ca:	d1f5      	bne.n	802b8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   802cc:	3708      	adds	r7, #8
   802ce:	46bd      	mov	sp, r7
   802d0:	bd80      	pop	{r7, pc}
   802d2:	bf00      	nop
   802d4:	000801c9 	.word	0x000801c9

000802d8 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   802d8:	b580      	push	{r7, lr}
   802da:	b086      	sub	sp, #24
   802dc:	af00      	add	r7, sp, #0
   802de:	60f8      	str	r0, [r7, #12]
   802e0:	607a      	str	r2, [r7, #4]
   802e2:	603b      	str	r3, [r7, #0]
   802e4:	460b      	mov	r3, r1
   802e6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   802e8:	687b      	ldr	r3, [r7, #4]
   802ea:	2b00      	cmp	r3, #0
   802ec:	d107      	bne.n	802fe <pll_config_init+0x26>
   802ee:	683b      	ldr	r3, [r7, #0]
   802f0:	2b00      	cmp	r3, #0
   802f2:	d104      	bne.n	802fe <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   802f4:	68fb      	ldr	r3, [r7, #12]
   802f6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   802fa:	601a      	str	r2, [r3, #0]
   802fc:	e019      	b.n	80332 <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   802fe:	7afb      	ldrb	r3, [r7, #11]
   80300:	4618      	mov	r0, r3
   80302:	4b0d      	ldr	r3, [pc, #52]	; (80338 <pll_config_init+0x60>)
   80304:	4798      	blx	r3
   80306:	4602      	mov	r2, r0
   80308:	687b      	ldr	r3, [r7, #4]
   8030a:	fbb2 f3f3 	udiv	r3, r2, r3
   8030e:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
		
		vco_hz *= ul_mul;
   80310:	697b      	ldr	r3, [r7, #20]
   80312:	683a      	ldr	r2, [r7, #0]
   80314:	fb02 f303 	mul.w	r3, r2, r3
   80318:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
	
		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   8031a:	683b      	ldr	r3, [r7, #0]
   8031c:	3b01      	subs	r3, #1
   8031e:	041a      	lsls	r2, r3, #16
   80320:	4b06      	ldr	r3, [pc, #24]	; (8033c <pll_config_init+0x64>)
   80322:	4013      	ands	r3, r2
   80324:	687a      	ldr	r2, [r7, #4]
   80326:	b2d2      	uxtb	r2, r2
   80328:	4313      	orrs	r3, r2
   8032a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   8032e:	68fb      	ldr	r3, [r7, #12]
   80330:	601a      	str	r2, [r3, #0]
	}
}
   80332:	3718      	adds	r7, #24
   80334:	46bd      	mov	sp, r7
   80336:	bd80      	pop	{r7, pc}
   80338:	00080239 	.word	0x00080239
   8033c:	07ff0000 	.word	0x07ff0000

00080340 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   80340:	b580      	push	{r7, lr}
   80342:	b082      	sub	sp, #8
   80344:	af00      	add	r7, sp, #0
   80346:	6078      	str	r0, [r7, #4]
   80348:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID) {
   8034a:	683b      	ldr	r3, [r7, #0]
   8034c:	2b00      	cmp	r3, #0
   8034e:	d108      	bne.n	80362 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   80350:	4b08      	ldr	r3, [pc, #32]	; (80374 <pll_enable+0x34>)
   80352:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80354:	4b08      	ldr	r3, [pc, #32]	; (80378 <pll_enable+0x38>)
   80356:	687a      	ldr	r2, [r7, #4]
   80358:	6812      	ldr	r2, [r2, #0]
   8035a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8035e:	629a      	str	r2, [r3, #40]	; 0x28
   80360:	e005      	b.n	8036e <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   80362:	4b05      	ldr	r3, [pc, #20]	; (80378 <pll_enable+0x38>)
   80364:	687a      	ldr	r2, [r7, #4]
   80366:	6812      	ldr	r2, [r2, #0]
   80368:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   8036c:	61da      	str	r2, [r3, #28]
	}
}
   8036e:	3708      	adds	r7, #8
   80370:	46bd      	mov	sp, r7
   80372:	bd80      	pop	{r7, pc}
   80374:	00080d51 	.word	0x00080d51
   80378:	400e0600 	.word	0x400e0600

0008037c <pll_is_locked>:
	else
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   8037c:	b580      	push	{r7, lr}
   8037e:	b082      	sub	sp, #8
   80380:	af00      	add	r7, sp, #0
   80382:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID)
   80384:	687b      	ldr	r3, [r7, #4]
   80386:	2b00      	cmp	r3, #0
   80388:	d103      	bne.n	80392 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   8038a:	4b05      	ldr	r3, [pc, #20]	; (803a0 <pll_is_locked+0x24>)
   8038c:	4798      	blx	r3
   8038e:	4603      	mov	r3, r0
   80390:	e002      	b.n	80398 <pll_is_locked+0x1c>
	else
		return pmc_is_locked_upll();
   80392:	4b04      	ldr	r3, [pc, #16]	; (803a4 <pll_is_locked+0x28>)
   80394:	4798      	blx	r3
   80396:	4603      	mov	r3, r0
}
   80398:	4618      	mov	r0, r3
   8039a:	3708      	adds	r7, #8
   8039c:	46bd      	mov	sp, r7
   8039e:	bd80      	pop	{r7, pc}
   803a0:	00080d69 	.word	0x00080d69
   803a4:	00080d85 	.word	0x00080d85

000803a8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   803a8:	b580      	push	{r7, lr}
   803aa:	b082      	sub	sp, #8
   803ac:	af00      	add	r7, sp, #0
   803ae:	4603      	mov	r3, r0
   803b0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   803b2:	79fb      	ldrb	r3, [r7, #7]
   803b4:	3b03      	subs	r3, #3
   803b6:	2b04      	cmp	r3, #4
   803b8:	d808      	bhi.n	803cc <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   803ba:	79fb      	ldrb	r3, [r7, #7]
   803bc:	4618      	mov	r0, r3
   803be:	4b05      	ldr	r3, [pc, #20]	; (803d4 <pll_enable_source+0x2c>)
   803c0:	4798      	blx	r3
		osc_wait_ready(e_src);
   803c2:	79fb      	ldrb	r3, [r7, #7]
   803c4:	4618      	mov	r0, r3
   803c6:	4b04      	ldr	r3, [pc, #16]	; (803d8 <pll_enable_source+0x30>)
   803c8:	4798      	blx	r3
		break;
   803ca:	e000      	b.n	803ce <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   803cc:	bf00      	nop
	}
}
   803ce:	3708      	adds	r7, #8
   803d0:	46bd      	mov	sp, r7
   803d2:	bd80      	pop	{r7, pc}
   803d4:	00080149 	.word	0x00080149
   803d8:	000802ad 	.word	0x000802ad

000803dc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   803dc:	b580      	push	{r7, lr}
   803de:	b082      	sub	sp, #8
   803e0:	af00      	add	r7, sp, #0
   803e2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   803e4:	bf00      	nop
   803e6:	6878      	ldr	r0, [r7, #4]
   803e8:	4b04      	ldr	r3, [pc, #16]	; (803fc <pll_wait_for_lock+0x20>)
   803ea:	4798      	blx	r3
   803ec:	4603      	mov	r3, r0
   803ee:	2b00      	cmp	r3, #0
   803f0:	d0f9      	beq.n	803e6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   803f2:	2300      	movs	r3, #0
}
   803f4:	4618      	mov	r0, r3
   803f6:	3708      	adds	r7, #8
   803f8:	46bd      	mov	sp, r7
   803fa:	bd80      	pop	{r7, pc}
   803fc:	0008037d 	.word	0x0008037d

00080400 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80400:	b580      	push	{r7, lr}
   80402:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   80404:	2006      	movs	r0, #6
   80406:	4b04      	ldr	r3, [pc, #16]	; (80418 <sysclk_get_main_hz+0x18>)
   80408:	4798      	blx	r3
   8040a:	4602      	mov	r2, r0
   8040c:	4613      	mov	r3, r2
   8040e:	00db      	lsls	r3, r3, #3
   80410:	1a9b      	subs	r3, r3, r2
   80412:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80414:	4618      	mov	r0, r3
   80416:	bd80      	pop	{r7, pc}
   80418:	00080239 	.word	0x00080239

0008041c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   8041c:	b580      	push	{r7, lr}
   8041e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   80420:	4b02      	ldr	r3, [pc, #8]	; (8042c <sysclk_get_cpu_hz+0x10>)
   80422:	4798      	blx	r3
   80424:	4603      	mov	r3, r0
   80426:	085b      	lsrs	r3, r3, #1
}
   80428:	4618      	mov	r0, r3
   8042a:	bd80      	pop	{r7, pc}
   8042c:	00080401 	.word	0x00080401

00080430 <sysclk_init>:
	pll_disable(1);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80430:	b590      	push	{r4, r7, lr}
   80432:	b083      	sub	sp, #12
   80434:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80436:	4b10      	ldr	r3, [pc, #64]	; (80478 <sysclk_init+0x48>)
   80438:	4798      	blx	r3
   8043a:	4603      	mov	r3, r0
   8043c:	4618      	mov	r0, r3
   8043e:	4b0f      	ldr	r3, [pc, #60]	; (8047c <sysclk_init+0x4c>)
   80440:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
		break;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   80442:	2006      	movs	r0, #6
   80444:	4b0e      	ldr	r3, [pc, #56]	; (80480 <sysclk_init+0x50>)
   80446:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   80448:	1d3b      	adds	r3, r7, #4
   8044a:	4618      	mov	r0, r3
   8044c:	2106      	movs	r1, #6
   8044e:	2201      	movs	r2, #1
   80450:	230e      	movs	r3, #14
   80452:	4c0c      	ldr	r4, [pc, #48]	; (80484 <sysclk_init+0x54>)
   80454:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   80456:	1d3b      	adds	r3, r7, #4
   80458:	4618      	mov	r0, r3
   8045a:	2100      	movs	r1, #0
   8045c:	4b0a      	ldr	r3, [pc, #40]	; (80488 <sysclk_init+0x58>)
   8045e:	4798      	blx	r3
		pll_wait_for_lock(0);
   80460:	2000      	movs	r0, #0
   80462:	4b0a      	ldr	r3, [pc, #40]	; (8048c <sysclk_init+0x5c>)
   80464:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80466:	2010      	movs	r0, #16
   80468:	4b09      	ldr	r3, [pc, #36]	; (80490 <sysclk_init+0x60>)
   8046a:	4798      	blx	r3
		break;
   8046c:	bf00      	nop
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
		break;
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8046e:	4b09      	ldr	r3, [pc, #36]	; (80494 <sysclk_init+0x64>)
   80470:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   80472:	370c      	adds	r7, #12
   80474:	46bd      	mov	sp, r7
   80476:	bd90      	pop	{r4, r7, pc}
   80478:	0008041d 	.word	0x0008041d
   8047c:	00081121 	.word	0x00081121
   80480:	000803a9 	.word	0x000803a9
   80484:	000802d9 	.word	0x000802d9
   80488:	00080341 	.word	0x00080341
   8048c:	000803dd 	.word	0x000803dd
   80490:	00080b35 	.word	0x00080b35
   80494:	00080fa1 	.word	0x00080fa1

00080498 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80498:	b480      	push	{r7}
   8049a:	b083      	sub	sp, #12
   8049c:	af00      	add	r7, sp, #0
   8049e:	4603      	mov	r3, r0
   804a0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   804a2:	4b08      	ldr	r3, [pc, #32]	; (804c4 <NVIC_EnableIRQ+0x2c>)
   804a4:	f997 2007 	ldrsb.w	r2, [r7, #7]
   804a8:	0952      	lsrs	r2, r2, #5
   804aa:	79f9      	ldrb	r1, [r7, #7]
   804ac:	f001 011f 	and.w	r1, r1, #31
   804b0:	2001      	movs	r0, #1
   804b2:	fa00 f101 	lsl.w	r1, r0, r1
   804b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   804ba:	370c      	adds	r7, #12
   804bc:	46bd      	mov	sp, r7
   804be:	f85d 7b04 	ldr.w	r7, [sp], #4
   804c2:	4770      	bx	lr
   804c4:	e000e100 	.word	0xe000e100

000804c8 <NVIC_DisableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
   804c8:	b480      	push	{r7}
   804ca:	b083      	sub	sp, #12
   804cc:	af00      	add	r7, sp, #0
   804ce:	4603      	mov	r3, r0
   804d0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   804d2:	4b09      	ldr	r3, [pc, #36]	; (804f8 <NVIC_DisableIRQ+0x30>)
   804d4:	f997 2007 	ldrsb.w	r2, [r7, #7]
   804d8:	0952      	lsrs	r2, r2, #5
   804da:	79f9      	ldrb	r1, [r7, #7]
   804dc:	f001 011f 	and.w	r1, r1, #31
   804e0:	2001      	movs	r0, #1
   804e2:	fa00 f101 	lsl.w	r1, r0, r1
   804e6:	3220      	adds	r2, #32
   804e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   804ec:	370c      	adds	r7, #12
   804ee:	46bd      	mov	sp, r7
   804f0:	f85d 7b04 	ldr.w	r7, [sp], #4
   804f4:	4770      	bx	lr
   804f6:	bf00      	nop
   804f8:	e000e100 	.word	0xe000e100

000804fc <NVIC_ClearPendingIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the interrupt for clear pending
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
   804fc:	b480      	push	{r7}
   804fe:	b083      	sub	sp, #12
   80500:	af00      	add	r7, sp, #0
   80502:	4603      	mov	r3, r0
   80504:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   80506:	4b09      	ldr	r3, [pc, #36]	; (8052c <NVIC_ClearPendingIRQ+0x30>)
   80508:	f997 2007 	ldrsb.w	r2, [r7, #7]
   8050c:	0952      	lsrs	r2, r2, #5
   8050e:	79f9      	ldrb	r1, [r7, #7]
   80510:	f001 011f 	and.w	r1, r1, #31
   80514:	2001      	movs	r0, #1
   80516:	fa00 f101 	lsl.w	r1, r0, r1
   8051a:	3260      	adds	r2, #96	; 0x60
   8051c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80520:	370c      	adds	r7, #12
   80522:	46bd      	mov	sp, r7
   80524:	f85d 7b04 	ldr.w	r7, [sp], #4
   80528:	4770      	bx	lr
   8052a:	bf00      	nop
   8052c:	e000e100 	.word	0xe000e100

00080530 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   80530:	b480      	push	{r7}
   80532:	b083      	sub	sp, #12
   80534:	af00      	add	r7, sp, #0
   80536:	4603      	mov	r3, r0
   80538:	6039      	str	r1, [r7, #0]
   8053a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   8053c:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80540:	2b00      	cmp	r3, #0
   80542:	da0b      	bge.n	8055c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   80544:	490d      	ldr	r1, [pc, #52]	; (8057c <NVIC_SetPriority+0x4c>)
   80546:	79fb      	ldrb	r3, [r7, #7]
   80548:	f003 030f 	and.w	r3, r3, #15
   8054c:	3b04      	subs	r3, #4
   8054e:	683a      	ldr	r2, [r7, #0]
   80550:	b2d2      	uxtb	r2, r2
   80552:	0112      	lsls	r2, r2, #4
   80554:	b2d2      	uxtb	r2, r2
   80556:	440b      	add	r3, r1
   80558:	761a      	strb	r2, [r3, #24]
   8055a:	e009      	b.n	80570 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   8055c:	4908      	ldr	r1, [pc, #32]	; (80580 <NVIC_SetPriority+0x50>)
   8055e:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80562:	683a      	ldr	r2, [r7, #0]
   80564:	b2d2      	uxtb	r2, r2
   80566:	0112      	lsls	r2, r2, #4
   80568:	b2d2      	uxtb	r2, r2
   8056a:	440b      	add	r3, r1
   8056c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   80570:	370c      	adds	r7, #12
   80572:	46bd      	mov	sp, r7
   80574:	f85d 7b04 	ldr.w	r7, [sp], #4
   80578:	4770      	bx	lr
   8057a:	bf00      	nop
   8057c:	e000ed00 	.word	0xe000ed00
   80580:	e000e100 	.word	0xe000e100

00080584 <board_init>:
#include "gpio.h"
#include "asf.h"


void board_init(void)
{
   80584:	b590      	push	{r4, r7, lr}
   80586:	b083      	sub	sp, #12
   80588:	af00      	add	r7, sp, #0

#endif

#ifdef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Configure WDT to trigger an interrupt (or reset). */
	wdt_mode = WDT_MR_WDFIEN |  /* Enable WDT fault interrupt. */
   8058a:	4b26      	ldr	r3, [pc, #152]	; (80624 <board_init+0xa0>)
   8058c:	607b      	str	r3, [r7, #4]
		WDT_MR_WDRPROC |  /* WDT fault resets processor only. */
		WDT_MR_WDIDLEHLT |
		WDT_MR_WDRSTEN;   /* WDT stops in idle state. */

	wdt_timer = 125;
   8058e:	237d      	movs	r3, #125	; 0x7d
   80590:	603b      	str	r3, [r7, #0]

	/* Initialize WDT with the given parameters. */
	wdt_init(WDT, wdt_mode, wdt_timer, wdt_timer);
   80592:	683b      	ldr	r3, [r7, #0]
   80594:	b29a      	uxth	r2, r3
   80596:	683b      	ldr	r3, [r7, #0]
   80598:	b29b      	uxth	r3, r3
   8059a:	4823      	ldr	r0, [pc, #140]	; (80628 <board_init+0xa4>)
   8059c:	6879      	ldr	r1, [r7, #4]
   8059e:	4c23      	ldr	r4, [pc, #140]	; (8062c <board_init+0xa8>)
   805a0:	47a0      	blx	r4

	/* Configure and enable WDT interrupt. */
	NVIC_DisableIRQ(WDT_IRQn);
   805a2:	2004      	movs	r0, #4
   805a4:	4b22      	ldr	r3, [pc, #136]	; (80630 <board_init+0xac>)
   805a6:	4798      	blx	r3
	NVIC_ClearPendingIRQ(WDT_IRQn);
   805a8:	2004      	movs	r0, #4
   805aa:	4b22      	ldr	r3, [pc, #136]	; (80634 <board_init+0xb0>)
   805ac:	4798      	blx	r3
	NVIC_SetPriority(WDT_IRQn, 0);
   805ae:	2004      	movs	r0, #4
   805b0:	2100      	movs	r1, #0
   805b2:	4b21      	ldr	r3, [pc, #132]	; (80638 <board_init+0xb4>)
   805b4:	4798      	blx	r3
	NVIC_EnableIRQ(WDT_IRQn);
   805b6:	2004      	movs	r0, #4
   805b8:	4b20      	ldr	r3, [pc, #128]	; (8063c <board_init+0xb8>)
   805ba:	4798      	blx	r3
	// Use 	wdt_restart(WDT) to reset the watchdog timer.
#endif


	/* Configure Power LED */
	gpio_configure_pin(LED3_GPIO, LED3_FLAGS);
   805bc:	2057      	movs	r0, #87	; 0x57
   805be:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   805c2:	4b1f      	ldr	r3, [pc, #124]	; (80640 <board_init+0xbc>)
   805c4:	4798      	blx	r3
	gpio_set_pin_high(LED3_GPIO); /* Turned on by default */
   805c6:	2057      	movs	r0, #87	; 0x57
   805c8:	4b1e      	ldr	r3, [pc, #120]	; (80644 <board_init+0xc0>)
   805ca:	4798      	blx	r3

	/* Configure User LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   805cc:	203b      	movs	r0, #59	; 0x3b
   805ce:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805d2:	4b1b      	ldr	r3, [pc, #108]	; (80640 <board_init+0xbc>)
   805d4:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   805d6:	2055      	movs	r0, #85	; 0x55
   805d8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805dc:	4b18      	ldr	r3, [pc, #96]	; (80640 <board_init+0xbc>)
   805de:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   805e0:	2056      	movs	r0, #86	; 0x56
   805e2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805e6:	4b16      	ldr	r3, [pc, #88]	; (80640 <board_init+0xbc>)
   805e8:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   805ea:	2087      	movs	r0, #135	; 0x87
   805ec:	4916      	ldr	r1, [pc, #88]	; (80648 <board_init+0xc4>)
   805ee:	4b14      	ldr	r3, [pc, #80]	; (80640 <board_init+0xbc>)
   805f0:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   805f2:	2037      	movs	r0, #55	; 0x37
   805f4:	4915      	ldr	r1, [pc, #84]	; (8064c <board_init+0xc8>)
   805f6:	4b12      	ldr	r3, [pc, #72]	; (80640 <board_init+0xbc>)
   805f8:	4798      	blx	r3
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
   805fa:	200a      	movs	r0, #10
   805fc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80600:	4b0f      	ldr	r3, [pc, #60]	; (80640 <board_init+0xbc>)
   80602:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
   80604:	200b      	movs	r0, #11
   80606:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8060a:	4b0d      	ldr	r3, [pc, #52]	; (80640 <board_init+0xbc>)
   8060c:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM3312 enable pin */
	gpio_configure_pin(PIN_USART0_EN_IDX, PIN_USART0_EN_FLAGS);
   8060e:	208e      	movs	r0, #142	; 0x8e
   80610:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80614:	4b0a      	ldr	r3, [pc, #40]	; (80640 <board_init+0xbc>)
   80616:	4798      	blx	r3
	gpio_set_pin_low(PIN_USART0_EN_IDX);
   80618:	208e      	movs	r0, #142	; 0x8e
   8061a:	4b0d      	ldr	r3, [pc, #52]	; (80650 <board_init+0xcc>)
   8061c:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NANDIO_6, PIN_EBI_NANDIO_6_FLAGS);
	gpio_configure_pin(PIN_EBI_NANDIO_7, PIN_EBI_NANDIO_7_FLAGS);
	gpio_configure_pin(PIN_NF_CE_IDX, PIN_NF_CE_FLAGS);
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
#endif
}
   8061e:	370c      	adds	r7, #12
   80620:	46bd      	mov	sp, r7
   80622:	bd90      	pop	{r4, r7, pc}
   80624:	20007000 	.word	0x20007000
   80628:	400e1a50 	.word	0x400e1a50
   8062c:	00080e79 	.word	0x00080e79
   80630:	000804c9 	.word	0x000804c9
   80634:	000804fd 	.word	0x000804fd
   80638:	00080531 	.word	0x00080531
   8063c:	00080499 	.word	0x00080499
   80640:	000808f5 	.word	0x000808f5
   80644:	0008082d 	.word	0x0008082d
   80648:	28000079 	.word	0x28000079
   8064c:	28000059 	.word	0x28000059
   80650:	00080861 	.word	0x00080861

00080654 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   80654:	b480      	push	{r7}
   80656:	b085      	sub	sp, #20
   80658:	af00      	add	r7, sp, #0
   8065a:	60f8      	str	r0, [r7, #12]
   8065c:	60b9      	str	r1, [r7, #8]
   8065e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80660:	687b      	ldr	r3, [r7, #4]
   80662:	2b00      	cmp	r3, #0
   80664:	d003      	beq.n	8066e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   80666:	68fb      	ldr	r3, [r7, #12]
   80668:	68ba      	ldr	r2, [r7, #8]
   8066a:	665a      	str	r2, [r3, #100]	; 0x64
   8066c:	e002      	b.n	80674 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8066e:	68fb      	ldr	r3, [r7, #12]
   80670:	68ba      	ldr	r2, [r7, #8]
   80672:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
   80674:	3714      	adds	r7, #20
   80676:	46bd      	mov	sp, r7
   80678:	f85d 7b04 	ldr.w	r7, [sp], #4
   8067c:	4770      	bx	lr
   8067e:	bf00      	nop

00080680 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   80680:	b480      	push	{r7}
   80682:	b087      	sub	sp, #28
   80684:	af00      	add	r7, sp, #0
   80686:	60f8      	str	r0, [r7, #12]
   80688:	60b9      	str	r1, [r7, #8]
   8068a:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8068c:	68fb      	ldr	r3, [r7, #12]
   8068e:	687a      	ldr	r2, [r7, #4]
   80690:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80692:	68bb      	ldr	r3, [r7, #8]
   80694:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80698:	d01f      	beq.n	806da <pio_set_peripheral+0x5a>
   8069a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8069e:	d805      	bhi.n	806ac <pio_set_peripheral+0x2c>
   806a0:	2b00      	cmp	r3, #0
   806a2:	d027      	beq.n	806f4 <pio_set_peripheral+0x74>
   806a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   806a8:	d00a      	beq.n	806c0 <pio_set_peripheral+0x40>
   806aa:	e01f      	b.n	806ec <pio_set_peripheral+0x6c>
   806ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   806b0:	d020      	beq.n	806f4 <pio_set_peripheral+0x74>
   806b2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   806b6:	d01d      	beq.n	806f4 <pio_set_peripheral+0x74>
   806b8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   806bc:	d01a      	beq.n	806f4 <pio_set_peripheral+0x74>
   806be:	e015      	b.n	806ec <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   806c0:	68fb      	ldr	r3, [r7, #12]
   806c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   806c4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   806c6:	68fb      	ldr	r3, [r7, #12]
   806c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   806ca:	687b      	ldr	r3, [r7, #4]
   806cc:	43d9      	mvns	r1, r3
   806ce:	697b      	ldr	r3, [r7, #20]
   806d0:	400b      	ands	r3, r1
   806d2:	401a      	ands	r2, r3
   806d4:	68fb      	ldr	r3, [r7, #12]
   806d6:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   806d8:	e008      	b.n	806ec <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   806da:	68fb      	ldr	r3, [r7, #12]
   806dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   806de:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   806e0:	687a      	ldr	r2, [r7, #4]
   806e2:	697b      	ldr	r3, [r7, #20]
   806e4:	431a      	orrs	r2, r3
   806e6:	68fb      	ldr	r3, [r7, #12]
   806e8:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   806ea:	bf00      	nop
#else
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
   806ec:	68fb      	ldr	r3, [r7, #12]
   806ee:	687a      	ldr	r2, [r7, #4]
   806f0:	605a      	str	r2, [r3, #4]
   806f2:	e000      	b.n	806f6 <pio_set_peripheral+0x76>
		// other types are invalid in this function
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
   806f4:	bf00      	nop
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
}
   806f6:	371c      	adds	r7, #28
   806f8:	46bd      	mov	sp, r7
   806fa:	f85d 7b04 	ldr.w	r7, [sp], #4
   806fe:	4770      	bx	lr

00080700 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   80700:	b580      	push	{r7, lr}
   80702:	b084      	sub	sp, #16
   80704:	af00      	add	r7, sp, #0
   80706:	60f8      	str	r0, [r7, #12]
   80708:	60b9      	str	r1, [r7, #8]
   8070a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   8070c:	68f8      	ldr	r0, [r7, #12]
   8070e:	68b9      	ldr	r1, [r7, #8]
   80710:	4b18      	ldr	r3, [pc, #96]	; (80774 <pio_set_input+0x74>)
   80712:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   80714:	687b      	ldr	r3, [r7, #4]
   80716:	f003 0301 	and.w	r3, r3, #1
   8071a:	68f8      	ldr	r0, [r7, #12]
   8071c:	68b9      	ldr	r1, [r7, #8]
   8071e:	461a      	mov	r2, r3
   80720:	4b15      	ldr	r3, [pc, #84]	; (80778 <pio_set_input+0x78>)
   80722:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80724:	687b      	ldr	r3, [r7, #4]
   80726:	f003 030a 	and.w	r3, r3, #10
   8072a:	2b00      	cmp	r3, #0
   8072c:	d003      	beq.n	80736 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   8072e:	68fb      	ldr	r3, [r7, #12]
   80730:	68ba      	ldr	r2, [r7, #8]
   80732:	621a      	str	r2, [r3, #32]
   80734:	e002      	b.n	8073c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80736:	68fb      	ldr	r3, [r7, #12]
   80738:	68ba      	ldr	r2, [r7, #8]
   8073a:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8073c:	687b      	ldr	r3, [r7, #4]
   8073e:	f003 0302 	and.w	r3, r3, #2
   80742:	2b00      	cmp	r3, #0
   80744:	d004      	beq.n	80750 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   80746:	68fb      	ldr	r3, [r7, #12]
   80748:	68ba      	ldr	r2, [r7, #8]
   8074a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   8074e:	e008      	b.n	80762 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80750:	687b      	ldr	r3, [r7, #4]
   80752:	f003 0308 	and.w	r3, r3, #8
   80756:	2b00      	cmp	r3, #0
   80758:	d003      	beq.n	80762 <pio_set_input+0x62>
			p_pio->PIO_SCIFSR = ul_mask;
   8075a:	68fb      	ldr	r3, [r7, #12]
   8075c:	68ba      	ldr	r2, [r7, #8]
   8075e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80762:	68fb      	ldr	r3, [r7, #12]
   80764:	68ba      	ldr	r2, [r7, #8]
   80766:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   80768:	68fb      	ldr	r3, [r7, #12]
   8076a:	68ba      	ldr	r2, [r7, #8]
   8076c:	601a      	str	r2, [r3, #0]
}
   8076e:	3710      	adds	r7, #16
   80770:	46bd      	mov	sp, r7
   80772:	bd80      	pop	{r7, pc}
   80774:	000807e1 	.word	0x000807e1
   80778:	00080655 	.word	0x00080655

0008077c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   8077c:	b580      	push	{r7, lr}
   8077e:	b084      	sub	sp, #16
   80780:	af00      	add	r7, sp, #0
   80782:	60f8      	str	r0, [r7, #12]
   80784:	60b9      	str	r1, [r7, #8]
   80786:	607a      	str	r2, [r7, #4]
   80788:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   8078a:	68f8      	ldr	r0, [r7, #12]
   8078c:	68b9      	ldr	r1, [r7, #8]
   8078e:	4b12      	ldr	r3, [pc, #72]	; (807d8 <pio_set_output+0x5c>)
   80790:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   80792:	68f8      	ldr	r0, [r7, #12]
   80794:	68b9      	ldr	r1, [r7, #8]
   80796:	69ba      	ldr	r2, [r7, #24]
   80798:	4b10      	ldr	r3, [pc, #64]	; (807dc <pio_set_output+0x60>)
   8079a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8079c:	683b      	ldr	r3, [r7, #0]
   8079e:	2b00      	cmp	r3, #0
   807a0:	d003      	beq.n	807aa <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   807a2:	68fb      	ldr	r3, [r7, #12]
   807a4:	68ba      	ldr	r2, [r7, #8]
   807a6:	651a      	str	r2, [r3, #80]	; 0x50
   807a8:	e002      	b.n	807b0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   807aa:	68fb      	ldr	r3, [r7, #12]
   807ac:	68ba      	ldr	r2, [r7, #8]
   807ae:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   807b0:	687b      	ldr	r3, [r7, #4]
   807b2:	2b00      	cmp	r3, #0
   807b4:	d003      	beq.n	807be <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   807b6:	68fb      	ldr	r3, [r7, #12]
   807b8:	68ba      	ldr	r2, [r7, #8]
   807ba:	631a      	str	r2, [r3, #48]	; 0x30
   807bc:	e002      	b.n	807c4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   807be:	68fb      	ldr	r3, [r7, #12]
   807c0:	68ba      	ldr	r2, [r7, #8]
   807c2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   807c4:	68fb      	ldr	r3, [r7, #12]
   807c6:	68ba      	ldr	r2, [r7, #8]
   807c8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   807ca:	68fb      	ldr	r3, [r7, #12]
   807cc:	68ba      	ldr	r2, [r7, #8]
   807ce:	601a      	str	r2, [r3, #0]
}
   807d0:	3710      	adds	r7, #16
   807d2:	46bd      	mov	sp, r7
   807d4:	bd80      	pop	{r7, pc}
   807d6:	bf00      	nop
   807d8:	000807e1 	.word	0x000807e1
   807dc:	00080655 	.word	0x00080655

000807e0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   807e0:	b480      	push	{r7}
   807e2:	b083      	sub	sp, #12
   807e4:	af00      	add	r7, sp, #0
   807e6:	6078      	str	r0, [r7, #4]
   807e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   807ea:	687b      	ldr	r3, [r7, #4]
   807ec:	683a      	ldr	r2, [r7, #0]
   807ee:	645a      	str	r2, [r3, #68]	; 0x44
}
   807f0:	370c      	adds	r7, #12
   807f2:	46bd      	mov	sp, r7
   807f4:	f85d 7b04 	ldr.w	r7, [sp], #4
   807f8:	4770      	bx	lr
   807fa:	bf00      	nop

000807fc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   807fc:	b480      	push	{r7}
   807fe:	b083      	sub	sp, #12
   80800:	af00      	add	r7, sp, #0
   80802:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   80804:	687b      	ldr	r3, [r7, #4]
   80806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   80808:	4618      	mov	r0, r3
   8080a:	370c      	adds	r7, #12
   8080c:	46bd      	mov	sp, r7
   8080e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80812:	4770      	bx	lr

00080814 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   80814:	b480      	push	{r7}
   80816:	b083      	sub	sp, #12
   80818:	af00      	add	r7, sp, #0
   8081a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   8081c:	687b      	ldr	r3, [r7, #4]
   8081e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   80820:	4618      	mov	r0, r3
   80822:	370c      	adds	r7, #12
   80824:	46bd      	mov	sp, r7
   80826:	f85d 7b04 	ldr.w	r7, [sp], #4
   8082a:	4770      	bx	lr

0008082c <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   8082c:	b480      	push	{r7}
   8082e:	b085      	sub	sp, #20
   80830:	af00      	add	r7, sp, #0
   80832:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80834:	687b      	ldr	r3, [r7, #4]
   80836:	095b      	lsrs	r3, r3, #5
   80838:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8083c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80840:	025b      	lsls	r3, r3, #9
   80842:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 1.
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80844:	687b      	ldr	r3, [r7, #4]
   80846:	f003 031f 	and.w	r3, r3, #31
   8084a:	2201      	movs	r2, #1
   8084c:	fa02 f303 	lsl.w	r3, r2, r3
   80850:	461a      	mov	r2, r3
   80852:	68fb      	ldr	r3, [r7, #12]
   80854:	631a      	str	r2, [r3, #48]	; 0x30
}
   80856:	3714      	adds	r7, #20
   80858:	46bd      	mov	sp, r7
   8085a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8085e:	4770      	bx	lr

00080860 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   80860:	b480      	push	{r7}
   80862:	b085      	sub	sp, #20
   80864:	af00      	add	r7, sp, #0
   80866:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80868:	687b      	ldr	r3, [r7, #4]
   8086a:	095b      	lsrs	r3, r3, #5
   8086c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80870:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80874:	025b      	lsls	r3, r3, #9
   80876:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 0.
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80878:	687b      	ldr	r3, [r7, #4]
   8087a:	f003 031f 	and.w	r3, r3, #31
   8087e:	2201      	movs	r2, #1
   80880:	fa02 f303 	lsl.w	r3, r2, r3
   80884:	461a      	mov	r2, r3
   80886:	68fb      	ldr	r3, [r7, #12]
   80888:	635a      	str	r2, [r3, #52]	; 0x34
}
   8088a:	3714      	adds	r7, #20
   8088c:	46bd      	mov	sp, r7
   8088e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80892:	4770      	bx	lr

00080894 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
   80894:	b480      	push	{r7}
   80896:	b085      	sub	sp, #20
   80898:	af00      	add	r7, sp, #0
   8089a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8089c:	687b      	ldr	r3, [r7, #4]
   8089e:	095b      	lsrs	r3, r3, #5
   808a0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   808a4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   808a8:	025b      	lsls	r3, r3, #9
   808aa:	60fb      	str	r3, [r7, #12]
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
   808ac:	68fb      	ldr	r3, [r7, #12]
   808ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   808b0:	687b      	ldr	r3, [r7, #4]
   808b2:	f003 031f 	and.w	r3, r3, #31
   808b6:	2101      	movs	r1, #1
   808b8:	fa01 f303 	lsl.w	r3, r1, r3
   808bc:	4013      	ands	r3, r2
   808be:	2b00      	cmp	r3, #0
   808c0:	d009      	beq.n	808d6 <pio_toggle_pin+0x42>
		// Value to be driven on the I/O line: 0.
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   808c2:	687b      	ldr	r3, [r7, #4]
   808c4:	f003 031f 	and.w	r3, r3, #31
   808c8:	2201      	movs	r2, #1
   808ca:	fa02 f303 	lsl.w	r3, r2, r3
   808ce:	461a      	mov	r2, r3
   808d0:	68fb      	ldr	r3, [r7, #12]
   808d2:	635a      	str	r2, [r3, #52]	; 0x34
   808d4:	e008      	b.n	808e8 <pio_toggle_pin+0x54>
	} else {
		// Value to be driven on the I/O line: 1.
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   808d6:	687b      	ldr	r3, [r7, #4]
   808d8:	f003 031f 	and.w	r3, r3, #31
   808dc:	2201      	movs	r2, #1
   808de:	fa02 f303 	lsl.w	r3, r2, r3
   808e2:	461a      	mov	r2, r3
   808e4:	68fb      	ldr	r3, [r7, #12]
   808e6:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
   808e8:	3714      	adds	r7, #20
   808ea:	46bd      	mov	sp, r7
   808ec:	f85d 7b04 	ldr.w	r7, [sp], #4
   808f0:	4770      	bx	lr
   808f2:	bf00      	nop

000808f4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   808f4:	b590      	push	{r4, r7, lr}
   808f6:	b087      	sub	sp, #28
   808f8:	af02      	add	r7, sp, #8
   808fa:	6078      	str	r0, [r7, #4]
   808fc:	6039      	str	r1, [r7, #0]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   808fe:	687b      	ldr	r3, [r7, #4]
   80900:	095b      	lsrs	r3, r3, #5
   80902:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80906:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8090a:	025b      	lsls	r3, r3, #9
   8090c:	60fb      	str	r3, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8090e:	683b      	ldr	r3, [r7, #0]
   80910:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   80914:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80918:	d048      	beq.n	809ac <pio_configure_pin+0xb8>
   8091a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8091e:	d806      	bhi.n	8092e <pio_configure_pin+0x3a>
   80920:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80924:	d00a      	beq.n	8093c <pio_configure_pin+0x48>
   80926:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8092a:	d023      	beq.n	80974 <pio_configure_pin+0x80>
   8092c:	e070      	b.n	80a10 <pio_configure_pin+0x11c>
   8092e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80932:	d047      	beq.n	809c4 <pio_configure_pin+0xd0>
   80934:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80938:	d044      	beq.n	809c4 <pio_configure_pin+0xd0>
   8093a:	e069      	b.n	80a10 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8093c:	687b      	ldr	r3, [r7, #4]
   8093e:	f003 031f 	and.w	r3, r3, #31
   80942:	2201      	movs	r2, #1
   80944:	fa02 f303 	lsl.w	r3, r2, r3
   80948:	68f8      	ldr	r0, [r7, #12]
   8094a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8094e:	461a      	mov	r2, r3
   80950:	4b33      	ldr	r3, [pc, #204]	; (80a20 <pio_configure_pin+0x12c>)
   80952:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80954:	687b      	ldr	r3, [r7, #4]
   80956:	f003 031f 	and.w	r3, r3, #31
   8095a:	2201      	movs	r2, #1
   8095c:	fa02 f303 	lsl.w	r3, r2, r3
   80960:	461a      	mov	r2, r3
   80962:	683b      	ldr	r3, [r7, #0]
   80964:	f003 0301 	and.w	r3, r3, #1
   80968:	68f8      	ldr	r0, [r7, #12]
   8096a:	4611      	mov	r1, r2
   8096c:	461a      	mov	r2, r3
   8096e:	4b2d      	ldr	r3, [pc, #180]	; (80a24 <pio_configure_pin+0x130>)
   80970:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80972:	e04f      	b.n	80a14 <pio_configure_pin+0x120>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80974:	687b      	ldr	r3, [r7, #4]
   80976:	f003 031f 	and.w	r3, r3, #31
   8097a:	2201      	movs	r2, #1
   8097c:	fa02 f303 	lsl.w	r3, r2, r3
   80980:	68f8      	ldr	r0, [r7, #12]
   80982:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80986:	461a      	mov	r2, r3
   80988:	4b25      	ldr	r3, [pc, #148]	; (80a20 <pio_configure_pin+0x12c>)
   8098a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   8098c:	687b      	ldr	r3, [r7, #4]
   8098e:	f003 031f 	and.w	r3, r3, #31
   80992:	2201      	movs	r2, #1
   80994:	fa02 f303 	lsl.w	r3, r2, r3
   80998:	461a      	mov	r2, r3
   8099a:	683b      	ldr	r3, [r7, #0]
   8099c:	f003 0301 	and.w	r3, r3, #1
   809a0:	68f8      	ldr	r0, [r7, #12]
   809a2:	4611      	mov	r1, r2
   809a4:	461a      	mov	r2, r3
   809a6:	4b1f      	ldr	r3, [pc, #124]	; (80a24 <pio_configure_pin+0x130>)
   809a8:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   809aa:	e033      	b.n	80a14 <pio_configure_pin+0x120>
				(ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   809ac:	687b      	ldr	r3, [r7, #4]
   809ae:	f003 031f 	and.w	r3, r3, #31
   809b2:	2201      	movs	r2, #1
   809b4:	fa02 f303 	lsl.w	r3, r2, r3
   809b8:	68f8      	ldr	r0, [r7, #12]
   809ba:	4619      	mov	r1, r3
   809bc:	683a      	ldr	r2, [r7, #0]
   809be:	4b1a      	ldr	r3, [pc, #104]	; (80a28 <pio_configure_pin+0x134>)
   809c0:	4798      	blx	r3
		break;
   809c2:	e027      	b.n	80a14 <pio_configure_pin+0x120>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   809c4:	687b      	ldr	r3, [r7, #4]
   809c6:	f003 031f 	and.w	r3, r3, #31
   809ca:	2201      	movs	r2, #1
   809cc:	fa02 f303 	lsl.w	r3, r2, r3
   809d0:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   809d2:	683b      	ldr	r3, [r7, #0]
   809d4:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   809d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   809dc:	bf14      	ite	ne
   809de:	2300      	movne	r3, #0
   809e0:	2301      	moveq	r3, #1
   809e2:	b2db      	uxtb	r3, r3
   809e4:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   809e6:	683b      	ldr	r3, [r7, #0]
   809e8:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   809ec:	2b00      	cmp	r3, #0
   809ee:	bf0c      	ite	eq
   809f0:	2300      	moveq	r3, #0
   809f2:	2301      	movne	r3, #1
   809f4:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   809f6:	6838      	ldr	r0, [r7, #0]
   809f8:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   809fc:	2800      	cmp	r0, #0
   809fe:	bf0c      	ite	eq
   80a00:	2000      	moveq	r0, #0
   80a02:	2001      	movne	r0, #1
   80a04:	b2c0      	uxtb	r0, r0
   80a06:	9000      	str	r0, [sp, #0]
   80a08:	68f8      	ldr	r0, [r7, #12]
   80a0a:	4c08      	ldr	r4, [pc, #32]	; (80a2c <pio_configure_pin+0x138>)
   80a0c:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80a0e:	e001      	b.n	80a14 <pio_configure_pin+0x120>

	default:
		return 0;
   80a10:	2300      	movs	r3, #0
   80a12:	e000      	b.n	80a16 <pio_configure_pin+0x122>
	}

	return 1;
   80a14:	2301      	movs	r3, #1
}
   80a16:	4618      	mov	r0, r3
   80a18:	3714      	adds	r7, #20
   80a1a:	46bd      	mov	sp, r7
   80a1c:	bd90      	pop	{r4, r7, pc}
   80a1e:	bf00      	nop
   80a20:	00080681 	.word	0x00080681
   80a24:	00080655 	.word	0x00080655
   80a28:	00080701 	.word	0x00080701
   80a2c:	0008077d 	.word	0x0008077d

00080a30 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80a30:	b580      	push	{r7, lr}
   80a32:	b084      	sub	sp, #16
   80a34:	af00      	add	r7, sp, #0
   80a36:	6078      	str	r0, [r7, #4]
   80a38:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80a3a:	6878      	ldr	r0, [r7, #4]
   80a3c:	4b22      	ldr	r3, [pc, #136]	; (80ac8 <pio_handler_process+0x98>)
   80a3e:	4798      	blx	r3
   80a40:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   80a42:	6878      	ldr	r0, [r7, #4]
   80a44:	4b21      	ldr	r3, [pc, #132]	; (80acc <pio_handler_process+0x9c>)
   80a46:	4798      	blx	r3
   80a48:	4603      	mov	r3, r0
   80a4a:	68fa      	ldr	r2, [r7, #12]
   80a4c:	4013      	ands	r3, r2
   80a4e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   80a50:	68fb      	ldr	r3, [r7, #12]
   80a52:	2b00      	cmp	r3, #0
   80a54:	d035      	beq.n	80ac2 <pio_handler_process+0x92>
		/* Find triggering source */
		i = 0;
   80a56:	2300      	movs	r3, #0
   80a58:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   80a5a:	e02f      	b.n	80abc <pio_handler_process+0x8c>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80a5c:	4a1c      	ldr	r2, [pc, #112]	; (80ad0 <pio_handler_process+0xa0>)
   80a5e:	68bb      	ldr	r3, [r7, #8]
   80a60:	011b      	lsls	r3, r3, #4
   80a62:	4413      	add	r3, r2
   80a64:	681a      	ldr	r2, [r3, #0]
   80a66:	683b      	ldr	r3, [r7, #0]
   80a68:	429a      	cmp	r2, r3
   80a6a:	d124      	bne.n	80ab6 <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80a6c:	4a18      	ldr	r2, [pc, #96]	; (80ad0 <pio_handler_process+0xa0>)
   80a6e:	68bb      	ldr	r3, [r7, #8]
   80a70:	011b      	lsls	r3, r3, #4
   80a72:	4413      	add	r3, r2
   80a74:	685a      	ldr	r2, [r3, #4]
   80a76:	68fb      	ldr	r3, [r7, #12]
   80a78:	4013      	ands	r3, r2
   80a7a:	2b00      	cmp	r3, #0
   80a7c:	d01b      	beq.n	80ab6 <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80a7e:	4a14      	ldr	r2, [pc, #80]	; (80ad0 <pio_handler_process+0xa0>)
   80a80:	68bb      	ldr	r3, [r7, #8]
   80a82:	011b      	lsls	r3, r3, #4
   80a84:	4413      	add	r3, r2
   80a86:	3308      	adds	r3, #8
   80a88:	685b      	ldr	r3, [r3, #4]
   80a8a:	4911      	ldr	r1, [pc, #68]	; (80ad0 <pio_handler_process+0xa0>)
   80a8c:	68ba      	ldr	r2, [r7, #8]
   80a8e:	0112      	lsls	r2, r2, #4
   80a90:	440a      	add	r2, r1
   80a92:	6811      	ldr	r1, [r2, #0]
   80a94:	480e      	ldr	r0, [pc, #56]	; (80ad0 <pio_handler_process+0xa0>)
   80a96:	68ba      	ldr	r2, [r7, #8]
   80a98:	0112      	lsls	r2, r2, #4
   80a9a:	4402      	add	r2, r0
   80a9c:	6852      	ldr	r2, [r2, #4]
   80a9e:	4608      	mov	r0, r1
   80aa0:	4611      	mov	r1, r2
   80aa2:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80aa4:	4a0a      	ldr	r2, [pc, #40]	; (80ad0 <pio_handler_process+0xa0>)
   80aa6:	68bb      	ldr	r3, [r7, #8]
   80aa8:	011b      	lsls	r3, r3, #4
   80aaa:	4413      	add	r3, r2
   80aac:	685b      	ldr	r3, [r3, #4]
   80aae:	43db      	mvns	r3, r3
   80ab0:	68fa      	ldr	r2, [r7, #12]
   80ab2:	4013      	ands	r3, r2
   80ab4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   80ab6:	68bb      	ldr	r3, [r7, #8]
   80ab8:	3301      	adds	r3, #1
   80aba:	60bb      	str	r3, [r7, #8]

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80abc:	68fb      	ldr	r3, [r7, #12]
   80abe:	2b00      	cmp	r3, #0
   80ac0:	d1cc      	bne.n	80a5c <pio_handler_process+0x2c>
				}
			}
			i++;
		}
	}
}
   80ac2:	3710      	adds	r7, #16
   80ac4:	46bd      	mov	sp, r7
   80ac6:	bd80      	pop	{r7, pc}
   80ac8:	000807fd 	.word	0x000807fd
   80acc:	00080815 	.word	0x00080815
   80ad0:	20070454 	.word	0x20070454

00080ad4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80ad4:	b580      	push	{r7, lr}
   80ad6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   80ad8:	4802      	ldr	r0, [pc, #8]	; (80ae4 <PIOA_Handler+0x10>)
   80ada:	210b      	movs	r1, #11
   80adc:	4b02      	ldr	r3, [pc, #8]	; (80ae8 <PIOA_Handler+0x14>)
   80ade:	4798      	blx	r3
}
   80ae0:	bd80      	pop	{r7, pc}
   80ae2:	bf00      	nop
   80ae4:	400e0e00 	.word	0x400e0e00
   80ae8:	00080a31 	.word	0x00080a31

00080aec <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80aec:	b580      	push	{r7, lr}
   80aee:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   80af0:	4802      	ldr	r0, [pc, #8]	; (80afc <PIOB_Handler+0x10>)
   80af2:	210c      	movs	r1, #12
   80af4:	4b02      	ldr	r3, [pc, #8]	; (80b00 <PIOB_Handler+0x14>)
   80af6:	4798      	blx	r3
}
   80af8:	bd80      	pop	{r7, pc}
   80afa:	bf00      	nop
   80afc:	400e1000 	.word	0x400e1000
   80b00:	00080a31 	.word	0x00080a31

00080b04 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80b04:	b580      	push	{r7, lr}
   80b06:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   80b08:	4802      	ldr	r0, [pc, #8]	; (80b14 <PIOC_Handler+0x10>)
   80b0a:	210d      	movs	r1, #13
   80b0c:	4b02      	ldr	r3, [pc, #8]	; (80b18 <PIOC_Handler+0x14>)
   80b0e:	4798      	blx	r3
}
   80b10:	bd80      	pop	{r7, pc}
   80b12:	bf00      	nop
   80b14:	400e1200 	.word	0x400e1200
   80b18:	00080a31 	.word	0x00080a31

00080b1c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80b1c:	b580      	push	{r7, lr}
   80b1e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   80b20:	4802      	ldr	r0, [pc, #8]	; (80b2c <PIOD_Handler+0x10>)
   80b22:	210e      	movs	r1, #14
   80b24:	4b02      	ldr	r3, [pc, #8]	; (80b30 <PIOD_Handler+0x14>)
   80b26:	4798      	blx	r3
}
   80b28:	bd80      	pop	{r7, pc}
   80b2a:	bf00      	nop
   80b2c:	400e1400 	.word	0x400e1400
   80b30:	00080a31 	.word	0x00080a31

00080b34 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   80b34:	b480      	push	{r7}
   80b36:	b085      	sub	sp, #20
   80b38:	af00      	add	r7, sp, #0
   80b3a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80b3c:	4b1d      	ldr	r3, [pc, #116]	; (80bb4 <pmc_switch_mck_to_pllack+0x80>)
   80b3e:	4a1d      	ldr	r2, [pc, #116]	; (80bb4 <pmc_switch_mck_to_pllack+0x80>)
   80b40:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80b42:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   80b46:	687a      	ldr	r2, [r7, #4]
   80b48:	430a      	orrs	r2, r1
   80b4a:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80b50:	60fb      	str	r3, [r7, #12]
   80b52:	e007      	b.n	80b64 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80b54:	68fb      	ldr	r3, [r7, #12]
   80b56:	2b00      	cmp	r3, #0
   80b58:	d101      	bne.n	80b5e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   80b5a:	2301      	movs	r3, #1
   80b5c:	e023      	b.n	80ba6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   80b5e:	68fb      	ldr	r3, [r7, #12]
   80b60:	3b01      	subs	r3, #1
   80b62:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b64:	4b13      	ldr	r3, [pc, #76]	; (80bb4 <pmc_switch_mck_to_pllack+0x80>)
   80b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80b68:	f003 0308 	and.w	r3, r3, #8
   80b6c:	2b00      	cmp	r3, #0
   80b6e:	d0f1      	beq.n	80b54 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80b70:	4b10      	ldr	r3, [pc, #64]	; (80bb4 <pmc_switch_mck_to_pllack+0x80>)
   80b72:	4a10      	ldr	r2, [pc, #64]	; (80bb4 <pmc_switch_mck_to_pllack+0x80>)
   80b74:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80b76:	f022 0203 	bic.w	r2, r2, #3
   80b7a:	f042 0202 	orr.w	r2, r2, #2
   80b7e:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b80:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80b84:	60fb      	str	r3, [r7, #12]
   80b86:	e007      	b.n	80b98 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80b88:	68fb      	ldr	r3, [r7, #12]
   80b8a:	2b00      	cmp	r3, #0
   80b8c:	d101      	bne.n	80b92 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   80b8e:	2301      	movs	r3, #1
   80b90:	e009      	b.n	80ba6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   80b92:	68fb      	ldr	r3, [r7, #12]
   80b94:	3b01      	subs	r3, #1
   80b96:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b98:	4b06      	ldr	r3, [pc, #24]	; (80bb4 <pmc_switch_mck_to_pllack+0x80>)
   80b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80b9c:	f003 0308 	and.w	r3, r3, #8
   80ba0:	2b00      	cmp	r3, #0
   80ba2:	d0f1      	beq.n	80b88 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80ba4:	2300      	movs	r3, #0
}
   80ba6:	4618      	mov	r0, r3
   80ba8:	3714      	adds	r7, #20
   80baa:	46bd      	mov	sp, r7
   80bac:	f85d 7b04 	ldr.w	r7, [sp], #4
   80bb0:	4770      	bx	lr
   80bb2:	bf00      	nop
   80bb4:	400e0600 	.word	0x400e0600

00080bb8 <pmc_switch_sclk_to_32kxtal>:
 * power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   80bb8:	b480      	push	{r7}
   80bba:	b083      	sub	sp, #12
   80bbc:	af00      	add	r7, sp, #0
   80bbe:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   80bc0:	687b      	ldr	r3, [r7, #4]
   80bc2:	2b01      	cmp	r3, #1
   80bc4:	d107      	bne.n	80bd6 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY(SUPC_KEY_VALUE) |
   80bc6:	4a0a      	ldr	r2, [pc, #40]	; (80bf0 <pmc_switch_sclk_to_32kxtal+0x38>)
   80bc8:	4b09      	ldr	r3, [pc, #36]	; (80bf0 <pmc_switch_sclk_to_32kxtal+0x38>)
   80bca:	689b      	ldr	r3, [r3, #8]
   80bcc:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   80bd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80bd4:	6093      	str	r3, [r2, #8]
				SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR |= SUPC_CR_KEY(SUPC_KEY_VALUE) | SUPC_CR_XTALSEL;
   80bd6:	4a06      	ldr	r2, [pc, #24]	; (80bf0 <pmc_switch_sclk_to_32kxtal+0x38>)
   80bd8:	4b05      	ldr	r3, [pc, #20]	; (80bf0 <pmc_switch_sclk_to_32kxtal+0x38>)
   80bda:	681b      	ldr	r3, [r3, #0]
   80bdc:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   80be0:	f043 0308 	orr.w	r3, r3, #8
   80be4:	6013      	str	r3, [r2, #0]
}
   80be6:	370c      	adds	r7, #12
   80be8:	46bd      	mov	sp, r7
   80bea:	f85d 7b04 	ldr.w	r7, [sp], #4
   80bee:	4770      	bx	lr
   80bf0:	400e1a10 	.word	0x400e1a10

00080bf4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   80bf4:	b480      	push	{r7}
   80bf6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   80bf8:	4b09      	ldr	r3, [pc, #36]	; (80c20 <pmc_osc_is_ready_32kxtal+0x2c>)
   80bfa:	695b      	ldr	r3, [r3, #20]
   80bfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   80c00:	2b00      	cmp	r3, #0
   80c02:	d007      	beq.n	80c14 <pmc_osc_is_ready_32kxtal+0x20>
   80c04:	4b07      	ldr	r3, [pc, #28]	; (80c24 <pmc_osc_is_ready_32kxtal+0x30>)
   80c06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
   80c0c:	2b00      	cmp	r3, #0
   80c0e:	d001      	beq.n	80c14 <pmc_osc_is_ready_32kxtal+0x20>
   80c10:	2301      	movs	r3, #1
   80c12:	e000      	b.n	80c16 <pmc_osc_is_ready_32kxtal+0x22>
   80c14:	2300      	movs	r3, #0
}
   80c16:	4618      	mov	r0, r3
   80c18:	46bd      	mov	sp, r7
   80c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
   80c1e:	4770      	bx	lr
   80c20:	400e1a10 	.word	0x400e1a10
   80c24:	400e0600 	.word	0x400e0600

00080c28 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   80c28:	b480      	push	{r7}
   80c2a:	b085      	sub	sp, #20
   80c2c:	af00      	add	r7, sp, #0
   80c2e:	6078      	str	r0, [r7, #4]
	uint32_t ul_needXTEN = 0;
   80c30:	2300      	movs	r3, #0
   80c32:	60fb      	str	r3, [r7, #12]

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
   80c34:	4b21      	ldr	r3, [pc, #132]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80c36:	6a1b      	ldr	r3, [r3, #32]
   80c38:	f003 0301 	and.w	r3, r3, #1
   80c3c:	2b00      	cmp	r3, #0
   80c3e:	d00e      	beq.n	80c5e <pmc_switch_mainck_to_fastrc+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80c40:	4a1e      	ldr	r2, [pc, #120]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80c42:	4b1e      	ldr	r3, [pc, #120]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80c44:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
   80c46:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80c4a:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   80c4e:	6879      	ldr	r1, [r7, #4]
   80c50:	430b      	orrs	r3, r1
   80c52:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80c56:	f043 0308 	orr.w	r3, r3, #8
{
	uint32_t ul_needXTEN = 0;

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80c5a:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   80c5c:	e00b      	b.n	80c76 <pmc_switch_mainck_to_fastrc+0x4e>
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
   80c5e:	2301      	movs	r3, #1
   80c60:	60fb      	str	r3, [r7, #12]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80c62:	4a16      	ldr	r2, [pc, #88]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80c64:	4b15      	ldr	r3, [pc, #84]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80c66:	6a19      	ldr	r1, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
   80c68:	4b15      	ldr	r3, [pc, #84]	; (80cc0 <pmc_switch_mainck_to_fastrc+0x98>)
   80c6a:	400b      	ands	r3, r1
   80c6c:	6879      	ldr	r1, [r7, #4]
   80c6e:	4319      	orrs	r1, r3
   80c70:	4b14      	ldr	r3, [pc, #80]	; (80cc4 <pmc_switch_mainck_to_fastrc+0x9c>)
   80c72:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80c74:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   80c76:	bf00      	nop
   80c78:	4b10      	ldr	r3, [pc, #64]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80c7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   80c80:	2b00      	cmp	r3, #0
   80c82:	d0f9      	beq.n	80c78 <pmc_switch_mainck_to_fastrc+0x50>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | PMC_CKGR_MOR_KEY_VALUE;
   80c84:	4a0d      	ldr	r2, [pc, #52]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80c86:	4b0d      	ldr	r3, [pc, #52]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80c88:	6a1b      	ldr	r3, [r3, #32]
   80c8a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   80c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   80c92:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80c96:	6213      	str	r3, [r2, #32]

	/* Disable xtal oscillator */
	if (ul_needXTEN) {
   80c98:	68fb      	ldr	r3, [r7, #12]
   80c9a:	2b00      	cmp	r3, #0
   80c9c:	d009      	beq.n	80cb2 <pmc_switch_mainck_to_fastrc+0x8a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80c9e:	4a07      	ldr	r2, [pc, #28]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80ca0:	4b06      	ldr	r3, [pc, #24]	; (80cbc <pmc_switch_mainck_to_fastrc+0x94>)
   80ca2:	6a1b      	ldr	r3, [r3, #32]
   80ca4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80ca8:	f023 0301 	bic.w	r3, r3, #1
   80cac:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80cb0:	6213      	str	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE;
	}
}
   80cb2:	3714      	adds	r7, #20
   80cb4:	46bd      	mov	sp, r7
   80cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
   80cba:	4770      	bx	lr
   80cbc:	400e0600 	.word	0x400e0600
   80cc0:	ffc8c086 	.word	0xffc8c086
   80cc4:	00373f09 	.word	0x00373f09

00080cc8 <pmc_switch_mainck_to_xtal>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
   80cc8:	b480      	push	{r7}
   80cca:	b083      	sub	sp, #12
   80ccc:	af00      	add	r7, sp, #0
   80cce:	6078      	str	r0, [r7, #4]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80cd0:	687b      	ldr	r3, [r7, #4]
   80cd2:	2b00      	cmp	r3, #0
   80cd4:	d008      	beq.n	80ce8 <pmc_switch_mainck_to_xtal+0x20>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80cd6:	4912      	ldr	r1, [pc, #72]	; (80d20 <pmc_switch_mainck_to_xtal+0x58>)
   80cd8:	4b11      	ldr	r3, [pc, #68]	; (80d20 <pmc_switch_mainck_to_xtal+0x58>)
   80cda:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   80cdc:	4a11      	ldr	r2, [pc, #68]	; (80d24 <pmc_switch_mainck_to_xtal+0x5c>)
   80cde:	401a      	ands	r2, r3
   80ce0:	4b11      	ldr	r3, [pc, #68]	; (80d28 <pmc_switch_mainck_to_xtal+0x60>)
   80ce2:	4313      	orrs	r3, r2
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80ce4:	620b      	str	r3, [r1, #32]
   80ce6:	e016      	b.n	80d16 <pmc_switch_mainck_to_xtal+0x4e>
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80ce8:	490d      	ldr	r1, [pc, #52]	; (80d20 <pmc_switch_mainck_to_xtal+0x58>)
   80cea:	4b0d      	ldr	r3, [pc, #52]	; (80d20 <pmc_switch_mainck_to_xtal+0x58>)
   80cec:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   80cee:	4a0f      	ldr	r2, [pc, #60]	; (80d2c <pmc_switch_mainck_to_xtal+0x64>)
   80cf0:	401a      	ands	r2, r3
   80cf2:	4b0f      	ldr	r3, [pc, #60]	; (80d30 <pmc_switch_mainck_to_xtal+0x68>)
   80cf4:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80cf6:	620b      	str	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80cf8:	bf00      	nop
   80cfa:	4b09      	ldr	r3, [pc, #36]	; (80d20 <pmc_switch_mainck_to_xtal+0x58>)
   80cfc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80cfe:	f003 0301 	and.w	r3, r3, #1
   80d02:	2b00      	cmp	r3, #0
   80d04:	d0f9      	beq.n	80cfa <pmc_switch_mainck_to_xtal+0x32>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   80d06:	4a06      	ldr	r2, [pc, #24]	; (80d20 <pmc_switch_mainck_to_xtal+0x58>)
   80d08:	4b05      	ldr	r3, [pc, #20]	; (80d20 <pmc_switch_mainck_to_xtal+0x58>)
   80d0a:	6a1b      	ldr	r3, [r3, #32]
   80d0c:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80d14:	6213      	str	r3, [r2, #32]
	}
}
   80d16:	370c      	adds	r7, #12
   80d18:	46bd      	mov	sp, r7
   80d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d1e:	4770      	bx	lr
   80d20:	400e0600 	.word	0x400e0600
   80d24:	fec8fffc 	.word	0xfec8fffc
   80d28:	01370002 	.word	0x01370002
   80d2c:	ffc8c0fc 	.word	0xffc8c0fc
   80d30:	00373f01 	.word	0x00373f01

00080d34 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   80d34:	b480      	push	{r7}
   80d36:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80d38:	4b04      	ldr	r3, [pc, #16]	; (80d4c <pmc_osc_is_ready_mainck+0x18>)
   80d3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   80d40:	4618      	mov	r0, r3
   80d42:	46bd      	mov	sp, r7
   80d44:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d48:	4770      	bx	lr
   80d4a:	bf00      	nop
   80d4c:	400e0600 	.word	0x400e0600

00080d50 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   80d50:	b480      	push	{r7}
   80d52:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80d54:	4b03      	ldr	r3, [pc, #12]	; (80d64 <pmc_disable_pllack+0x14>)
   80d56:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80d5a:	629a      	str	r2, [r3, #40]	; 0x28
}
   80d5c:	46bd      	mov	sp, r7
   80d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d62:	4770      	bx	lr
   80d64:	400e0600 	.word	0x400e0600

00080d68 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   80d68:	b480      	push	{r7}
   80d6a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80d6c:	4b04      	ldr	r3, [pc, #16]	; (80d80 <pmc_is_locked_pllack+0x18>)
   80d6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80d70:	f003 0302 	and.w	r3, r3, #2
}
   80d74:	4618      	mov	r0, r3
   80d76:	46bd      	mov	sp, r7
   80d78:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d7c:	4770      	bx	lr
   80d7e:	bf00      	nop
   80d80:	400e0600 	.word	0x400e0600

00080d84 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   80d84:	b480      	push	{r7}
   80d86:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   80d88:	4b04      	ldr	r3, [pc, #16]	; (80d9c <pmc_is_locked_upll+0x18>)
   80d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80d8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   80d90:	4618      	mov	r0, r3
   80d92:	46bd      	mov	sp, r7
   80d94:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d98:	4770      	bx	lr
   80d9a:	bf00      	nop
   80d9c:	400e0600 	.word	0x400e0600

00080da0 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   80da0:	b480      	push	{r7}
   80da2:	b083      	sub	sp, #12
   80da4:	af00      	add	r7, sp, #0
   80da6:	6078      	str	r0, [r7, #4]
   80da8:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
   80daa:	687b      	ldr	r3, [r7, #4]
   80dac:	683a      	ldr	r2, [r7, #0]
   80dae:	60da      	str	r2, [r3, #12]
}
   80db0:	370c      	adds	r7, #12
   80db2:	46bd      	mov	sp, r7
   80db4:	f85d 7b04 	ldr.w	r7, [sp], #4
   80db8:	4770      	bx	lr
   80dba:	bf00      	nop

00080dbc <usart_get_interrupt_mask>:
 * \param p_usart Pointer to a USART peripheral.
 *
 * \return The interrupt mask value.
 */
uint32_t usart_get_interrupt_mask(Usart *p_usart)
{
   80dbc:	b480      	push	{r7}
   80dbe:	b083      	sub	sp, #12
   80dc0:	af00      	add	r7, sp, #0
   80dc2:	6078      	str	r0, [r7, #4]
	return p_usart->US_IMR;
   80dc4:	687b      	ldr	r3, [r7, #4]
   80dc6:	691b      	ldr	r3, [r3, #16]
}
   80dc8:	4618      	mov	r0, r3
   80dca:	370c      	adds	r7, #12
   80dcc:	46bd      	mov	sp, r7
   80dce:	f85d 7b04 	ldr.w	r7, [sp], #4
   80dd2:	4770      	bx	lr

00080dd4 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
   80dd4:	b480      	push	{r7}
   80dd6:	b083      	sub	sp, #12
   80dd8:	af00      	add	r7, sp, #0
   80dda:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
   80ddc:	687b      	ldr	r3, [r7, #4]
   80dde:	695b      	ldr	r3, [r3, #20]
}
   80de0:	4618      	mov	r0, r3
   80de2:	370c      	adds	r7, #12
   80de4:	46bd      	mov	sp, r7
   80de6:	f85d 7b04 	ldr.w	r7, [sp], #4
   80dea:	4770      	bx	lr

00080dec <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
   80dec:	b480      	push	{r7}
   80dee:	b085      	sub	sp, #20
   80df0:	af00      	add	r7, sp, #0
   80df2:	6078      	str	r0, [r7, #4]
   80df4:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   80df6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   80dfa:	60fb      	str	r3, [r7, #12]

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80dfc:	e006      	b.n	80e0c <usart_putchar+0x20>
		if (!timeout--) {
   80dfe:	68fb      	ldr	r3, [r7, #12]
   80e00:	1e5a      	subs	r2, r3, #1
   80e02:	60fa      	str	r2, [r7, #12]
   80e04:	2b00      	cmp	r3, #0
   80e06:	d101      	bne.n	80e0c <usart_putchar+0x20>
			return 1;
   80e08:	2301      	movs	r3, #1
   80e0a:	e00b      	b.n	80e24 <usart_putchar+0x38>
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80e0c:	687b      	ldr	r3, [r7, #4]
   80e0e:	695b      	ldr	r3, [r3, #20]
   80e10:	f003 0302 	and.w	r3, r3, #2
   80e14:	2b00      	cmp	r3, #0
   80e16:	d0f2      	beq.n	80dfe <usart_putchar+0x12>
		if (!timeout--) {
			return 1;
		}
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80e18:	683b      	ldr	r3, [r7, #0]
   80e1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
   80e1e:	687b      	ldr	r3, [r7, #4]
   80e20:	61da      	str	r2, [r3, #28]

	return 0;
   80e22:	2300      	movs	r3, #0
}
   80e24:	4618      	mov	r0, r3
   80e26:	3714      	adds	r7, #20
   80e28:	46bd      	mov	sp, r7
   80e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e2e:	4770      	bx	lr

00080e30 <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
   80e30:	b480      	push	{r7}
   80e32:	b085      	sub	sp, #20
   80e34:	af00      	add	r7, sp, #0
   80e36:	6078      	str	r0, [r7, #4]
   80e38:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   80e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   80e3e:	60fb      	str	r3, [r7, #12]

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80e40:	e006      	b.n	80e50 <usart_getchar+0x20>
		if (!timeout--) {
   80e42:	68fb      	ldr	r3, [r7, #12]
   80e44:	1e5a      	subs	r2, r3, #1
   80e46:	60fa      	str	r2, [r7, #12]
   80e48:	2b00      	cmp	r3, #0
   80e4a:	d101      	bne.n	80e50 <usart_getchar+0x20>
			return 1;
   80e4c:	2301      	movs	r3, #1
   80e4e:	e00c      	b.n	80e6a <usart_getchar+0x3a>
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80e50:	687b      	ldr	r3, [r7, #4]
   80e52:	695b      	ldr	r3, [r3, #20]
   80e54:	f003 0301 	and.w	r3, r3, #1
   80e58:	2b00      	cmp	r3, #0
   80e5a:	d0f2      	beq.n	80e42 <usart_getchar+0x12>
			return 1;
		}
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80e5c:	687b      	ldr	r3, [r7, #4]
   80e5e:	699b      	ldr	r3, [r3, #24]
   80e60:	f3c3 0208 	ubfx	r2, r3, #0, #9
   80e64:	683b      	ldr	r3, [r7, #0]
   80e66:	601a      	str	r2, [r3, #0]

	return 0;
   80e68:	2300      	movs	r3, #0
}
   80e6a:	4618      	mov	r0, r3
   80e6c:	3714      	adds	r7, #20
   80e6e:	46bd      	mov	sp, r7
   80e70:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e74:	4770      	bx	lr
   80e76:	bf00      	nop

00080e78 <wdt_init>:
 * \param us_counter The value loaded in the 12-bit Watchdog Counter.
 * \param us_delta The permitted range for reloading the Watchdog Timer.
 */
void wdt_init(Wdt *p_wdt, uint32_t ul_mode, uint16_t us_counter,
		uint16_t us_delta)
{
   80e78:	b480      	push	{r7}
   80e7a:	b085      	sub	sp, #20
   80e7c:	af00      	add	r7, sp, #0
   80e7e:	60f8      	str	r0, [r7, #12]
   80e80:	60b9      	str	r1, [r7, #8]
   80e82:	80fa      	strh	r2, [r7, #6]
   80e84:	80bb      	strh	r3, [r7, #4]
	p_wdt->WDT_MR = ul_mode |
   80e86:	88fb      	ldrh	r3, [r7, #6]
   80e88:	f3c3 020b 	ubfx	r2, r3, #0, #12
   80e8c:	68bb      	ldr	r3, [r7, #8]
   80e8e:	431a      	orrs	r2, r3
			WDT_MR_WDV(us_counter) | WDT_MR_WDD(us_delta);
   80e90:	88bb      	ldrh	r3, [r7, #4]
   80e92:	041b      	lsls	r3, r3, #16
   80e94:	4619      	mov	r1, r3
   80e96:	4b05      	ldr	r3, [pc, #20]	; (80eac <wdt_init+0x34>)
   80e98:	400b      	ands	r3, r1
   80e9a:	431a      	orrs	r2, r3
 * \param us_delta The permitted range for reloading the Watchdog Timer.
 */
void wdt_init(Wdt *p_wdt, uint32_t ul_mode, uint16_t us_counter,
		uint16_t us_delta)
{
	p_wdt->WDT_MR = ul_mode |
   80e9c:	68fb      	ldr	r3, [r7, #12]
   80e9e:	605a      	str	r2, [r3, #4]
			WDT_MR_WDV(us_counter) | WDT_MR_WDD(us_delta);
}
   80ea0:	3714      	adds	r7, #20
   80ea2:	46bd      	mov	sp, r7
   80ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
   80ea8:	4770      	bx	lr
   80eaa:	bf00      	nop
   80eac:	0fff0000 	.word	0x0fff0000

00080eb0 <wdt_restart>:

/**
 * \brief Restart the watchdog timer.
 */
void wdt_restart(Wdt *p_wdt)
{
   80eb0:	b480      	push	{r7}
   80eb2:	b083      	sub	sp, #12
   80eb4:	af00      	add	r7, sp, #0
   80eb6:	6078      	str	r0, [r7, #4]
	if (p_wdt == WDT) {
   80eb8:	687a      	ldr	r2, [r7, #4]
   80eba:	4b05      	ldr	r3, [pc, #20]	; (80ed0 <wdt_restart+0x20>)
   80ebc:	429a      	cmp	r2, r3
   80ebe:	d102      	bne.n	80ec6 <wdt_restart+0x16>
		p_wdt->WDT_CR = WDT_KEY_PASSWORD | WDT_CR_WDRSTT;
   80ec0:	687b      	ldr	r3, [r7, #4]
   80ec2:	4a04      	ldr	r2, [pc, #16]	; (80ed4 <wdt_restart+0x24>)
   80ec4:	601a      	str	r2, [r3, #0]
#if (SAM4C || SAM4CM || SAM4CP)
	else {
		p_wdt->WDT_CR = RSWDT_CR_KEY(0xC4u) | RSWDT_CR_WDRSTT;
	}
#endif
}
   80ec6:	370c      	adds	r7, #12
   80ec8:	46bd      	mov	sp, r7
   80eca:	f85d 7b04 	ldr.w	r7, [sp], #4
   80ece:	4770      	bx	lr
   80ed0:	400e1a50 	.word	0x400e1a50
   80ed4:	a5000001 	.word	0xa5000001

00080ed8 <wdt_get_status>:
 * \brief Check the watchdog timer status.
 *
 * \return Bitmask of watchdog timer status.
 */
uint32_t wdt_get_status(Wdt *p_wdt)
{
   80ed8:	b480      	push	{r7}
   80eda:	b083      	sub	sp, #12
   80edc:	af00      	add	r7, sp, #0
   80ede:	6078      	str	r0, [r7, #4]
	return p_wdt->WDT_SR;
   80ee0:	687b      	ldr	r3, [r7, #4]
   80ee2:	689b      	ldr	r3, [r3, #8]
}
   80ee4:	4618      	mov	r0, r3
   80ee6:	370c      	adds	r7, #12
   80ee8:	46bd      	mov	sp, r7
   80eea:	f85d 7b04 	ldr.w	r7, [sp], #4
   80eee:	4770      	bx	lr

00080ef0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80ef0:	b480      	push	{r7}
   80ef2:	af00      	add	r7, sp, #0
	while (1) {
	}
   80ef4:	e7fe      	b.n	80ef4 <Dummy_Handler+0x4>
   80ef6:	bf00      	nop

00080ef8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80ef8:	b580      	push	{r7, lr}
   80efa:	b082      	sub	sp, #8
   80efc:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   80efe:	4b1e      	ldr	r3, [pc, #120]	; (80f78 <Reset_Handler+0x80>)
   80f00:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   80f02:	4b1e      	ldr	r3, [pc, #120]	; (80f7c <Reset_Handler+0x84>)
   80f04:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   80f06:	687a      	ldr	r2, [r7, #4]
   80f08:	683b      	ldr	r3, [r7, #0]
   80f0a:	429a      	cmp	r2, r3
   80f0c:	d00c      	beq.n	80f28 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   80f0e:	e007      	b.n	80f20 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   80f10:	683b      	ldr	r3, [r7, #0]
   80f12:	1d1a      	adds	r2, r3, #4
   80f14:	603a      	str	r2, [r7, #0]
   80f16:	687a      	ldr	r2, [r7, #4]
   80f18:	1d11      	adds	r1, r2, #4
   80f1a:	6079      	str	r1, [r7, #4]
   80f1c:	6812      	ldr	r2, [r2, #0]
   80f1e:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80f20:	683a      	ldr	r2, [r7, #0]
   80f22:	4b17      	ldr	r3, [pc, #92]	; (80f80 <Reset_Handler+0x88>)
   80f24:	429a      	cmp	r2, r3
   80f26:	d3f3      	bcc.n	80f10 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f28:	4b16      	ldr	r3, [pc, #88]	; (80f84 <Reset_Handler+0x8c>)
   80f2a:	603b      	str	r3, [r7, #0]
   80f2c:	e004      	b.n	80f38 <Reset_Handler+0x40>
		*pDest++ = 0;
   80f2e:	683b      	ldr	r3, [r7, #0]
   80f30:	1d1a      	adds	r2, r3, #4
   80f32:	603a      	str	r2, [r7, #0]
   80f34:	2200      	movs	r2, #0
   80f36:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f38:	683a      	ldr	r2, [r7, #0]
   80f3a:	4b13      	ldr	r3, [pc, #76]	; (80f88 <Reset_Handler+0x90>)
   80f3c:	429a      	cmp	r2, r3
   80f3e:	d3f6      	bcc.n	80f2e <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   80f40:	4b12      	ldr	r3, [pc, #72]	; (80f8c <Reset_Handler+0x94>)
   80f42:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80f44:	4a12      	ldr	r2, [pc, #72]	; (80f90 <Reset_Handler+0x98>)
   80f46:	687b      	ldr	r3, [r7, #4]
   80f48:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80f4c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80f50:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80f52:	687b      	ldr	r3, [r7, #4]
   80f54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   80f58:	d309      	bcc.n	80f6e <Reset_Handler+0x76>
   80f5a:	687a      	ldr	r2, [r7, #4]
   80f5c:	4b0d      	ldr	r3, [pc, #52]	; (80f94 <Reset_Handler+0x9c>)
   80f5e:	429a      	cmp	r2, r3
   80f60:	d805      	bhi.n	80f6e <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80f62:	4b0b      	ldr	r3, [pc, #44]	; (80f90 <Reset_Handler+0x98>)
   80f64:	4a0a      	ldr	r2, [pc, #40]	; (80f90 <Reset_Handler+0x98>)
   80f66:	6892      	ldr	r2, [r2, #8]
   80f68:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80f6c:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80f6e:	4b0a      	ldr	r3, [pc, #40]	; (80f98 <Reset_Handler+0xa0>)
   80f70:	4798      	blx	r3

	/* Branch to main function */
	main();
   80f72:	4b0a      	ldr	r3, [pc, #40]	; (80f9c <Reset_Handler+0xa4>)
   80f74:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   80f76:	e7fe      	b.n	80f76 <Reset_Handler+0x7e>
   80f78:	00083df0 	.word	0x00083df0
   80f7c:	20070000 	.word	0x20070000
   80f80:	20070438 	.word	0x20070438
   80f84:	20070438 	.word	0x20070438
   80f88:	2007a620 	.word	0x2007a620
   80f8c:	00080000 	.word	0x00080000
   80f90:	e000ed00 	.word	0xe000ed00
   80f94:	200fffff 	.word	0x200fffff
   80f98:	00083a5d 	.word	0x00083a5d
   80f9c:	0008378d 	.word	0x0008378d

00080fa0 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   80fa0:	b480      	push	{r7}
   80fa2:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80fa4:	4b56      	ldr	r3, [pc, #344]	; (81100 <SystemCoreClockUpdate+0x160>)
   80fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80fa8:	f003 0303 	and.w	r3, r3, #3
   80fac:	2b03      	cmp	r3, #3
   80fae:	f200 808a 	bhi.w	810c6 <SystemCoreClockUpdate+0x126>
   80fb2:	a101      	add	r1, pc, #4	; (adr r1, 80fb8 <SystemCoreClockUpdate+0x18>)
   80fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   80fb8:	00080fc9 	.word	0x00080fc9
   80fbc:	00080fe9 	.word	0x00080fe9
   80fc0:	00081039 	.word	0x00081039
   80fc4:	00081039 	.word	0x00081039
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80fc8:	4b4e      	ldr	r3, [pc, #312]	; (81104 <SystemCoreClockUpdate+0x164>)
   80fca:	695b      	ldr	r3, [r3, #20]
   80fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
   80fd0:	2b00      	cmp	r3, #0
   80fd2:	d004      	beq.n	80fde <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80fd4:	4b4c      	ldr	r3, [pc, #304]	; (81108 <SystemCoreClockUpdate+0x168>)
   80fd6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80fda:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   80fdc:	e073      	b.n	810c6 <SystemCoreClockUpdate+0x126>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80fde:	4b4a      	ldr	r3, [pc, #296]	; (81108 <SystemCoreClockUpdate+0x168>)
   80fe0:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   80fe4:	601a      	str	r2, [r3, #0]
		}
		break;
   80fe6:	e06e      	b.n	810c6 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80fe8:	4b45      	ldr	r3, [pc, #276]	; (81100 <SystemCoreClockUpdate+0x160>)
   80fea:	6a1b      	ldr	r3, [r3, #32]
   80fec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80ff0:	2b00      	cmp	r3, #0
   80ff2:	d003      	beq.n	80ffc <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ff4:	4b44      	ldr	r3, [pc, #272]	; (81108 <SystemCoreClockUpdate+0x168>)
   80ff6:	4a45      	ldr	r2, [pc, #276]	; (8110c <SystemCoreClockUpdate+0x16c>)
   80ff8:	601a      	str	r2, [r3, #0]
   80ffa:	e01c      	b.n	81036 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ffc:	4b42      	ldr	r3, [pc, #264]	; (81108 <SystemCoreClockUpdate+0x168>)
   80ffe:	4a44      	ldr	r2, [pc, #272]	; (81110 <SystemCoreClockUpdate+0x170>)
   81000:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81002:	4b3f      	ldr	r3, [pc, #252]	; (81100 <SystemCoreClockUpdate+0x160>)
   81004:	6a1b      	ldr	r3, [r3, #32]
   81006:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8100a:	2b10      	cmp	r3, #16
   8100c:	d004      	beq.n	81018 <SystemCoreClockUpdate+0x78>
   8100e:	2b20      	cmp	r3, #32
   81010:	d008      	beq.n	81024 <SystemCoreClockUpdate+0x84>
   81012:	2b00      	cmp	r3, #0
   81014:	d00e      	beq.n	81034 <SystemCoreClockUpdate+0x94>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   81016:	e00e      	b.n	81036 <SystemCoreClockUpdate+0x96>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81018:	4b3b      	ldr	r3, [pc, #236]	; (81108 <SystemCoreClockUpdate+0x168>)
   8101a:	681b      	ldr	r3, [r3, #0]
   8101c:	005a      	lsls	r2, r3, #1
   8101e:	4b3a      	ldr	r3, [pc, #232]	; (81108 <SystemCoreClockUpdate+0x168>)
   81020:	601a      	str	r2, [r3, #0]
				break;
   81022:	e008      	b.n	81036 <SystemCoreClockUpdate+0x96>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81024:	4b38      	ldr	r3, [pc, #224]	; (81108 <SystemCoreClockUpdate+0x168>)
   81026:	681a      	ldr	r2, [r3, #0]
   81028:	4613      	mov	r3, r2
   8102a:	005b      	lsls	r3, r3, #1
   8102c:	441a      	add	r2, r3
   8102e:	4b36      	ldr	r3, [pc, #216]	; (81108 <SystemCoreClockUpdate+0x168>)
   81030:	601a      	str	r2, [r3, #0]
				break;
   81032:	e000      	b.n	81036 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   81034:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
   81036:	e046      	b.n	810c6 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81038:	4b31      	ldr	r3, [pc, #196]	; (81100 <SystemCoreClockUpdate+0x160>)
   8103a:	6a1b      	ldr	r3, [r3, #32]
   8103c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81040:	2b00      	cmp	r3, #0
   81042:	d003      	beq.n	8104c <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81044:	4b30      	ldr	r3, [pc, #192]	; (81108 <SystemCoreClockUpdate+0x168>)
   81046:	4a31      	ldr	r2, [pc, #196]	; (8110c <SystemCoreClockUpdate+0x16c>)
   81048:	601a      	str	r2, [r3, #0]
   8104a:	e01c      	b.n	81086 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8104c:	4b2e      	ldr	r3, [pc, #184]	; (81108 <SystemCoreClockUpdate+0x168>)
   8104e:	4a30      	ldr	r2, [pc, #192]	; (81110 <SystemCoreClockUpdate+0x170>)
   81050:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81052:	4b2b      	ldr	r3, [pc, #172]	; (81100 <SystemCoreClockUpdate+0x160>)
   81054:	6a1b      	ldr	r3, [r3, #32]
   81056:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8105a:	2b10      	cmp	r3, #16
   8105c:	d004      	beq.n	81068 <SystemCoreClockUpdate+0xc8>
   8105e:	2b20      	cmp	r3, #32
   81060:	d008      	beq.n	81074 <SystemCoreClockUpdate+0xd4>
   81062:	2b00      	cmp	r3, #0
   81064:	d00e      	beq.n	81084 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   81066:	e00e      	b.n	81086 <SystemCoreClockUpdate+0xe6>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81068:	4b27      	ldr	r3, [pc, #156]	; (81108 <SystemCoreClockUpdate+0x168>)
   8106a:	681b      	ldr	r3, [r3, #0]
   8106c:	005a      	lsls	r2, r3, #1
   8106e:	4b26      	ldr	r3, [pc, #152]	; (81108 <SystemCoreClockUpdate+0x168>)
   81070:	601a      	str	r2, [r3, #0]
				break;
   81072:	e008      	b.n	81086 <SystemCoreClockUpdate+0xe6>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81074:	4b24      	ldr	r3, [pc, #144]	; (81108 <SystemCoreClockUpdate+0x168>)
   81076:	681a      	ldr	r2, [r3, #0]
   81078:	4613      	mov	r3, r2
   8107a:	005b      	lsls	r3, r3, #1
   8107c:	441a      	add	r2, r3
   8107e:	4b22      	ldr	r3, [pc, #136]	; (81108 <SystemCoreClockUpdate+0x168>)
   81080:	601a      	str	r2, [r3, #0]
				break;
   81082:	e000      	b.n	81086 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   81084:	bf00      	nop
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81086:	4b1e      	ldr	r3, [pc, #120]	; (81100 <SystemCoreClockUpdate+0x160>)
   81088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8108a:	f003 0303 	and.w	r3, r3, #3
   8108e:	2b02      	cmp	r3, #2
   81090:	d115      	bne.n	810be <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81092:	4b1b      	ldr	r3, [pc, #108]	; (81100 <SystemCoreClockUpdate+0x160>)
   81094:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   81096:	4b1f      	ldr	r3, [pc, #124]	; (81114 <SystemCoreClockUpdate+0x174>)
   81098:	4013      	ands	r3, r2
   8109a:	0c1b      	lsrs	r3, r3, #16
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   8109c:	3301      	adds	r3, #1
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8109e:	4a1a      	ldr	r2, [pc, #104]	; (81108 <SystemCoreClockUpdate+0x168>)
   810a0:	6812      	ldr	r2, [r2, #0]
   810a2:	fb02 f203 	mul.w	r2, r2, r3
   810a6:	4b18      	ldr	r3, [pc, #96]	; (81108 <SystemCoreClockUpdate+0x168>)
   810a8:	601a      	str	r2, [r3, #0]
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   810aa:	4b17      	ldr	r3, [pc, #92]	; (81108 <SystemCoreClockUpdate+0x168>)
   810ac:	681a      	ldr	r2, [r3, #0]
   810ae:	4b14      	ldr	r3, [pc, #80]	; (81100 <SystemCoreClockUpdate+0x160>)
   810b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   810b2:	b2db      	uxtb	r3, r3
   810b4:	fbb2 f2f3 	udiv	r2, r2, r3
   810b8:	4b13      	ldr	r3, [pc, #76]	; (81108 <SystemCoreClockUpdate+0x168>)
   810ba:	601a      	str	r2, [r3, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   810bc:	e002      	b.n	810c4 <SystemCoreClockUpdate+0x124>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   810be:	4b12      	ldr	r3, [pc, #72]	; (81108 <SystemCoreClockUpdate+0x168>)
   810c0:	4a15      	ldr	r2, [pc, #84]	; (81118 <SystemCoreClockUpdate+0x178>)
   810c2:	601a      	str	r2, [r3, #0]
		}
		break;
   810c4:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   810c6:	4b0e      	ldr	r3, [pc, #56]	; (81100 <SystemCoreClockUpdate+0x160>)
   810c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   810ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
   810ce:	2b70      	cmp	r3, #112	; 0x70
   810d0:	d108      	bne.n	810e4 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   810d2:	4b0d      	ldr	r3, [pc, #52]	; (81108 <SystemCoreClockUpdate+0x168>)
   810d4:	681a      	ldr	r2, [r3, #0]
   810d6:	4b11      	ldr	r3, [pc, #68]	; (8111c <SystemCoreClockUpdate+0x17c>)
   810d8:	fba3 1302 	umull	r1, r3, r3, r2
   810dc:	085a      	lsrs	r2, r3, #1
   810de:	4b0a      	ldr	r3, [pc, #40]	; (81108 <SystemCoreClockUpdate+0x168>)
   810e0:	601a      	str	r2, [r3, #0]
   810e2:	e009      	b.n	810f8 <SystemCoreClockUpdate+0x158>
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   810e4:	4b08      	ldr	r3, [pc, #32]	; (81108 <SystemCoreClockUpdate+0x168>)
   810e6:	681a      	ldr	r2, [r3, #0]
   810e8:	4b05      	ldr	r3, [pc, #20]	; (81100 <SystemCoreClockUpdate+0x160>)
   810ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   810ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
   810f0:	091b      	lsrs	r3, r3, #4
   810f2:	40da      	lsrs	r2, r3
   810f4:	4b04      	ldr	r3, [pc, #16]	; (81108 <SystemCoreClockUpdate+0x168>)
   810f6:	601a      	str	r2, [r3, #0]
			                          PMC_MCKR_PRES_Pos);
	}
}
   810f8:	46bd      	mov	sp, r7
   810fa:	f85d 7b04 	ldr.w	r7, [sp], #4
   810fe:	4770      	bx	lr
   81100:	400e0600 	.word	0x400e0600
   81104:	400e1a10 	.word	0x400e1a10
   81108:	20070000 	.word	0x20070000
   8110c:	00b71b00 	.word	0x00b71b00
   81110:	003d0900 	.word	0x003d0900
   81114:	07ff0000 	.word	0x07ff0000
   81118:	0e4e1c00 	.word	0x0e4e1c00
   8111c:	aaaaaaab 	.word	0xaaaaaaab

00081120 <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
   81120:	b480      	push	{r7}
   81122:	b083      	sub	sp, #12
   81124:	af00      	add	r7, sp, #0
   81126:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   81128:	687a      	ldr	r2, [r7, #4]
   8112a:	4b1f      	ldr	r3, [pc, #124]	; (811a8 <system_init_flash+0x88>)
   8112c:	429a      	cmp	r2, r3
   8112e:	d806      	bhi.n	8113e <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   81130:	4b1e      	ldr	r3, [pc, #120]	; (811ac <system_init_flash+0x8c>)
   81132:	2200      	movs	r2, #0
   81134:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   81136:	4b1e      	ldr	r3, [pc, #120]	; (811b0 <system_init_flash+0x90>)
   81138:	2200      	movs	r2, #0
   8113a:	601a      	str	r2, [r3, #0]
   8113c:	e02e      	b.n	8119c <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   8113e:	687a      	ldr	r2, [r7, #4]
   81140:	4b1c      	ldr	r3, [pc, #112]	; (811b4 <system_init_flash+0x94>)
   81142:	429a      	cmp	r2, r3
   81144:	d808      	bhi.n	81158 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   81146:	4b19      	ldr	r3, [pc, #100]	; (811ac <system_init_flash+0x8c>)
   81148:	f44f 7280 	mov.w	r2, #256	; 0x100
   8114c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8114e:	4b18      	ldr	r3, [pc, #96]	; (811b0 <system_init_flash+0x90>)
   81150:	f44f 7280 	mov.w	r2, #256	; 0x100
   81154:	601a      	str	r2, [r3, #0]
   81156:	e021      	b.n	8119c <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   81158:	687a      	ldr	r2, [r7, #4]
   8115a:	4b17      	ldr	r3, [pc, #92]	; (811b8 <system_init_flash+0x98>)
   8115c:	429a      	cmp	r2, r3
   8115e:	d808      	bhi.n	81172 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   81160:	4b12      	ldr	r3, [pc, #72]	; (811ac <system_init_flash+0x8c>)
   81162:	f44f 7200 	mov.w	r2, #512	; 0x200
   81166:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   81168:	4b11      	ldr	r3, [pc, #68]	; (811b0 <system_init_flash+0x90>)
   8116a:	f44f 7200 	mov.w	r2, #512	; 0x200
   8116e:	601a      	str	r2, [r3, #0]
   81170:	e014      	b.n	8119c <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   81172:	687a      	ldr	r2, [r7, #4]
   81174:	4b11      	ldr	r3, [pc, #68]	; (811bc <system_init_flash+0x9c>)
   81176:	429a      	cmp	r2, r3
   81178:	d808      	bhi.n	8118c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   8117a:	4b0c      	ldr	r3, [pc, #48]	; (811ac <system_init_flash+0x8c>)
   8117c:	f44f 7240 	mov.w	r2, #768	; 0x300
   81180:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   81182:	4b0b      	ldr	r3, [pc, #44]	; (811b0 <system_init_flash+0x90>)
   81184:	f44f 7240 	mov.w	r2, #768	; 0x300
   81188:	601a      	str	r2, [r3, #0]
   8118a:	e007      	b.n	8119c <system_init_flash+0x7c>
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   8118c:	4b07      	ldr	r3, [pc, #28]	; (811ac <system_init_flash+0x8c>)
   8118e:	f44f 6280 	mov.w	r2, #1024	; 0x400
   81192:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   81194:	4b06      	ldr	r3, [pc, #24]	; (811b0 <system_init_flash+0x90>)
   81196:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8119a:	601a      	str	r2, [r3, #0]
	}
}
   8119c:	370c      	adds	r7, #12
   8119e:	46bd      	mov	sp, r7
   811a0:	f85d 7b04 	ldr.w	r7, [sp], #4
   811a4:	4770      	bx	lr
   811a6:	bf00      	nop
   811a8:	0157529f 	.word	0x0157529f
   811ac:	400e0a00 	.word	0x400e0a00
   811b0:	400e0c00 	.word	0x400e0c00
   811b4:	0206cc7f 	.word	0x0206cc7f
   811b8:	0328b73f 	.word	0x0328b73f
   811bc:	04a62f7f 	.word	0x04a62f7f

000811c0 <vListInitialise>:
#include <stdlib.h>
#include "FreeRTOS.h"
#include "list.h"

void vListInitialise( List_t * const pxList )
{
   811c0:	b480      	push	{r7}
   811c2:	b083      	sub	sp, #12
   811c4:	af00      	add	r7, sp, #0
   811c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   811c8:	687b      	ldr	r3, [r7, #4]
   811ca:	f103 0208 	add.w	r2, r3, #8
   811ce:	687b      	ldr	r3, [r7, #4]
   811d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   811d2:	687b      	ldr	r3, [r7, #4]
   811d4:	f04f 32ff 	mov.w	r2, #4294967295
   811d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   811da:	687b      	ldr	r3, [r7, #4]
   811dc:	f103 0208 	add.w	r2, r3, #8
   811e0:	687b      	ldr	r3, [r7, #4]
   811e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   811e4:	687b      	ldr	r3, [r7, #4]
   811e6:	f103 0208 	add.w	r2, r3, #8
   811ea:	687b      	ldr	r3, [r7, #4]
   811ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
   811ee:	687b      	ldr	r3, [r7, #4]
   811f0:	2200      	movs	r2, #0
   811f2:	601a      	str	r2, [r3, #0]
}
   811f4:	370c      	adds	r7, #12
   811f6:	46bd      	mov	sp, r7
   811f8:	f85d 7b04 	ldr.w	r7, [sp], #4
   811fc:	4770      	bx	lr
   811fe:	bf00      	nop

00081200 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
   81200:	b480      	push	{r7}
   81202:	b083      	sub	sp, #12
   81204:	af00      	add	r7, sp, #0
   81206:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81208:	687b      	ldr	r3, [r7, #4]
   8120a:	2200      	movs	r2, #0
   8120c:	611a      	str	r2, [r3, #16]
}
   8120e:	370c      	adds	r7, #12
   81210:	46bd      	mov	sp, r7
   81212:	f85d 7b04 	ldr.w	r7, [sp], #4
   81216:	4770      	bx	lr

00081218 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   81218:	b480      	push	{r7}
   8121a:	b085      	sub	sp, #20
   8121c:	af00      	add	r7, sp, #0
   8121e:	6078      	str	r0, [r7, #4]
   81220:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   81222:	687b      	ldr	r3, [r7, #4]
   81224:	685b      	ldr	r3, [r3, #4]
   81226:	60fb      	str	r3, [r7, #12]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   81228:	683b      	ldr	r3, [r7, #0]
   8122a:	68fa      	ldr	r2, [r7, #12]
   8122c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   8122e:	68fb      	ldr	r3, [r7, #12]
   81230:	689a      	ldr	r2, [r3, #8]
   81232:	683b      	ldr	r3, [r7, #0]
   81234:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
   81236:	68fb      	ldr	r3, [r7, #12]
   81238:	689b      	ldr	r3, [r3, #8]
   8123a:	683a      	ldr	r2, [r7, #0]
   8123c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   8123e:	68fb      	ldr	r3, [r7, #12]
   81240:	683a      	ldr	r2, [r7, #0]
   81242:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81244:	683b      	ldr	r3, [r7, #0]
   81246:	687a      	ldr	r2, [r7, #4]
   81248:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   8124a:	687b      	ldr	r3, [r7, #4]
   8124c:	681b      	ldr	r3, [r3, #0]
   8124e:	1c5a      	adds	r2, r3, #1
   81250:	687b      	ldr	r3, [r7, #4]
   81252:	601a      	str	r2, [r3, #0]
}
   81254:	3714      	adds	r7, #20
   81256:	46bd      	mov	sp, r7
   81258:	f85d 7b04 	ldr.w	r7, [sp], #4
   8125c:	4770      	bx	lr
   8125e:	bf00      	nop

00081260 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   81260:	b480      	push	{r7}
   81262:	b085      	sub	sp, #20
   81264:	af00      	add	r7, sp, #0
   81266:	6078      	str	r0, [r7, #4]
   81268:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
   8126a:	683b      	ldr	r3, [r7, #0]
   8126c:	681b      	ldr	r3, [r3, #0]
   8126e:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same xItemValue value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81270:	68bb      	ldr	r3, [r7, #8]
   81272:	f1b3 3fff 	cmp.w	r3, #4294967295
   81276:	d103      	bne.n	81280 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81278:	687b      	ldr	r3, [r7, #4]
   8127a:	691b      	ldr	r3, [r3, #16]
   8127c:	60fb      	str	r3, [r7, #12]
   8127e:	e00c      	b.n	8129a <vListInsert+0x3a>
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   81280:	687b      	ldr	r3, [r7, #4]
   81282:	3308      	adds	r3, #8
   81284:	60fb      	str	r3, [r7, #12]
   81286:	e002      	b.n	8128e <vListInsert+0x2e>
   81288:	68fb      	ldr	r3, [r7, #12]
   8128a:	685b      	ldr	r3, [r3, #4]
   8128c:	60fb      	str	r3, [r7, #12]
   8128e:	68fb      	ldr	r3, [r7, #12]
   81290:	685b      	ldr	r3, [r3, #4]
   81292:	681a      	ldr	r2, [r3, #0]
   81294:	68bb      	ldr	r3, [r7, #8]
   81296:	429a      	cmp	r2, r3
   81298:	d9f6      	bls.n	81288 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   8129a:	68fb      	ldr	r3, [r7, #12]
   8129c:	685a      	ldr	r2, [r3, #4]
   8129e:	683b      	ldr	r3, [r7, #0]
   812a0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
   812a2:	683b      	ldr	r3, [r7, #0]
   812a4:	685b      	ldr	r3, [r3, #4]
   812a6:	683a      	ldr	r2, [r7, #0]
   812a8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   812aa:	683b      	ldr	r3, [r7, #0]
   812ac:	68fa      	ldr	r2, [r7, #12]
   812ae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
   812b0:	68fb      	ldr	r3, [r7, #12]
   812b2:	683a      	ldr	r2, [r7, #0]
   812b4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   812b6:	683b      	ldr	r3, [r7, #0]
   812b8:	687a      	ldr	r2, [r7, #4]
   812ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   812bc:	687b      	ldr	r3, [r7, #4]
   812be:	681b      	ldr	r3, [r3, #0]
   812c0:	1c5a      	adds	r2, r3, #1
   812c2:	687b      	ldr	r3, [r7, #4]
   812c4:	601a      	str	r2, [r3, #0]
}
   812c6:	3714      	adds	r7, #20
   812c8:	46bd      	mov	sp, r7
   812ca:	f85d 7b04 	ldr.w	r7, [sp], #4
   812ce:	4770      	bx	lr

000812d0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   812d0:	b480      	push	{r7}
   812d2:	b085      	sub	sp, #20
   812d4:	af00      	add	r7, sp, #0
   812d6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   812d8:	687b      	ldr	r3, [r7, #4]
   812da:	691b      	ldr	r3, [r3, #16]
   812dc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   812de:	687b      	ldr	r3, [r7, #4]
   812e0:	685b      	ldr	r3, [r3, #4]
   812e2:	687a      	ldr	r2, [r7, #4]
   812e4:	6892      	ldr	r2, [r2, #8]
   812e6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   812e8:	687b      	ldr	r3, [r7, #4]
   812ea:	689b      	ldr	r3, [r3, #8]
   812ec:	687a      	ldr	r2, [r7, #4]
   812ee:	6852      	ldr	r2, [r2, #4]
   812f0:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   812f2:	68fb      	ldr	r3, [r7, #12]
   812f4:	685a      	ldr	r2, [r3, #4]
   812f6:	687b      	ldr	r3, [r7, #4]
   812f8:	429a      	cmp	r2, r3
   812fa:	d103      	bne.n	81304 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   812fc:	687b      	ldr	r3, [r7, #4]
   812fe:	689a      	ldr	r2, [r3, #8]
   81300:	68fb      	ldr	r3, [r7, #12]
   81302:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   81304:	687b      	ldr	r3, [r7, #4]
   81306:	2200      	movs	r2, #0
   81308:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   8130a:	68fb      	ldr	r3, [r7, #12]
   8130c:	681b      	ldr	r3, [r3, #0]
   8130e:	1e5a      	subs	r2, r3, #1
   81310:	68fb      	ldr	r3, [r7, #12]
   81312:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   81314:	68fb      	ldr	r3, [r7, #12]
   81316:	681b      	ldr	r3, [r3, #0]
}
   81318:	4618      	mov	r0, r3
   8131a:	3714      	adds	r7, #20
   8131c:	46bd      	mov	sp, r7
   8131e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81322:	4770      	bx	lr

00081324 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   81324:	b480      	push	{r7}
   81326:	b085      	sub	sp, #20
   81328:	af00      	add	r7, sp, #0
   8132a:	60f8      	str	r0, [r7, #12]
   8132c:	60b9      	str	r1, [r7, #8]
   8132e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   81330:	68fb      	ldr	r3, [r7, #12]
   81332:	3b04      	subs	r3, #4
   81334:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81336:	68fb      	ldr	r3, [r7, #12]
   81338:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   8133c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   8133e:	68fb      	ldr	r3, [r7, #12]
   81340:	3b04      	subs	r3, #4
   81342:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
   81344:	68ba      	ldr	r2, [r7, #8]
   81346:	68fb      	ldr	r3, [r7, #12]
   81348:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   8134a:	68fb      	ldr	r3, [r7, #12]
   8134c:	3b04      	subs	r3, #4
   8134e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   81350:	4a09      	ldr	r2, [pc, #36]	; (81378 <pxPortInitialiseStack+0x54>)
   81352:	68fb      	ldr	r3, [r7, #12]
   81354:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   81356:	68fb      	ldr	r3, [r7, #12]
   81358:	3b14      	subs	r3, #20
   8135a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   8135c:	687a      	ldr	r2, [r7, #4]
   8135e:	68fb      	ldr	r3, [r7, #12]
   81360:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   81362:	68fb      	ldr	r3, [r7, #12]
   81364:	3b20      	subs	r3, #32
   81366:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   81368:	68fb      	ldr	r3, [r7, #12]
}
   8136a:	4618      	mov	r0, r3
   8136c:	3714      	adds	r7, #20
   8136e:	46bd      	mov	sp, r7
   81370:	f85d 7b04 	ldr.w	r7, [sp], #4
   81374:	4770      	bx	lr
   81376:	bf00      	nop
   81378:	0008137d 	.word	0x0008137d

0008137c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   8137c:	b580      	push	{r7, lr}
   8137e:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   81380:	4b05      	ldr	r3, [pc, #20]	; (81398 <prvTaskExitError+0x1c>)
   81382:	681b      	ldr	r3, [r3, #0]
   81384:	f1b3 3fff 	cmp.w	r3, #4294967295
   81388:	d002      	beq.n	81390 <prvTaskExitError+0x14>
   8138a:	4b04      	ldr	r3, [pc, #16]	; (8139c <prvTaskExitError+0x20>)
   8138c:	4798      	blx	r3
   8138e:	e7fe      	b.n	8138e <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
   81390:	4b02      	ldr	r3, [pc, #8]	; (8139c <prvTaskExitError+0x20>)
   81392:	4798      	blx	r3
	for( ;; );
   81394:	e7fe      	b.n	81394 <prvTaskExitError+0x18>
   81396:	bf00      	nop
   81398:	20070004 	.word	0x20070004
   8139c:	00081549 	.word	0x00081549

000813a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   813a0:	4b07      	ldr	r3, [pc, #28]	; (813c0 <pxCurrentTCBConst2>)
   813a2:	6819      	ldr	r1, [r3, #0]
   813a4:	6808      	ldr	r0, [r1, #0]
   813a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   813aa:	f380 8809 	msr	PSP, r0
   813ae:	f3bf 8f6f 	isb	sy
   813b2:	f04f 0000 	mov.w	r0, #0
   813b6:	f380 8811 	msr	BASEPRI, r0
   813ba:	f04e 0e0d 	orr.w	lr, lr, #13
   813be:	4770      	bx	lr

000813c0 <pxCurrentTCBConst2>:
   813c0:	2007a4e4 	.word	0x2007a4e4

000813c4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   813c4:	4806      	ldr	r0, [pc, #24]	; (813e0 <prvPortStartFirstTask+0x1c>)
   813c6:	6800      	ldr	r0, [r0, #0]
   813c8:	6800      	ldr	r0, [r0, #0]
   813ca:	f380 8808 	msr	MSP, r0
   813ce:	b662      	cpsie	i
   813d0:	b661      	cpsie	f
   813d2:	f3bf 8f4f 	dsb	sy
   813d6:	f3bf 8f6f 	isb	sy
   813da:	df00      	svc	0
   813dc:	bf00      	nop
   813de:	0000      	.short	0x0000
   813e0:	e000ed08 	.word	0xe000ed08

000813e4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   813e4:	b580      	push	{r7, lr}
   813e6:	b084      	sub	sp, #16
   813e8:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   813ea:	4b28      	ldr	r3, [pc, #160]	; (8148c <xPortStartScheduler+0xa8>)
   813ec:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   813ee:	68fb      	ldr	r3, [r7, #12]
   813f0:	781b      	ldrb	r3, [r3, #0]
   813f2:	b2db      	uxtb	r3, r3
   813f4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   813f6:	68fb      	ldr	r3, [r7, #12]
   813f8:	22ff      	movs	r2, #255	; 0xff
   813fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   813fc:	68fb      	ldr	r3, [r7, #12]
   813fe:	781b      	ldrb	r3, [r3, #0]
   81400:	b2db      	uxtb	r3, r3
   81402:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   81404:	79fb      	ldrb	r3, [r7, #7]
   81406:	b2db      	uxtb	r3, r3
   81408:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
   8140c:	b2da      	uxtb	r2, r3
   8140e:	4b20      	ldr	r3, [pc, #128]	; (81490 <xPortStartScheduler+0xac>)
   81410:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   81412:	4b20      	ldr	r3, [pc, #128]	; (81494 <xPortStartScheduler+0xb0>)
   81414:	2207      	movs	r2, #7
   81416:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   81418:	e009      	b.n	8142e <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
   8141a:	4b1e      	ldr	r3, [pc, #120]	; (81494 <xPortStartScheduler+0xb0>)
   8141c:	681b      	ldr	r3, [r3, #0]
   8141e:	1e5a      	subs	r2, r3, #1
   81420:	4b1c      	ldr	r3, [pc, #112]	; (81494 <xPortStartScheduler+0xb0>)
   81422:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   81424:	79fb      	ldrb	r3, [r7, #7]
   81426:	b2db      	uxtb	r3, r3
   81428:	005b      	lsls	r3, r3, #1
   8142a:	b2db      	uxtb	r3, r3
   8142c:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   8142e:	79fb      	ldrb	r3, [r7, #7]
   81430:	b2db      	uxtb	r3, r3
   81432:	b2db      	uxtb	r3, r3
   81434:	b25b      	sxtb	r3, r3
   81436:	2b00      	cmp	r3, #0
   81438:	dbef      	blt.n	8141a <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   8143a:	4b16      	ldr	r3, [pc, #88]	; (81494 <xPortStartScheduler+0xb0>)
   8143c:	681b      	ldr	r3, [r3, #0]
   8143e:	021a      	lsls	r2, r3, #8
   81440:	4b14      	ldr	r3, [pc, #80]	; (81494 <xPortStartScheduler+0xb0>)
   81442:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   81444:	4b13      	ldr	r3, [pc, #76]	; (81494 <xPortStartScheduler+0xb0>)
   81446:	681b      	ldr	r3, [r3, #0]
   81448:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   8144c:	4b11      	ldr	r3, [pc, #68]	; (81494 <xPortStartScheduler+0xb0>)
   8144e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   81450:	68bb      	ldr	r3, [r7, #8]
   81452:	b2da      	uxtb	r2, r3
   81454:	68fb      	ldr	r3, [r7, #12]
   81456:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   81458:	4b0f      	ldr	r3, [pc, #60]	; (81498 <xPortStartScheduler+0xb4>)
   8145a:	4a0f      	ldr	r2, [pc, #60]	; (81498 <xPortStartScheduler+0xb4>)
   8145c:	6812      	ldr	r2, [r2, #0]
   8145e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   81462:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81464:	4b0c      	ldr	r3, [pc, #48]	; (81498 <xPortStartScheduler+0xb4>)
   81466:	4a0c      	ldr	r2, [pc, #48]	; (81498 <xPortStartScheduler+0xb4>)
   81468:	6812      	ldr	r2, [r2, #0]
   8146a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   8146e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81470:	4b0a      	ldr	r3, [pc, #40]	; (8149c <xPortStartScheduler+0xb8>)
   81472:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81474:	4b0a      	ldr	r3, [pc, #40]	; (814a0 <xPortStartScheduler+0xbc>)
   81476:	2200      	movs	r2, #0
   81478:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   8147a:	4b0a      	ldr	r3, [pc, #40]	; (814a4 <xPortStartScheduler+0xc0>)
   8147c:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
   8147e:	4b0a      	ldr	r3, [pc, #40]	; (814a8 <xPortStartScheduler+0xc4>)
   81480:	4798      	blx	r3

	/* Should not get here! */
	return 0;
   81482:	2300      	movs	r3, #0
}
   81484:	4618      	mov	r0, r3
   81486:	3710      	adds	r7, #16
   81488:	46bd      	mov	sp, r7
   8148a:	bd80      	pop	{r7, pc}
   8148c:	e000e400 	.word	0xe000e400
   81490:	200704c4 	.word	0x200704c4
   81494:	200704c8 	.word	0x200704c8
   81498:	e000ed20 	.word	0xe000ed20
   8149c:	000815dd 	.word	0x000815dd
   814a0:	20070004 	.word	0x20070004
   814a4:	000813c5 	.word	0x000813c5
   814a8:	0008137d 	.word	0x0008137d

000814ac <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
   814ac:	b480      	push	{r7}
   814ae:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   814b0:	4b05      	ldr	r3, [pc, #20]	; (814c8 <vPortYield+0x1c>)
   814b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   814b6:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
   814b8:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   814bc:	f3bf 8f6f 	isb	sy
}
   814c0:	46bd      	mov	sp, r7
   814c2:	f85d 7b04 	ldr.w	r7, [sp], #4
   814c6:	4770      	bx	lr
   814c8:	e000ed04 	.word	0xe000ed04

000814cc <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   814cc:	b580      	push	{r7, lr}
   814ce:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
   814d0:	4b0c      	ldr	r3, [pc, #48]	; (81504 <vPortEnterCritical+0x38>)
   814d2:	4798      	blx	r3
	uxCriticalNesting++;
   814d4:	4b0c      	ldr	r3, [pc, #48]	; (81508 <vPortEnterCritical+0x3c>)
   814d6:	681b      	ldr	r3, [r3, #0]
   814d8:	1c5a      	adds	r2, r3, #1
   814da:	4b0b      	ldr	r3, [pc, #44]	; (81508 <vPortEnterCritical+0x3c>)
   814dc:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
   814de:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   814e2:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   814e6:	4b08      	ldr	r3, [pc, #32]	; (81508 <vPortEnterCritical+0x3c>)
   814e8:	681b      	ldr	r3, [r3, #0]
   814ea:	2b01      	cmp	r3, #1
   814ec:	d108      	bne.n	81500 <vPortEnterCritical+0x34>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   814ee:	4b07      	ldr	r3, [pc, #28]	; (8150c <vPortEnterCritical+0x40>)
   814f0:	681b      	ldr	r3, [r3, #0]
   814f2:	f003 031f 	and.w	r3, r3, #31
   814f6:	2b00      	cmp	r3, #0
   814f8:	d002      	beq.n	81500 <vPortEnterCritical+0x34>
   814fa:	4b02      	ldr	r3, [pc, #8]	; (81504 <vPortEnterCritical+0x38>)
   814fc:	4798      	blx	r3
   814fe:	e7fe      	b.n	814fe <vPortEnterCritical+0x32>
	}
}
   81500:	bd80      	pop	{r7, pc}
   81502:	bf00      	nop
   81504:	00081549 	.word	0x00081549
   81508:	20070004 	.word	0x20070004
   8150c:	e000ed04 	.word	0xe000ed04

00081510 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81510:	b580      	push	{r7, lr}
   81512:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   81514:	4b09      	ldr	r3, [pc, #36]	; (8153c <vPortExitCritical+0x2c>)
   81516:	681b      	ldr	r3, [r3, #0]
   81518:	2b00      	cmp	r3, #0
   8151a:	d102      	bne.n	81522 <vPortExitCritical+0x12>
   8151c:	4b08      	ldr	r3, [pc, #32]	; (81540 <vPortExitCritical+0x30>)
   8151e:	4798      	blx	r3
   81520:	e7fe      	b.n	81520 <vPortExitCritical+0x10>
	uxCriticalNesting--;
   81522:	4b06      	ldr	r3, [pc, #24]	; (8153c <vPortExitCritical+0x2c>)
   81524:	681b      	ldr	r3, [r3, #0]
   81526:	1e5a      	subs	r2, r3, #1
   81528:	4b04      	ldr	r3, [pc, #16]	; (8153c <vPortExitCritical+0x2c>)
   8152a:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   8152c:	4b03      	ldr	r3, [pc, #12]	; (8153c <vPortExitCritical+0x2c>)
   8152e:	681b      	ldr	r3, [r3, #0]
   81530:	2b00      	cmp	r3, #0
   81532:	d102      	bne.n	8153a <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
   81534:	2000      	movs	r0, #0
   81536:	4b03      	ldr	r3, [pc, #12]	; (81544 <vPortExitCritical+0x34>)
   81538:	4798      	blx	r3
	}
}
   8153a:	bd80      	pop	{r7, pc}
   8153c:	20070004 	.word	0x20070004
   81540:	00081549 	.word	0x00081549
   81544:	0008155d 	.word	0x0008155d

00081548 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81548:	f3ef 8011 	mrs	r0, BASEPRI
   8154c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81550:	f381 8811 	msr	BASEPRI, r1
   81554:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
   81556:	2300      	movs	r3, #0
}
   81558:	4618      	mov	r0, r3
   8155a:	bf00      	nop

0008155c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
   8155c:	f380 8811 	msr	BASEPRI, r0
   81560:	4770      	bx	lr
   81562:	bf00      	nop

00081564 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   81564:	f3ef 8009 	mrs	r0, PSP
   81568:	f3bf 8f6f 	isb	sy
   8156c:	4b0d      	ldr	r3, [pc, #52]	; (815a4 <pxCurrentTCBConst>)
   8156e:	681a      	ldr	r2, [r3, #0]
   81570:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81574:	6010      	str	r0, [r2, #0]
   81576:	e92d 4008 	stmdb	sp!, {r3, lr}
   8157a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8157e:	f380 8811 	msr	BASEPRI, r0
   81582:	f001 f973 	bl	8286c <vTaskSwitchContext>
   81586:	f04f 0000 	mov.w	r0, #0
   8158a:	f380 8811 	msr	BASEPRI, r0
   8158e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81592:	6819      	ldr	r1, [r3, #0]
   81594:	6808      	ldr	r0, [r1, #0]
   81596:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8159a:	f380 8809 	msr	PSP, r0
   8159e:	f3bf 8f6f 	isb	sy
   815a2:	4770      	bx	lr

000815a4 <pxCurrentTCBConst>:
   815a4:	2007a4e4 	.word	0x2007a4e4

000815a8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )				// This is the actual subroutine that handles the Systick interrupt.
{
   815a8:	b580      	push	{r7, lr}
   815aa:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   815ac:	4b07      	ldr	r3, [pc, #28]	; (815cc <SysTick_Handler+0x24>)
   815ae:	4798      	blx	r3
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )		// xTaskIncrementTick is contained in tasks.c, it increments the tick
   815b0:	4b07      	ldr	r3, [pc, #28]	; (815d0 <SysTick_Handler+0x28>)
   815b2:	4798      	blx	r3
   815b4:	4603      	mov	r3, r0
   815b6:	2b00      	cmp	r3, #0
   815b8:	d003      	beq.n	815c2 <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   815ba:	4b06      	ldr	r3, [pc, #24]	; (815d4 <SysTick_Handler+0x2c>)
   815bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   815c0:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   815c2:	2000      	movs	r0, #0
   815c4:	4b04      	ldr	r3, [pc, #16]	; (815d8 <SysTick_Handler+0x30>)
   815c6:	4798      	blx	r3
}
   815c8:	bd80      	pop	{r7, pc}
   815ca:	bf00      	nop
   815cc:	00081549 	.word	0x00081549
   815d0:	000826f1 	.word	0x000826f1
   815d4:	e000ed04 	.word	0xe000ed04
   815d8:	0008155d 	.word	0x0008155d

000815dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   815dc:	b480      	push	{r7}
   815de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   815e0:	4b07      	ldr	r3, [pc, #28]	; (81600 <vPortSetupTimerInterrupt+0x24>)
   815e2:	4a08      	ldr	r2, [pc, #32]	; (81604 <vPortSetupTimerInterrupt+0x28>)
   815e4:	6811      	ldr	r1, [r2, #0]
   815e6:	4a08      	ldr	r2, [pc, #32]	; (81608 <vPortSetupTimerInterrupt+0x2c>)
   815e8:	fba2 0201 	umull	r0, r2, r2, r1
   815ec:	08d2      	lsrs	r2, r2, #3
   815ee:	3a01      	subs	r2, #1
   815f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   815f2:	4b06      	ldr	r3, [pc, #24]	; (8160c <vPortSetupTimerInterrupt+0x30>)
   815f4:	2207      	movs	r2, #7
   815f6:	601a      	str	r2, [r3, #0]
}
   815f8:	46bd      	mov	sp, r7
   815fa:	f85d 7b04 	ldr.w	r7, [sp], #4
   815fe:	4770      	bx	lr
   81600:	e000e014 	.word	0xe000e014
   81604:	20070000 	.word	0x20070000
   81608:	cccccccd 	.word	0xcccccccd
   8160c:	e000e010 	.word	0xe000e010

00081610 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   81610:	b580      	push	{r7, lr}
   81612:	b082      	sub	sp, #8
   81614:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
   81616:	f3ef 8305 	mrs	r3, IPSR
   8161a:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   8161c:	687b      	ldr	r3, [r7, #4]
   8161e:	2b0f      	cmp	r3, #15
   81620:	d90c      	bls.n	8163c <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   81622:	4a0d      	ldr	r2, [pc, #52]	; (81658 <vPortValidateInterruptPriority+0x48>)
   81624:	687b      	ldr	r3, [r7, #4]
   81626:	4413      	add	r3, r2
   81628:	781b      	ldrb	r3, [r3, #0]
   8162a:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   8162c:	4b0b      	ldr	r3, [pc, #44]	; (8165c <vPortValidateInterruptPriority+0x4c>)
   8162e:	781b      	ldrb	r3, [r3, #0]
   81630:	78fa      	ldrb	r2, [r7, #3]
   81632:	429a      	cmp	r2, r3
   81634:	d202      	bcs.n	8163c <vPortValidateInterruptPriority+0x2c>
   81636:	4b0a      	ldr	r3, [pc, #40]	; (81660 <vPortValidateInterruptPriority+0x50>)
   81638:	4798      	blx	r3
   8163a:	e7fe      	b.n	8163a <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   8163c:	4b09      	ldr	r3, [pc, #36]	; (81664 <vPortValidateInterruptPriority+0x54>)
   8163e:	681b      	ldr	r3, [r3, #0]
   81640:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   81644:	4b08      	ldr	r3, [pc, #32]	; (81668 <vPortValidateInterruptPriority+0x58>)
   81646:	681b      	ldr	r3, [r3, #0]
   81648:	429a      	cmp	r2, r3
   8164a:	d902      	bls.n	81652 <vPortValidateInterruptPriority+0x42>
   8164c:	4b04      	ldr	r3, [pc, #16]	; (81660 <vPortValidateInterruptPriority+0x50>)
   8164e:	4798      	blx	r3
   81650:	e7fe      	b.n	81650 <vPortValidateInterruptPriority+0x40>
	}
   81652:	3708      	adds	r7, #8
   81654:	46bd      	mov	sp, r7
   81656:	bd80      	pop	{r7, pc}
   81658:	e000e3f0 	.word	0xe000e3f0
   8165c:	200704c4 	.word	0x200704c4
   81660:	00081549 	.word	0x00081549
   81664:	e000ed0c 	.word	0xe000ed0c
   81668:	200704c8 	.word	0x200704c8

0008166c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   8166c:	b580      	push	{r7, lr}
   8166e:	b086      	sub	sp, #24
   81670:	af00      	add	r7, sp, #0
   81672:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81674:	2300      	movs	r3, #0
   81676:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
   81678:	4b4f      	ldr	r3, [pc, #316]	; (817b8 <pvPortMalloc+0x14c>)
   8167a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   8167c:	4b4f      	ldr	r3, [pc, #316]	; (817bc <pvPortMalloc+0x150>)
   8167e:	681b      	ldr	r3, [r3, #0]
   81680:	2b00      	cmp	r3, #0
   81682:	d101      	bne.n	81688 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
   81684:	4b4e      	ldr	r3, [pc, #312]	; (817c0 <pvPortMalloc+0x154>)
   81686:	4798      	blx	r3

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
   81688:	4b4e      	ldr	r3, [pc, #312]	; (817c4 <pvPortMalloc+0x158>)
   8168a:	681a      	ldr	r2, [r3, #0]
   8168c:	687b      	ldr	r3, [r7, #4]
   8168e:	4013      	ands	r3, r2
   81690:	2b00      	cmp	r3, #0
   81692:	d17d      	bne.n	81790 <pvPortMalloc+0x124>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
   81694:	687b      	ldr	r3, [r7, #4]
   81696:	2b00      	cmp	r3, #0
   81698:	d015      	beq.n	816c6 <pvPortMalloc+0x5a>
			{
				xWantedSize += xHeapStructSize;
   8169a:	2308      	movs	r3, #8
   8169c:	687a      	ldr	r2, [r7, #4]
   8169e:	4413      	add	r3, r2
   816a0:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
   816a2:	687b      	ldr	r3, [r7, #4]
   816a4:	f003 0307 	and.w	r3, r3, #7
   816a8:	2b00      	cmp	r3, #0
   816aa:	d00c      	beq.n	816c6 <pvPortMalloc+0x5a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   816ac:	687b      	ldr	r3, [r7, #4]
   816ae:	f023 0307 	bic.w	r3, r3, #7
   816b2:	3308      	adds	r3, #8
   816b4:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
   816b6:	687b      	ldr	r3, [r7, #4]
   816b8:	f003 0307 	and.w	r3, r3, #7
   816bc:	2b00      	cmp	r3, #0
   816be:	d002      	beq.n	816c6 <pvPortMalloc+0x5a>
   816c0:	4b41      	ldr	r3, [pc, #260]	; (817c8 <pvPortMalloc+0x15c>)
   816c2:	4798      	blx	r3
   816c4:	e7fe      	b.n	816c4 <pvPortMalloc+0x58>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
   816c6:	687b      	ldr	r3, [r7, #4]
   816c8:	2b00      	cmp	r3, #0
   816ca:	d061      	beq.n	81790 <pvPortMalloc+0x124>
   816cc:	4b3f      	ldr	r3, [pc, #252]	; (817cc <pvPortMalloc+0x160>)
   816ce:	681b      	ldr	r3, [r3, #0]
   816d0:	687a      	ldr	r2, [r7, #4]
   816d2:	429a      	cmp	r2, r3
   816d4:	d85c      	bhi.n	81790 <pvPortMalloc+0x124>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
   816d6:	4b3e      	ldr	r3, [pc, #248]	; (817d0 <pvPortMalloc+0x164>)
   816d8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
   816da:	4b3d      	ldr	r3, [pc, #244]	; (817d0 <pvPortMalloc+0x164>)
   816dc:	681b      	ldr	r3, [r3, #0]
   816de:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   816e0:	e004      	b.n	816ec <pvPortMalloc+0x80>
				{
					pxPreviousBlock = pxBlock;
   816e2:	697b      	ldr	r3, [r7, #20]
   816e4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
   816e6:	697b      	ldr	r3, [r7, #20]
   816e8:	681b      	ldr	r3, [r3, #0]
   816ea:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   816ec:	697b      	ldr	r3, [r7, #20]
   816ee:	685a      	ldr	r2, [r3, #4]
   816f0:	687b      	ldr	r3, [r7, #4]
   816f2:	429a      	cmp	r2, r3
   816f4:	d203      	bcs.n	816fe <pvPortMalloc+0x92>
   816f6:	697b      	ldr	r3, [r7, #20]
   816f8:	681b      	ldr	r3, [r3, #0]
   816fa:	2b00      	cmp	r3, #0
   816fc:	d1f1      	bne.n	816e2 <pvPortMalloc+0x76>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
   816fe:	4b2f      	ldr	r3, [pc, #188]	; (817bc <pvPortMalloc+0x150>)
   81700:	681b      	ldr	r3, [r3, #0]
   81702:	697a      	ldr	r2, [r7, #20]
   81704:	429a      	cmp	r2, r3
   81706:	d043      	beq.n	81790 <pvPortMalloc+0x124>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
   81708:	693b      	ldr	r3, [r7, #16]
   8170a:	681a      	ldr	r2, [r3, #0]
   8170c:	2308      	movs	r3, #8
   8170e:	4413      	add	r3, r2
   81710:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81712:	697b      	ldr	r3, [r7, #20]
   81714:	681a      	ldr	r2, [r3, #0]
   81716:	693b      	ldr	r3, [r7, #16]
   81718:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   8171a:	697b      	ldr	r3, [r7, #20]
   8171c:	685a      	ldr	r2, [r3, #4]
   8171e:	687b      	ldr	r3, [r7, #4]
   81720:	1ad2      	subs	r2, r2, r3
   81722:	2308      	movs	r3, #8
   81724:	005b      	lsls	r3, r3, #1
   81726:	429a      	cmp	r2, r3
   81728:	d917      	bls.n	8175a <pvPortMalloc+0xee>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   8172a:	697a      	ldr	r2, [r7, #20]
   8172c:	687b      	ldr	r3, [r7, #4]
   8172e:	4413      	add	r3, r2
   81730:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   81732:	68bb      	ldr	r3, [r7, #8]
   81734:	f003 0307 	and.w	r3, r3, #7
   81738:	2b00      	cmp	r3, #0
   8173a:	d002      	beq.n	81742 <pvPortMalloc+0xd6>
   8173c:	4b22      	ldr	r3, [pc, #136]	; (817c8 <pvPortMalloc+0x15c>)
   8173e:	4798      	blx	r3
   81740:	e7fe      	b.n	81740 <pvPortMalloc+0xd4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81742:	697b      	ldr	r3, [r7, #20]
   81744:	685a      	ldr	r2, [r3, #4]
   81746:	687b      	ldr	r3, [r7, #4]
   81748:	1ad2      	subs	r2, r2, r3
   8174a:	68bb      	ldr	r3, [r7, #8]
   8174c:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
   8174e:	697b      	ldr	r3, [r7, #20]
   81750:	687a      	ldr	r2, [r7, #4]
   81752:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81754:	68b8      	ldr	r0, [r7, #8]
   81756:	4b1f      	ldr	r3, [pc, #124]	; (817d4 <pvPortMalloc+0x168>)
   81758:	4798      	blx	r3
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
   8175a:	4b1c      	ldr	r3, [pc, #112]	; (817cc <pvPortMalloc+0x160>)
   8175c:	681a      	ldr	r2, [r3, #0]
   8175e:	697b      	ldr	r3, [r7, #20]
   81760:	685b      	ldr	r3, [r3, #4]
   81762:	1ad2      	subs	r2, r2, r3
   81764:	4b19      	ldr	r3, [pc, #100]	; (817cc <pvPortMalloc+0x160>)
   81766:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
   81768:	4b18      	ldr	r3, [pc, #96]	; (817cc <pvPortMalloc+0x160>)
   8176a:	681a      	ldr	r2, [r3, #0]
   8176c:	4b1a      	ldr	r3, [pc, #104]	; (817d8 <pvPortMalloc+0x16c>)
   8176e:	681b      	ldr	r3, [r3, #0]
   81770:	429a      	cmp	r2, r3
   81772:	d203      	bcs.n	8177c <pvPortMalloc+0x110>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
   81774:	4b15      	ldr	r3, [pc, #84]	; (817cc <pvPortMalloc+0x160>)
   81776:	681a      	ldr	r2, [r3, #0]
   81778:	4b17      	ldr	r3, [pc, #92]	; (817d8 <pvPortMalloc+0x16c>)
   8177a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
   8177c:	697b      	ldr	r3, [r7, #20]
   8177e:	685a      	ldr	r2, [r3, #4]
   81780:	4b10      	ldr	r3, [pc, #64]	; (817c4 <pvPortMalloc+0x158>)
   81782:	681b      	ldr	r3, [r3, #0]
   81784:	431a      	orrs	r2, r3
   81786:	697b      	ldr	r3, [r7, #20]
   81788:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
   8178a:	697b      	ldr	r3, [r7, #20]
   8178c:	2200      	movs	r2, #0
   8178e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   81790:	4b12      	ldr	r3, [pc, #72]	; (817dc <pvPortMalloc+0x170>)
   81792:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   81794:	68fb      	ldr	r3, [r7, #12]
   81796:	2b00      	cmp	r3, #0
   81798:	d101      	bne.n	8179e <pvPortMalloc+0x132>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   8179a:	4b11      	ldr	r3, [pc, #68]	; (817e0 <pvPortMalloc+0x174>)
   8179c:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   8179e:	68fb      	ldr	r3, [r7, #12]
   817a0:	f003 0307 	and.w	r3, r3, #7
   817a4:	2b00      	cmp	r3, #0
   817a6:	d002      	beq.n	817ae <pvPortMalloc+0x142>
   817a8:	4b07      	ldr	r3, [pc, #28]	; (817c8 <pvPortMalloc+0x15c>)
   817aa:	4798      	blx	r3
   817ac:	e7fe      	b.n	817ac <pvPortMalloc+0x140>
	return pvReturn;
   817ae:	68fb      	ldr	r3, [r7, #12]
}
   817b0:	4618      	mov	r0, r3
   817b2:	3718      	adds	r7, #24
   817b4:	46bd      	mov	sp, r7
   817b6:	bd80      	pop	{r7, pc}
   817b8:	00082585 	.word	0x00082585
   817bc:	2007a4d4 	.word	0x2007a4d4
   817c0:	00081889 	.word	0x00081889
   817c4:	2007a4e0 	.word	0x2007a4e0
   817c8:	00081549 	.word	0x00081549
   817cc:	2007a4d8 	.word	0x2007a4d8
   817d0:	2007a4cc 	.word	0x2007a4cc
   817d4:	0008194d 	.word	0x0008194d
   817d8:	2007a4dc 	.word	0x2007a4dc
   817dc:	000825a1 	.word	0x000825a1
   817e0:	000837d9 	.word	0x000837d9

000817e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   817e4:	b580      	push	{r7, lr}
   817e6:	b084      	sub	sp, #16
   817e8:	af00      	add	r7, sp, #0
   817ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   817ec:	687b      	ldr	r3, [r7, #4]
   817ee:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
   817f0:	687b      	ldr	r3, [r7, #4]
   817f2:	2b00      	cmp	r3, #0
   817f4:	d038      	beq.n	81868 <vPortFree+0x84>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
   817f6:	2308      	movs	r3, #8
   817f8:	425b      	negs	r3, r3
   817fa:	68fa      	ldr	r2, [r7, #12]
   817fc:	4413      	add	r3, r2
   817fe:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
   81800:	68fb      	ldr	r3, [r7, #12]
   81802:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
   81804:	68bb      	ldr	r3, [r7, #8]
   81806:	685a      	ldr	r2, [r3, #4]
   81808:	4b19      	ldr	r3, [pc, #100]	; (81870 <vPortFree+0x8c>)
   8180a:	681b      	ldr	r3, [r3, #0]
   8180c:	4013      	ands	r3, r2
   8180e:	2b00      	cmp	r3, #0
   81810:	d102      	bne.n	81818 <vPortFree+0x34>
   81812:	4b18      	ldr	r3, [pc, #96]	; (81874 <vPortFree+0x90>)
   81814:	4798      	blx	r3
   81816:	e7fe      	b.n	81816 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
   81818:	68bb      	ldr	r3, [r7, #8]
   8181a:	681b      	ldr	r3, [r3, #0]
   8181c:	2b00      	cmp	r3, #0
   8181e:	d002      	beq.n	81826 <vPortFree+0x42>
   81820:	4b14      	ldr	r3, [pc, #80]	; (81874 <vPortFree+0x90>)
   81822:	4798      	blx	r3
   81824:	e7fe      	b.n	81824 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
   81826:	68bb      	ldr	r3, [r7, #8]
   81828:	685a      	ldr	r2, [r3, #4]
   8182a:	4b11      	ldr	r3, [pc, #68]	; (81870 <vPortFree+0x8c>)
   8182c:	681b      	ldr	r3, [r3, #0]
   8182e:	4013      	ands	r3, r2
   81830:	2b00      	cmp	r3, #0
   81832:	d019      	beq.n	81868 <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
   81834:	68bb      	ldr	r3, [r7, #8]
   81836:	681b      	ldr	r3, [r3, #0]
   81838:	2b00      	cmp	r3, #0
   8183a:	d115      	bne.n	81868 <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
   8183c:	68bb      	ldr	r3, [r7, #8]
   8183e:	685a      	ldr	r2, [r3, #4]
   81840:	4b0b      	ldr	r3, [pc, #44]	; (81870 <vPortFree+0x8c>)
   81842:	681b      	ldr	r3, [r3, #0]
   81844:	43db      	mvns	r3, r3
   81846:	401a      	ands	r2, r3
   81848:	68bb      	ldr	r3, [r7, #8]
   8184a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
   8184c:	4b0a      	ldr	r3, [pc, #40]	; (81878 <vPortFree+0x94>)
   8184e:	4798      	blx	r3
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
   81850:	68bb      	ldr	r3, [r7, #8]
   81852:	685a      	ldr	r2, [r3, #4]
   81854:	4b09      	ldr	r3, [pc, #36]	; (8187c <vPortFree+0x98>)
   81856:	681b      	ldr	r3, [r3, #0]
   81858:	441a      	add	r2, r3
   8185a:	4b08      	ldr	r3, [pc, #32]	; (8187c <vPortFree+0x98>)
   8185c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   8185e:	68b8      	ldr	r0, [r7, #8]
   81860:	4b07      	ldr	r3, [pc, #28]	; (81880 <vPortFree+0x9c>)
   81862:	4798      	blx	r3
				}
				( void ) xTaskResumeAll();
   81864:	4b07      	ldr	r3, [pc, #28]	; (81884 <vPortFree+0xa0>)
   81866:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   81868:	3710      	adds	r7, #16
   8186a:	46bd      	mov	sp, r7
   8186c:	bd80      	pop	{r7, pc}
   8186e:	bf00      	nop
   81870:	2007a4e0 	.word	0x2007a4e0
   81874:	00081549 	.word	0x00081549
   81878:	00082585 	.word	0x00082585
   8187c:	2007a4d8 	.word	0x2007a4d8
   81880:	0008194d 	.word	0x0008194d
   81884:	000825a1 	.word	0x000825a1

00081888 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   81888:	b480      	push	{r7}
   8188a:	b085      	sub	sp, #20
   8188c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
   8188e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
   81892:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
   81894:	4b27      	ldr	r3, [pc, #156]	; (81934 <prvHeapInit+0xac>)
   81896:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
   81898:	68fb      	ldr	r3, [r7, #12]
   8189a:	f003 0307 	and.w	r3, r3, #7
   8189e:	2b00      	cmp	r3, #0
   818a0:	d00c      	beq.n	818bc <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
   818a2:	68fb      	ldr	r3, [r7, #12]
   818a4:	3307      	adds	r3, #7
   818a6:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   818a8:	68fb      	ldr	r3, [r7, #12]
   818aa:	f023 0307 	bic.w	r3, r3, #7
   818ae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
   818b0:	68ba      	ldr	r2, [r7, #8]
   818b2:	68fb      	ldr	r3, [r7, #12]
   818b4:	1ad2      	subs	r2, r2, r3
   818b6:	4b1f      	ldr	r3, [pc, #124]	; (81934 <prvHeapInit+0xac>)
   818b8:	4413      	add	r3, r2
   818ba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
   818bc:	68fb      	ldr	r3, [r7, #12]
   818be:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   818c0:	4b1d      	ldr	r3, [pc, #116]	; (81938 <prvHeapInit+0xb0>)
   818c2:	687a      	ldr	r2, [r7, #4]
   818c4:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   818c6:	4b1c      	ldr	r3, [pc, #112]	; (81938 <prvHeapInit+0xb0>)
   818c8:	2200      	movs	r2, #0
   818ca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
   818cc:	687a      	ldr	r2, [r7, #4]
   818ce:	68bb      	ldr	r3, [r7, #8]
   818d0:	4413      	add	r3, r2
   818d2:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
   818d4:	2308      	movs	r3, #8
   818d6:	68fa      	ldr	r2, [r7, #12]
   818d8:	1ad3      	subs	r3, r2, r3
   818da:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   818dc:	68fb      	ldr	r3, [r7, #12]
   818de:	f023 0307 	bic.w	r3, r3, #7
   818e2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
   818e4:	68fa      	ldr	r2, [r7, #12]
   818e6:	4b15      	ldr	r3, [pc, #84]	; (8193c <prvHeapInit+0xb4>)
   818e8:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
   818ea:	4b14      	ldr	r3, [pc, #80]	; (8193c <prvHeapInit+0xb4>)
   818ec:	681b      	ldr	r3, [r3, #0]
   818ee:	2200      	movs	r2, #0
   818f0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
   818f2:	4b12      	ldr	r3, [pc, #72]	; (8193c <prvHeapInit+0xb4>)
   818f4:	681b      	ldr	r3, [r3, #0]
   818f6:	2200      	movs	r2, #0
   818f8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   818fa:	687b      	ldr	r3, [r7, #4]
   818fc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
   818fe:	683b      	ldr	r3, [r7, #0]
   81900:	68fa      	ldr	r2, [r7, #12]
   81902:	1ad2      	subs	r2, r2, r3
   81904:	683b      	ldr	r3, [r7, #0]
   81906:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81908:	4b0c      	ldr	r3, [pc, #48]	; (8193c <prvHeapInit+0xb4>)
   8190a:	681a      	ldr	r2, [r3, #0]
   8190c:	683b      	ldr	r3, [r7, #0]
   8190e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   81910:	683b      	ldr	r3, [r7, #0]
   81912:	685a      	ldr	r2, [r3, #4]
   81914:	4b0a      	ldr	r3, [pc, #40]	; (81940 <prvHeapInit+0xb8>)
   81916:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   81918:	683b      	ldr	r3, [r7, #0]
   8191a:	685a      	ldr	r2, [r3, #4]
   8191c:	4b09      	ldr	r3, [pc, #36]	; (81944 <prvHeapInit+0xbc>)
   8191e:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
   81920:	4b09      	ldr	r3, [pc, #36]	; (81948 <prvHeapInit+0xc0>)
   81922:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   81926:	601a      	str	r2, [r3, #0]
}
   81928:	3714      	adds	r7, #20
   8192a:	46bd      	mov	sp, r7
   8192c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81930:	4770      	bx	lr
   81932:	bf00      	nop
   81934:	200704cc 	.word	0x200704cc
   81938:	2007a4cc 	.word	0x2007a4cc
   8193c:	2007a4d4 	.word	0x2007a4d4
   81940:	2007a4dc 	.word	0x2007a4dc
   81944:	2007a4d8 	.word	0x2007a4d8
   81948:	2007a4e0 	.word	0x2007a4e0

0008194c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
   8194c:	b480      	push	{r7}
   8194e:	b085      	sub	sp, #20
   81950:	af00      	add	r7, sp, #0
   81952:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   81954:	4b27      	ldr	r3, [pc, #156]	; (819f4 <prvInsertBlockIntoFreeList+0xa8>)
   81956:	60fb      	str	r3, [r7, #12]
   81958:	e002      	b.n	81960 <prvInsertBlockIntoFreeList+0x14>
   8195a:	68fb      	ldr	r3, [r7, #12]
   8195c:	681b      	ldr	r3, [r3, #0]
   8195e:	60fb      	str	r3, [r7, #12]
   81960:	68fb      	ldr	r3, [r7, #12]
   81962:	681a      	ldr	r2, [r3, #0]
   81964:	687b      	ldr	r3, [r7, #4]
   81966:	429a      	cmp	r2, r3
   81968:	d3f7      	bcc.n	8195a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
   8196a:	68fb      	ldr	r3, [r7, #12]
   8196c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
   8196e:	68fb      	ldr	r3, [r7, #12]
   81970:	685b      	ldr	r3, [r3, #4]
   81972:	68ba      	ldr	r2, [r7, #8]
   81974:	441a      	add	r2, r3
   81976:	687b      	ldr	r3, [r7, #4]
   81978:	429a      	cmp	r2, r3
   8197a:	d108      	bne.n	8198e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   8197c:	68fb      	ldr	r3, [r7, #12]
   8197e:	685a      	ldr	r2, [r3, #4]
   81980:	687b      	ldr	r3, [r7, #4]
   81982:	685b      	ldr	r3, [r3, #4]
   81984:	441a      	add	r2, r3
   81986:	68fb      	ldr	r3, [r7, #12]
   81988:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
   8198a:	68fb      	ldr	r3, [r7, #12]
   8198c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
   8198e:	687b      	ldr	r3, [r7, #4]
   81990:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
   81992:	687b      	ldr	r3, [r7, #4]
   81994:	685b      	ldr	r3, [r3, #4]
   81996:	68ba      	ldr	r2, [r7, #8]
   81998:	441a      	add	r2, r3
   8199a:	68fb      	ldr	r3, [r7, #12]
   8199c:	681b      	ldr	r3, [r3, #0]
   8199e:	429a      	cmp	r2, r3
   819a0:	d118      	bne.n	819d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   819a2:	68fb      	ldr	r3, [r7, #12]
   819a4:	681a      	ldr	r2, [r3, #0]
   819a6:	4b14      	ldr	r3, [pc, #80]	; (819f8 <prvInsertBlockIntoFreeList+0xac>)
   819a8:	681b      	ldr	r3, [r3, #0]
   819aa:	429a      	cmp	r2, r3
   819ac:	d00d      	beq.n	819ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   819ae:	687b      	ldr	r3, [r7, #4]
   819b0:	685a      	ldr	r2, [r3, #4]
   819b2:	68fb      	ldr	r3, [r7, #12]
   819b4:	681b      	ldr	r3, [r3, #0]
   819b6:	685b      	ldr	r3, [r3, #4]
   819b8:	441a      	add	r2, r3
   819ba:	687b      	ldr	r3, [r7, #4]
   819bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   819be:	68fb      	ldr	r3, [r7, #12]
   819c0:	681b      	ldr	r3, [r3, #0]
   819c2:	681a      	ldr	r2, [r3, #0]
   819c4:	687b      	ldr	r3, [r7, #4]
   819c6:	601a      	str	r2, [r3, #0]
   819c8:	e008      	b.n	819dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   819ca:	4b0b      	ldr	r3, [pc, #44]	; (819f8 <prvInsertBlockIntoFreeList+0xac>)
   819cc:	681a      	ldr	r2, [r3, #0]
   819ce:	687b      	ldr	r3, [r7, #4]
   819d0:	601a      	str	r2, [r3, #0]
   819d2:	e003      	b.n	819dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
   819d4:	68fb      	ldr	r3, [r7, #12]
   819d6:	681a      	ldr	r2, [r3, #0]
   819d8:	687b      	ldr	r3, [r7, #4]
   819da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   819dc:	68fa      	ldr	r2, [r7, #12]
   819de:	687b      	ldr	r3, [r7, #4]
   819e0:	429a      	cmp	r2, r3
   819e2:	d002      	beq.n	819ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   819e4:	68fb      	ldr	r3, [r7, #12]
   819e6:	687a      	ldr	r2, [r7, #4]
   819e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   819ea:	3714      	adds	r7, #20
   819ec:	46bd      	mov	sp, r7
   819ee:	f85d 7b04 	ldr.w	r7, [sp], #4
   819f2:	4770      	bx	lr
   819f4:	2007a4cc 	.word	0x2007a4cc
   819f8:	2007a4d4 	.word	0x2007a4d4

000819fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
   819fc:	b580      	push	{r7, lr}
   819fe:	b084      	sub	sp, #16
   81a00:	af00      	add	r7, sp, #0
   81a02:	6078      	str	r0, [r7, #4]
   81a04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   81a06:	687b      	ldr	r3, [r7, #4]
   81a08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
   81a0a:	68fb      	ldr	r3, [r7, #12]
   81a0c:	2b00      	cmp	r3, #0
   81a0e:	d102      	bne.n	81a16 <xQueueGenericReset+0x1a>
   81a10:	4b26      	ldr	r3, [pc, #152]	; (81aac <xQueueGenericReset+0xb0>)
   81a12:	4798      	blx	r3
   81a14:	e7fe      	b.n	81a14 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
   81a16:	4b26      	ldr	r3, [pc, #152]	; (81ab0 <xQueueGenericReset+0xb4>)
   81a18:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81a1a:	68fb      	ldr	r3, [r7, #12]
   81a1c:	681a      	ldr	r2, [r3, #0]
   81a1e:	68fb      	ldr	r3, [r7, #12]
   81a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81a22:	68f9      	ldr	r1, [r7, #12]
   81a24:	6c09      	ldr	r1, [r1, #64]	; 0x40
   81a26:	fb01 f303 	mul.w	r3, r1, r3
   81a2a:	441a      	add	r2, r3
   81a2c:	68fb      	ldr	r3, [r7, #12]
   81a2e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
   81a30:	68fb      	ldr	r3, [r7, #12]
   81a32:	2200      	movs	r2, #0
   81a34:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81a36:	68fb      	ldr	r3, [r7, #12]
   81a38:	681a      	ldr	r2, [r3, #0]
   81a3a:	68fb      	ldr	r3, [r7, #12]
   81a3c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
   81a3e:	68fb      	ldr	r3, [r7, #12]
   81a40:	681a      	ldr	r2, [r3, #0]
   81a42:	68fb      	ldr	r3, [r7, #12]
   81a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81a46:	3b01      	subs	r3, #1
   81a48:	68f9      	ldr	r1, [r7, #12]
   81a4a:	6c09      	ldr	r1, [r1, #64]	; 0x40
   81a4c:	fb01 f303 	mul.w	r3, r1, r3
   81a50:	441a      	add	r2, r3
   81a52:	68fb      	ldr	r3, [r7, #12]
   81a54:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81a56:	68fb      	ldr	r3, [r7, #12]
   81a58:	f04f 32ff 	mov.w	r2, #4294967295
   81a5c:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81a5e:	68fb      	ldr	r3, [r7, #12]
   81a60:	f04f 32ff 	mov.w	r2, #4294967295
   81a64:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81a66:	683b      	ldr	r3, [r7, #0]
   81a68:	2b00      	cmp	r3, #0
   81a6a:	d10e      	bne.n	81a8a <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81a6c:	68fb      	ldr	r3, [r7, #12]
   81a6e:	691b      	ldr	r3, [r3, #16]
   81a70:	2b00      	cmp	r3, #0
   81a72:	d014      	beq.n	81a9e <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81a74:	68fb      	ldr	r3, [r7, #12]
   81a76:	3310      	adds	r3, #16
   81a78:	4618      	mov	r0, r3
   81a7a:	4b0e      	ldr	r3, [pc, #56]	; (81ab4 <xQueueGenericReset+0xb8>)
   81a7c:	4798      	blx	r3
   81a7e:	4603      	mov	r3, r0
   81a80:	2b01      	cmp	r3, #1
   81a82:	d10c      	bne.n	81a9e <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
   81a84:	4b0c      	ldr	r3, [pc, #48]	; (81ab8 <xQueueGenericReset+0xbc>)
   81a86:	4798      	blx	r3
   81a88:	e009      	b.n	81a9e <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   81a8a:	68fb      	ldr	r3, [r7, #12]
   81a8c:	3310      	adds	r3, #16
   81a8e:	4618      	mov	r0, r3
   81a90:	4b0a      	ldr	r3, [pc, #40]	; (81abc <xQueueGenericReset+0xc0>)
   81a92:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   81a94:	68fb      	ldr	r3, [r7, #12]
   81a96:	3324      	adds	r3, #36	; 0x24
   81a98:	4618      	mov	r0, r3
   81a9a:	4b08      	ldr	r3, [pc, #32]	; (81abc <xQueueGenericReset+0xc0>)
   81a9c:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
   81a9e:	4b08      	ldr	r3, [pc, #32]	; (81ac0 <xQueueGenericReset+0xc4>)
   81aa0:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
   81aa2:	2301      	movs	r3, #1
}
   81aa4:	4618      	mov	r0, r3
   81aa6:	3710      	adds	r7, #16
   81aa8:	46bd      	mov	sp, r7
   81aaa:	bd80      	pop	{r7, pc}
   81aac:	00081549 	.word	0x00081549
   81ab0:	000814cd 	.word	0x000814cd
   81ab4:	00082a89 	.word	0x00082a89
   81ab8:	000814ad 	.word	0x000814ad
   81abc:	000811c1 	.word	0x000811c1
   81ac0:	00081511 	.word	0x00081511

00081ac4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
   81ac4:	b580      	push	{r7, lr}
   81ac6:	b088      	sub	sp, #32
   81ac8:	af00      	add	r7, sp, #0
   81aca:	60f8      	str	r0, [r7, #12]
   81acc:	60b9      	str	r1, [r7, #8]
   81ace:	4613      	mov	r3, r2
   81ad0:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
   81ad2:	2300      	movs	r3, #0
   81ad4:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( UBaseType_t ) 0 )
   81ad6:	68fb      	ldr	r3, [r7, #12]
   81ad8:	2b00      	cmp	r3, #0
   81ada:	d026      	beq.n	81b2a <xQueueGenericCreate+0x66>
	{
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
   81adc:	204c      	movs	r0, #76	; 0x4c
   81ade:	4b18      	ldr	r3, [pc, #96]	; (81b40 <xQueueGenericCreate+0x7c>)
   81ae0:	4798      	blx	r3
   81ae2:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
   81ae4:	69bb      	ldr	r3, [r7, #24]
   81ae6:	2b00      	cmp	r3, #0
   81ae8:	d01f      	beq.n	81b2a <xQueueGenericCreate+0x66>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   81aea:	68fb      	ldr	r3, [r7, #12]
   81aec:	68ba      	ldr	r2, [r7, #8]
   81aee:	fb02 f303 	mul.w	r3, r2, r3
   81af2:	3301      	adds	r3, #1
   81af4:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
   81af6:	6978      	ldr	r0, [r7, #20]
   81af8:	4b11      	ldr	r3, [pc, #68]	; (81b40 <xQueueGenericCreate+0x7c>)
   81afa:	4798      	blx	r3
   81afc:	4602      	mov	r2, r0
   81afe:	69bb      	ldr	r3, [r7, #24]
   81b00:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
   81b02:	69bb      	ldr	r3, [r7, #24]
   81b04:	681b      	ldr	r3, [r3, #0]
   81b06:	2b00      	cmp	r3, #0
   81b08:	d00c      	beq.n	81b24 <xQueueGenericCreate+0x60>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81b0a:	69bb      	ldr	r3, [r7, #24]
   81b0c:	68fa      	ldr	r2, [r7, #12]
   81b0e:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81b10:	69bb      	ldr	r3, [r7, #24]
   81b12:	68ba      	ldr	r2, [r7, #8]
   81b14:	641a      	str	r2, [r3, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
   81b16:	69b8      	ldr	r0, [r7, #24]
   81b18:	2101      	movs	r1, #1
   81b1a:	4b0a      	ldr	r3, [pc, #40]	; (81b44 <xQueueGenericCreate+0x80>)
   81b1c:	4798      	blx	r3
					pxNewQueue->pxQueueSetContainer = NULL;
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
   81b1e:	69bb      	ldr	r3, [r7, #24]
   81b20:	61fb      	str	r3, [r7, #28]
   81b22:	e002      	b.n	81b2a <xQueueGenericCreate+0x66>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81b24:	69b8      	ldr	r0, [r7, #24]
   81b26:	4b08      	ldr	r3, [pc, #32]	; (81b48 <xQueueGenericCreate+0x84>)
   81b28:	4798      	blx	r3
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   81b2a:	69fb      	ldr	r3, [r7, #28]
   81b2c:	2b00      	cmp	r3, #0
   81b2e:	d102      	bne.n	81b36 <xQueueGenericCreate+0x72>
   81b30:	4b06      	ldr	r3, [pc, #24]	; (81b4c <xQueueGenericCreate+0x88>)
   81b32:	4798      	blx	r3
   81b34:	e7fe      	b.n	81b34 <xQueueGenericCreate+0x70>

	return xReturn;
   81b36:	69fb      	ldr	r3, [r7, #28]
}
   81b38:	4618      	mov	r0, r3
   81b3a:	3720      	adds	r7, #32
   81b3c:	46bd      	mov	sp, r7
   81b3e:	bd80      	pop	{r7, pc}
   81b40:	0008166d 	.word	0x0008166d
   81b44:	000819fd 	.word	0x000819fd
   81b48:	000817e5 	.word	0x000817e5
   81b4c:	00081549 	.word	0x00081549

00081b50 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
   81b50:	b580      	push	{r7, lr}
   81b52:	b08a      	sub	sp, #40	; 0x28
   81b54:	af00      	add	r7, sp, #0
   81b56:	60f8      	str	r0, [r7, #12]
   81b58:	60b9      	str	r1, [r7, #8]
   81b5a:	607a      	str	r2, [r7, #4]
   81b5c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
   81b5e:	2300      	movs	r3, #0
   81b60:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   81b62:	68fb      	ldr	r3, [r7, #12]
   81b64:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   81b66:	6a3b      	ldr	r3, [r7, #32]
   81b68:	2b00      	cmp	r3, #0
   81b6a:	d102      	bne.n	81b72 <xQueueGenericSend+0x22>
   81b6c:	4b5b      	ldr	r3, [pc, #364]	; (81cdc <xQueueGenericSend+0x18c>)
   81b6e:	4798      	blx	r3
   81b70:	e7fe      	b.n	81b70 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   81b72:	68bb      	ldr	r3, [r7, #8]
   81b74:	2b00      	cmp	r3, #0
   81b76:	d103      	bne.n	81b80 <xQueueGenericSend+0x30>
   81b78:	6a3b      	ldr	r3, [r7, #32]
   81b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81b7c:	2b00      	cmp	r3, #0
   81b7e:	d101      	bne.n	81b84 <xQueueGenericSend+0x34>
   81b80:	2301      	movs	r3, #1
   81b82:	e000      	b.n	81b86 <xQueueGenericSend+0x36>
   81b84:	2300      	movs	r3, #0
   81b86:	2b00      	cmp	r3, #0
   81b88:	d102      	bne.n	81b90 <xQueueGenericSend+0x40>
   81b8a:	4b54      	ldr	r3, [pc, #336]	; (81cdc <xQueueGenericSend+0x18c>)
   81b8c:	4798      	blx	r3
   81b8e:	e7fe      	b.n	81b8e <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   81b90:	683b      	ldr	r3, [r7, #0]
   81b92:	2b02      	cmp	r3, #2
   81b94:	d103      	bne.n	81b9e <xQueueGenericSend+0x4e>
   81b96:	6a3b      	ldr	r3, [r7, #32]
   81b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81b9a:	2b01      	cmp	r3, #1
   81b9c:	d101      	bne.n	81ba2 <xQueueGenericSend+0x52>
   81b9e:	2301      	movs	r3, #1
   81ba0:	e000      	b.n	81ba4 <xQueueGenericSend+0x54>
   81ba2:	2300      	movs	r3, #0
   81ba4:	2b00      	cmp	r3, #0
   81ba6:	d102      	bne.n	81bae <xQueueGenericSend+0x5e>
   81ba8:	4b4c      	ldr	r3, [pc, #304]	; (81cdc <xQueueGenericSend+0x18c>)
   81baa:	4798      	blx	r3
   81bac:	e7fe      	b.n	81bac <xQueueGenericSend+0x5c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   81bae:	4b4c      	ldr	r3, [pc, #304]	; (81ce0 <xQueueGenericSend+0x190>)
   81bb0:	4798      	blx	r3
   81bb2:	4603      	mov	r3, r0
   81bb4:	2b00      	cmp	r3, #0
   81bb6:	d102      	bne.n	81bbe <xQueueGenericSend+0x6e>
   81bb8:	687b      	ldr	r3, [r7, #4]
   81bba:	2b00      	cmp	r3, #0
   81bbc:	d101      	bne.n	81bc2 <xQueueGenericSend+0x72>
   81bbe:	2301      	movs	r3, #1
   81bc0:	e000      	b.n	81bc4 <xQueueGenericSend+0x74>
   81bc2:	2300      	movs	r3, #0
   81bc4:	2b00      	cmp	r3, #0
   81bc6:	d102      	bne.n	81bce <xQueueGenericSend+0x7e>
   81bc8:	4b44      	ldr	r3, [pc, #272]	; (81cdc <xQueueGenericSend+0x18c>)
   81bca:	4798      	blx	r3
   81bcc:	e7fe      	b.n	81bcc <xQueueGenericSend+0x7c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81bce:	4b45      	ldr	r3, [pc, #276]	; (81ce4 <xQueueGenericSend+0x194>)
   81bd0:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   81bd2:	6a3b      	ldr	r3, [r7, #32]
   81bd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   81bd6:	6a3b      	ldr	r3, [r7, #32]
   81bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81bda:	429a      	cmp	r2, r3
   81bdc:	d302      	bcc.n	81be4 <xQueueGenericSend+0x94>
   81bde:	683b      	ldr	r3, [r7, #0]
   81be0:	2b02      	cmp	r3, #2
   81be2:	d11d      	bne.n	81c20 <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81be4:	6a38      	ldr	r0, [r7, #32]
   81be6:	68b9      	ldr	r1, [r7, #8]
   81be8:	683a      	ldr	r2, [r7, #0]
   81bea:	4b3f      	ldr	r3, [pc, #252]	; (81ce8 <xQueueGenericSend+0x198>)
   81bec:	4798      	blx	r3
   81bee:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81bf0:	6a3b      	ldr	r3, [r7, #32]
   81bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   81bf4:	2b00      	cmp	r3, #0
   81bf6:	d00a      	beq.n	81c0e <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81bf8:	6a3b      	ldr	r3, [r7, #32]
   81bfa:	3324      	adds	r3, #36	; 0x24
   81bfc:	4618      	mov	r0, r3
   81bfe:	4b3b      	ldr	r3, [pc, #236]	; (81cec <xQueueGenericSend+0x19c>)
   81c00:	4798      	blx	r3
   81c02:	4603      	mov	r3, r0
   81c04:	2b01      	cmp	r3, #1
   81c06:	d107      	bne.n	81c18 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
   81c08:	4b39      	ldr	r3, [pc, #228]	; (81cf0 <xQueueGenericSend+0x1a0>)
   81c0a:	4798      	blx	r3
   81c0c:	e004      	b.n	81c18 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
   81c0e:	69fb      	ldr	r3, [r7, #28]
   81c10:	2b00      	cmp	r3, #0
   81c12:	d001      	beq.n	81c18 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
   81c14:	4b36      	ldr	r3, [pc, #216]	; (81cf0 <xQueueGenericSend+0x1a0>)
   81c16:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
   81c18:	4b36      	ldr	r3, [pc, #216]	; (81cf4 <xQueueGenericSend+0x1a4>)
   81c1a:	4798      	blx	r3
				return pdPASS;
   81c1c:	2301      	movs	r3, #1
   81c1e:	e059      	b.n	81cd4 <xQueueGenericSend+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   81c20:	687b      	ldr	r3, [r7, #4]
   81c22:	2b00      	cmp	r3, #0
   81c24:	d103      	bne.n	81c2e <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81c26:	4b33      	ldr	r3, [pc, #204]	; (81cf4 <xQueueGenericSend+0x1a4>)
   81c28:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   81c2a:	2300      	movs	r3, #0
   81c2c:	e052      	b.n	81cd4 <xQueueGenericSend+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
   81c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81c30:	2b00      	cmp	r3, #0
   81c32:	d106      	bne.n	81c42 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81c34:	f107 0314 	add.w	r3, r7, #20
   81c38:	4618      	mov	r0, r3
   81c3a:	4b2f      	ldr	r3, [pc, #188]	; (81cf8 <xQueueGenericSend+0x1a8>)
   81c3c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   81c3e:	2301      	movs	r3, #1
   81c40:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   81c42:	4b2c      	ldr	r3, [pc, #176]	; (81cf4 <xQueueGenericSend+0x1a4>)
   81c44:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81c46:	4b2d      	ldr	r3, [pc, #180]	; (81cfc <xQueueGenericSend+0x1ac>)
   81c48:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81c4a:	4b26      	ldr	r3, [pc, #152]	; (81ce4 <xQueueGenericSend+0x194>)
   81c4c:	4798      	blx	r3
   81c4e:	6a3b      	ldr	r3, [r7, #32]
   81c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   81c52:	f1b3 3fff 	cmp.w	r3, #4294967295
   81c56:	d102      	bne.n	81c5e <xQueueGenericSend+0x10e>
   81c58:	6a3b      	ldr	r3, [r7, #32]
   81c5a:	2200      	movs	r2, #0
   81c5c:	645a      	str	r2, [r3, #68]	; 0x44
   81c5e:	6a3b      	ldr	r3, [r7, #32]
   81c60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   81c62:	f1b3 3fff 	cmp.w	r3, #4294967295
   81c66:	d102      	bne.n	81c6e <xQueueGenericSend+0x11e>
   81c68:	6a3b      	ldr	r3, [r7, #32]
   81c6a:	2200      	movs	r2, #0
   81c6c:	649a      	str	r2, [r3, #72]	; 0x48
   81c6e:	4b21      	ldr	r3, [pc, #132]	; (81cf4 <xQueueGenericSend+0x1a4>)
   81c70:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81c72:	f107 0214 	add.w	r2, r7, #20
   81c76:	1d3b      	adds	r3, r7, #4
   81c78:	4610      	mov	r0, r2
   81c7a:	4619      	mov	r1, r3
   81c7c:	4b20      	ldr	r3, [pc, #128]	; (81d00 <xQueueGenericSend+0x1b0>)
   81c7e:	4798      	blx	r3
   81c80:	4603      	mov	r3, r0
   81c82:	2b00      	cmp	r3, #0
   81c84:	d11e      	bne.n	81cc4 <xQueueGenericSend+0x174>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   81c86:	6a38      	ldr	r0, [r7, #32]
   81c88:	4b1e      	ldr	r3, [pc, #120]	; (81d04 <xQueueGenericSend+0x1b4>)
   81c8a:	4798      	blx	r3
   81c8c:	4603      	mov	r3, r0
   81c8e:	2b00      	cmp	r3, #0
   81c90:	d012      	beq.n	81cb8 <xQueueGenericSend+0x168>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   81c92:	6a3b      	ldr	r3, [r7, #32]
   81c94:	f103 0210 	add.w	r2, r3, #16
   81c98:	687b      	ldr	r3, [r7, #4]
   81c9a:	4610      	mov	r0, r2
   81c9c:	4619      	mov	r1, r3
   81c9e:	4b1a      	ldr	r3, [pc, #104]	; (81d08 <xQueueGenericSend+0x1b8>)
   81ca0:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   81ca2:	6a38      	ldr	r0, [r7, #32]
   81ca4:	4b19      	ldr	r3, [pc, #100]	; (81d0c <xQueueGenericSend+0x1bc>)
   81ca6:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81ca8:	4b19      	ldr	r3, [pc, #100]	; (81d10 <xQueueGenericSend+0x1c0>)
   81caa:	4798      	blx	r3
   81cac:	4603      	mov	r3, r0
   81cae:	2b00      	cmp	r3, #0
   81cb0:	d10f      	bne.n	81cd2 <xQueueGenericSend+0x182>
				{
					portYIELD_WITHIN_API();
   81cb2:	4b0f      	ldr	r3, [pc, #60]	; (81cf0 <xQueueGenericSend+0x1a0>)
   81cb4:	4798      	blx	r3
   81cb6:	e00c      	b.n	81cd2 <xQueueGenericSend+0x182>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81cb8:	6a38      	ldr	r0, [r7, #32]
   81cba:	4b14      	ldr	r3, [pc, #80]	; (81d0c <xQueueGenericSend+0x1bc>)
   81cbc:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81cbe:	4b14      	ldr	r3, [pc, #80]	; (81d10 <xQueueGenericSend+0x1c0>)
   81cc0:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
   81cc2:	e784      	b.n	81bce <xQueueGenericSend+0x7e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   81cc4:	6a38      	ldr	r0, [r7, #32]
   81cc6:	4b11      	ldr	r3, [pc, #68]	; (81d0c <xQueueGenericSend+0x1bc>)
   81cc8:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81cca:	4b11      	ldr	r3, [pc, #68]	; (81d10 <xQueueGenericSend+0x1c0>)
   81ccc:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   81cce:	2300      	movs	r3, #0
   81cd0:	e000      	b.n	81cd4 <xQueueGenericSend+0x184>
		}
	}
   81cd2:	e77c      	b.n	81bce <xQueueGenericSend+0x7e>
}
   81cd4:	4618      	mov	r0, r3
   81cd6:	3728      	adds	r7, #40	; 0x28
   81cd8:	46bd      	mov	sp, r7
   81cda:	bd80      	pop	{r7, pc}
   81cdc:	00081549 	.word	0x00081549
   81ce0:	00082f61 	.word	0x00082f61
   81ce4:	000814cd 	.word	0x000814cd
   81ce8:	000820d5 	.word	0x000820d5
   81cec:	00082a89 	.word	0x00082a89
   81cf0:	000814ad 	.word	0x000814ad
   81cf4:	00081511 	.word	0x00081511
   81cf8:	00082b49 	.word	0x00082b49
   81cfc:	00082585 	.word	0x00082585
   81d00:	00082b81 	.word	0x00082b81
   81d04:	000822e5 	.word	0x000822e5
   81d08:	00082969 	.word	0x00082969
   81d0c:	00082209 	.word	0x00082209
   81d10:	000825a1 	.word	0x000825a1

00081d14 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
   81d14:	b580      	push	{r7, lr}
   81d16:	b088      	sub	sp, #32
   81d18:	af00      	add	r7, sp, #0
   81d1a:	60f8      	str	r0, [r7, #12]
   81d1c:	60b9      	str	r1, [r7, #8]
   81d1e:	607a      	str	r2, [r7, #4]
   81d20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   81d22:	68fb      	ldr	r3, [r7, #12]
   81d24:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   81d26:	69bb      	ldr	r3, [r7, #24]
   81d28:	2b00      	cmp	r3, #0
   81d2a:	d102      	bne.n	81d32 <xQueueGenericSendFromISR+0x1e>
   81d2c:	4b33      	ldr	r3, [pc, #204]	; (81dfc <xQueueGenericSendFromISR+0xe8>)
   81d2e:	4798      	blx	r3
   81d30:	e7fe      	b.n	81d30 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   81d32:	68bb      	ldr	r3, [r7, #8]
   81d34:	2b00      	cmp	r3, #0
   81d36:	d103      	bne.n	81d40 <xQueueGenericSendFromISR+0x2c>
   81d38:	69bb      	ldr	r3, [r7, #24]
   81d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81d3c:	2b00      	cmp	r3, #0
   81d3e:	d101      	bne.n	81d44 <xQueueGenericSendFromISR+0x30>
   81d40:	2301      	movs	r3, #1
   81d42:	e000      	b.n	81d46 <xQueueGenericSendFromISR+0x32>
   81d44:	2300      	movs	r3, #0
   81d46:	2b00      	cmp	r3, #0
   81d48:	d102      	bne.n	81d50 <xQueueGenericSendFromISR+0x3c>
   81d4a:	4b2c      	ldr	r3, [pc, #176]	; (81dfc <xQueueGenericSendFromISR+0xe8>)
   81d4c:	4798      	blx	r3
   81d4e:	e7fe      	b.n	81d4e <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   81d50:	683b      	ldr	r3, [r7, #0]
   81d52:	2b02      	cmp	r3, #2
   81d54:	d103      	bne.n	81d5e <xQueueGenericSendFromISR+0x4a>
   81d56:	69bb      	ldr	r3, [r7, #24]
   81d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81d5a:	2b01      	cmp	r3, #1
   81d5c:	d101      	bne.n	81d62 <xQueueGenericSendFromISR+0x4e>
   81d5e:	2301      	movs	r3, #1
   81d60:	e000      	b.n	81d64 <xQueueGenericSendFromISR+0x50>
   81d62:	2300      	movs	r3, #0
   81d64:	2b00      	cmp	r3, #0
   81d66:	d102      	bne.n	81d6e <xQueueGenericSendFromISR+0x5a>
   81d68:	4b24      	ldr	r3, [pc, #144]	; (81dfc <xQueueGenericSendFromISR+0xe8>)
   81d6a:	4798      	blx	r3
   81d6c:	e7fe      	b.n	81d6c <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   81d6e:	4b24      	ldr	r3, [pc, #144]	; (81e00 <xQueueGenericSendFromISR+0xec>)
   81d70:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81d72:	4b22      	ldr	r3, [pc, #136]	; (81dfc <xQueueGenericSendFromISR+0xe8>)
   81d74:	4798      	blx	r3
   81d76:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   81d78:	69bb      	ldr	r3, [r7, #24]
   81d7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   81d7c:	69bb      	ldr	r3, [r7, #24]
   81d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81d80:	429a      	cmp	r2, r3
   81d82:	d302      	bcc.n	81d8a <xQueueGenericSendFromISR+0x76>
   81d84:	683b      	ldr	r3, [r7, #0]
   81d86:	2b02      	cmp	r3, #2
   81d88:	d12d      	bne.n	81de6 <xQueueGenericSendFromISR+0xd2>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			if( prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition ) != pdFALSE )
   81d8a:	69b8      	ldr	r0, [r7, #24]
   81d8c:	68b9      	ldr	r1, [r7, #8]
   81d8e:	683a      	ldr	r2, [r7, #0]
   81d90:	4b1c      	ldr	r3, [pc, #112]	; (81e04 <xQueueGenericSendFromISR+0xf0>)
   81d92:	4798      	blx	r3
   81d94:	4603      	mov	r3, r0
   81d96:	2b00      	cmp	r3, #0
   81d98:	d005      	beq.n	81da6 <xQueueGenericSendFromISR+0x92>
			{
				/* This is a special case that can only be executed if a task
				holds multiple mutexes and then gives the mutexes back in an
				order that is different to that in which they were taken. */
				if( pxHigherPriorityTaskWoken != NULL )
   81d9a:	687b      	ldr	r3, [r7, #4]
   81d9c:	2b00      	cmp	r3, #0
   81d9e:	d002      	beq.n	81da6 <xQueueGenericSendFromISR+0x92>
				{
					*pxHigherPriorityTaskWoken = pdTRUE;
   81da0:	687b      	ldr	r3, [r7, #4]
   81da2:	2201      	movs	r2, #1
   81da4:	601a      	str	r2, [r3, #0]
				}
			}

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81da6:	69bb      	ldr	r3, [r7, #24]
   81da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   81daa:	f1b3 3fff 	cmp.w	r3, #4294967295
   81dae:	d112      	bne.n	81dd6 <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81db0:	69bb      	ldr	r3, [r7, #24]
   81db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   81db4:	2b00      	cmp	r3, #0
   81db6:	d013      	beq.n	81de0 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81db8:	69bb      	ldr	r3, [r7, #24]
   81dba:	3324      	adds	r3, #36	; 0x24
   81dbc:	4618      	mov	r0, r3
   81dbe:	4b12      	ldr	r3, [pc, #72]	; (81e08 <xQueueGenericSendFromISR+0xf4>)
   81dc0:	4798      	blx	r3
   81dc2:	4603      	mov	r3, r0
   81dc4:	2b00      	cmp	r3, #0
   81dc6:	d00b      	beq.n	81de0 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   81dc8:	687b      	ldr	r3, [r7, #4]
   81dca:	2b00      	cmp	r3, #0
   81dcc:	d008      	beq.n	81de0 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   81dce:	687b      	ldr	r3, [r7, #4]
   81dd0:	2201      	movs	r2, #1
   81dd2:	601a      	str	r2, [r3, #0]
   81dd4:	e004      	b.n	81de0 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   81dd6:	69bb      	ldr	r3, [r7, #24]
   81dd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   81dda:	1c5a      	adds	r2, r3, #1
   81ddc:	69bb      	ldr	r3, [r7, #24]
   81dde:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
   81de0:	2301      	movs	r3, #1
   81de2:	61fb      	str	r3, [r7, #28]
   81de4:	e001      	b.n	81dea <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   81de6:	2300      	movs	r3, #0
   81de8:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   81dea:	6978      	ldr	r0, [r7, #20]
   81dec:	4b07      	ldr	r3, [pc, #28]	; (81e0c <xQueueGenericSendFromISR+0xf8>)
   81dee:	4798      	blx	r3

	return xReturn;
   81df0:	69fb      	ldr	r3, [r7, #28]
}
   81df2:	4618      	mov	r0, r3
   81df4:	3720      	adds	r7, #32
   81df6:	46bd      	mov	sp, r7
   81df8:	bd80      	pop	{r7, pc}
   81dfa:	bf00      	nop
   81dfc:	00081549 	.word	0x00081549
   81e00:	00081611 	.word	0x00081611
   81e04:	000820d5 	.word	0x000820d5
   81e08:	00082a89 	.word	0x00082a89
   81e0c:	0008155d 	.word	0x0008155d

00081e10 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
   81e10:	b580      	push	{r7, lr}
   81e12:	b08a      	sub	sp, #40	; 0x28
   81e14:	af00      	add	r7, sp, #0
   81e16:	60f8      	str	r0, [r7, #12]
   81e18:	60b9      	str	r1, [r7, #8]
   81e1a:	607a      	str	r2, [r7, #4]
   81e1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
   81e1e:	2300      	movs	r3, #0
   81e20:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   81e22:	68fb      	ldr	r3, [r7, #12]
   81e24:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   81e26:	6a3b      	ldr	r3, [r7, #32]
   81e28:	2b00      	cmp	r3, #0
   81e2a:	d102      	bne.n	81e32 <xQueueGenericReceive+0x22>
   81e2c:	4b67      	ldr	r3, [pc, #412]	; (81fcc <xQueueGenericReceive+0x1bc>)
   81e2e:	4798      	blx	r3
   81e30:	e7fe      	b.n	81e30 <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   81e32:	68bb      	ldr	r3, [r7, #8]
   81e34:	2b00      	cmp	r3, #0
   81e36:	d103      	bne.n	81e40 <xQueueGenericReceive+0x30>
   81e38:	6a3b      	ldr	r3, [r7, #32]
   81e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81e3c:	2b00      	cmp	r3, #0
   81e3e:	d101      	bne.n	81e44 <xQueueGenericReceive+0x34>
   81e40:	2301      	movs	r3, #1
   81e42:	e000      	b.n	81e46 <xQueueGenericReceive+0x36>
   81e44:	2300      	movs	r3, #0
   81e46:	2b00      	cmp	r3, #0
   81e48:	d102      	bne.n	81e50 <xQueueGenericReceive+0x40>
   81e4a:	4b60      	ldr	r3, [pc, #384]	; (81fcc <xQueueGenericReceive+0x1bc>)
   81e4c:	4798      	blx	r3
   81e4e:	e7fe      	b.n	81e4e <xQueueGenericReceive+0x3e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   81e50:	4b5f      	ldr	r3, [pc, #380]	; (81fd0 <xQueueGenericReceive+0x1c0>)
   81e52:	4798      	blx	r3
   81e54:	4603      	mov	r3, r0
   81e56:	2b00      	cmp	r3, #0
   81e58:	d102      	bne.n	81e60 <xQueueGenericReceive+0x50>
   81e5a:	687b      	ldr	r3, [r7, #4]
   81e5c:	2b00      	cmp	r3, #0
   81e5e:	d101      	bne.n	81e64 <xQueueGenericReceive+0x54>
   81e60:	2301      	movs	r3, #1
   81e62:	e000      	b.n	81e66 <xQueueGenericReceive+0x56>
   81e64:	2300      	movs	r3, #0
   81e66:	2b00      	cmp	r3, #0
   81e68:	d102      	bne.n	81e70 <xQueueGenericReceive+0x60>
   81e6a:	4b58      	ldr	r3, [pc, #352]	; (81fcc <xQueueGenericReceive+0x1bc>)
   81e6c:	4798      	blx	r3
   81e6e:	e7fe      	b.n	81e6e <xQueueGenericReceive+0x5e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81e70:	4b58      	ldr	r3, [pc, #352]	; (81fd4 <xQueueGenericReceive+0x1c4>)
   81e72:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   81e74:	6a3b      	ldr	r3, [r7, #32]
   81e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81e78:	2b00      	cmp	r3, #0
   81e7a:	d03b      	beq.n	81ef4 <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
   81e7c:	6a3b      	ldr	r3, [r7, #32]
   81e7e:	68db      	ldr	r3, [r3, #12]
   81e80:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   81e82:	6a38      	ldr	r0, [r7, #32]
   81e84:	68b9      	ldr	r1, [r7, #8]
   81e86:	4b54      	ldr	r3, [pc, #336]	; (81fd8 <xQueueGenericReceive+0x1c8>)
   81e88:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81e8a:	683b      	ldr	r3, [r7, #0]
   81e8c:	2b00      	cmp	r3, #0
   81e8e:	d11c      	bne.n	81eca <xQueueGenericReceive+0xba>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
   81e90:	6a3b      	ldr	r3, [r7, #32]
   81e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81e94:	1e5a      	subs	r2, r3, #1
   81e96:	6a3b      	ldr	r3, [r7, #32]
   81e98:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81e9a:	6a3b      	ldr	r3, [r7, #32]
   81e9c:	681b      	ldr	r3, [r3, #0]
   81e9e:	2b00      	cmp	r3, #0
   81ea0:	d104      	bne.n	81eac <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
   81ea2:	4b4e      	ldr	r3, [pc, #312]	; (81fdc <xQueueGenericReceive+0x1cc>)
   81ea4:	4798      	blx	r3
   81ea6:	4602      	mov	r2, r0
   81ea8:	6a3b      	ldr	r3, [r7, #32]
   81eaa:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81eac:	6a3b      	ldr	r3, [r7, #32]
   81eae:	691b      	ldr	r3, [r3, #16]
   81eb0:	2b00      	cmp	r3, #0
   81eb2:	d01b      	beq.n	81eec <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81eb4:	6a3b      	ldr	r3, [r7, #32]
   81eb6:	3310      	adds	r3, #16
   81eb8:	4618      	mov	r0, r3
   81eba:	4b49      	ldr	r3, [pc, #292]	; (81fe0 <xQueueGenericReceive+0x1d0>)
   81ebc:	4798      	blx	r3
   81ebe:	4603      	mov	r3, r0
   81ec0:	2b01      	cmp	r3, #1
   81ec2:	d113      	bne.n	81eec <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
   81ec4:	4b47      	ldr	r3, [pc, #284]	; (81fe4 <xQueueGenericReceive+0x1d4>)
   81ec6:	4798      	blx	r3
   81ec8:	e010      	b.n	81eec <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
   81eca:	6a3b      	ldr	r3, [r7, #32]
   81ecc:	69fa      	ldr	r2, [r7, #28]
   81ece:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81ed0:	6a3b      	ldr	r3, [r7, #32]
   81ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   81ed4:	2b00      	cmp	r3, #0
   81ed6:	d009      	beq.n	81eec <xQueueGenericReceive+0xdc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81ed8:	6a3b      	ldr	r3, [r7, #32]
   81eda:	3324      	adds	r3, #36	; 0x24
   81edc:	4618      	mov	r0, r3
   81ede:	4b40      	ldr	r3, [pc, #256]	; (81fe0 <xQueueGenericReceive+0x1d0>)
   81ee0:	4798      	blx	r3
   81ee2:	4603      	mov	r3, r0
   81ee4:	2b00      	cmp	r3, #0
   81ee6:	d001      	beq.n	81eec <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
   81ee8:	4b3e      	ldr	r3, [pc, #248]	; (81fe4 <xQueueGenericReceive+0x1d4>)
   81eea:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
   81eec:	4b3e      	ldr	r3, [pc, #248]	; (81fe8 <xQueueGenericReceive+0x1d8>)
   81eee:	4798      	blx	r3
				return pdPASS;
   81ef0:	2301      	movs	r3, #1
   81ef2:	e066      	b.n	81fc2 <xQueueGenericReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   81ef4:	687b      	ldr	r3, [r7, #4]
   81ef6:	2b00      	cmp	r3, #0
   81ef8:	d103      	bne.n	81f02 <xQueueGenericReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81efa:	4b3b      	ldr	r3, [pc, #236]	; (81fe8 <xQueueGenericReceive+0x1d8>)
   81efc:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81efe:	2300      	movs	r3, #0
   81f00:	e05f      	b.n	81fc2 <xQueueGenericReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
   81f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81f04:	2b00      	cmp	r3, #0
   81f06:	d106      	bne.n	81f16 <xQueueGenericReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81f08:	f107 0314 	add.w	r3, r7, #20
   81f0c:	4618      	mov	r0, r3
   81f0e:	4b37      	ldr	r3, [pc, #220]	; (81fec <xQueueGenericReceive+0x1dc>)
   81f10:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   81f12:	2301      	movs	r3, #1
   81f14:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   81f16:	4b34      	ldr	r3, [pc, #208]	; (81fe8 <xQueueGenericReceive+0x1d8>)
   81f18:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81f1a:	4b35      	ldr	r3, [pc, #212]	; (81ff0 <xQueueGenericReceive+0x1e0>)
   81f1c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81f1e:	4b2d      	ldr	r3, [pc, #180]	; (81fd4 <xQueueGenericReceive+0x1c4>)
   81f20:	4798      	blx	r3
   81f22:	6a3b      	ldr	r3, [r7, #32]
   81f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   81f26:	f1b3 3fff 	cmp.w	r3, #4294967295
   81f2a:	d102      	bne.n	81f32 <xQueueGenericReceive+0x122>
   81f2c:	6a3b      	ldr	r3, [r7, #32]
   81f2e:	2200      	movs	r2, #0
   81f30:	645a      	str	r2, [r3, #68]	; 0x44
   81f32:	6a3b      	ldr	r3, [r7, #32]
   81f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   81f36:	f1b3 3fff 	cmp.w	r3, #4294967295
   81f3a:	d102      	bne.n	81f42 <xQueueGenericReceive+0x132>
   81f3c:	6a3b      	ldr	r3, [r7, #32]
   81f3e:	2200      	movs	r2, #0
   81f40:	649a      	str	r2, [r3, #72]	; 0x48
   81f42:	4b29      	ldr	r3, [pc, #164]	; (81fe8 <xQueueGenericReceive+0x1d8>)
   81f44:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81f46:	f107 0214 	add.w	r2, r7, #20
   81f4a:	1d3b      	adds	r3, r7, #4
   81f4c:	4610      	mov	r0, r2
   81f4e:	4619      	mov	r1, r3
   81f50:	4b28      	ldr	r3, [pc, #160]	; (81ff4 <xQueueGenericReceive+0x1e4>)
   81f52:	4798      	blx	r3
   81f54:	4603      	mov	r3, r0
   81f56:	2b00      	cmp	r3, #0
   81f58:	d12b      	bne.n	81fb2 <xQueueGenericReceive+0x1a2>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   81f5a:	6a38      	ldr	r0, [r7, #32]
   81f5c:	4b26      	ldr	r3, [pc, #152]	; (81ff8 <xQueueGenericReceive+0x1e8>)
   81f5e:	4798      	blx	r3
   81f60:	4603      	mov	r3, r0
   81f62:	2b00      	cmp	r3, #0
   81f64:	d01f      	beq.n	81fa6 <xQueueGenericReceive+0x196>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81f66:	6a3b      	ldr	r3, [r7, #32]
   81f68:	681b      	ldr	r3, [r3, #0]
   81f6a:	2b00      	cmp	r3, #0
   81f6c:	d108      	bne.n	81f80 <xQueueGenericReceive+0x170>
					{
						taskENTER_CRITICAL();
   81f6e:	4b19      	ldr	r3, [pc, #100]	; (81fd4 <xQueueGenericReceive+0x1c4>)
   81f70:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81f72:	6a3b      	ldr	r3, [r7, #32]
   81f74:	685b      	ldr	r3, [r3, #4]
   81f76:	4618      	mov	r0, r3
   81f78:	4b20      	ldr	r3, [pc, #128]	; (81ffc <xQueueGenericReceive+0x1ec>)
   81f7a:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
   81f7c:	4b1a      	ldr	r3, [pc, #104]	; (81fe8 <xQueueGenericReceive+0x1d8>)
   81f7e:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81f80:	6a3b      	ldr	r3, [r7, #32]
   81f82:	f103 0224 	add.w	r2, r3, #36	; 0x24
   81f86:	687b      	ldr	r3, [r7, #4]
   81f88:	4610      	mov	r0, r2
   81f8a:	4619      	mov	r1, r3
   81f8c:	4b1c      	ldr	r3, [pc, #112]	; (82000 <xQueueGenericReceive+0x1f0>)
   81f8e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   81f90:	6a38      	ldr	r0, [r7, #32]
   81f92:	4b1c      	ldr	r3, [pc, #112]	; (82004 <xQueueGenericReceive+0x1f4>)
   81f94:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81f96:	4b1c      	ldr	r3, [pc, #112]	; (82008 <xQueueGenericReceive+0x1f8>)
   81f98:	4798      	blx	r3
   81f9a:	4603      	mov	r3, r0
   81f9c:	2b00      	cmp	r3, #0
   81f9e:	d10f      	bne.n	81fc0 <xQueueGenericReceive+0x1b0>
				{
					portYIELD_WITHIN_API();
   81fa0:	4b10      	ldr	r3, [pc, #64]	; (81fe4 <xQueueGenericReceive+0x1d4>)
   81fa2:	4798      	blx	r3
   81fa4:	e00c      	b.n	81fc0 <xQueueGenericReceive+0x1b0>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81fa6:	6a38      	ldr	r0, [r7, #32]
   81fa8:	4b16      	ldr	r3, [pc, #88]	; (82004 <xQueueGenericReceive+0x1f4>)
   81faa:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81fac:	4b16      	ldr	r3, [pc, #88]	; (82008 <xQueueGenericReceive+0x1f8>)
   81fae:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
   81fb0:	e75e      	b.n	81e70 <xQueueGenericReceive+0x60>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   81fb2:	6a38      	ldr	r0, [r7, #32]
   81fb4:	4b13      	ldr	r3, [pc, #76]	; (82004 <xQueueGenericReceive+0x1f4>)
   81fb6:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81fb8:	4b13      	ldr	r3, [pc, #76]	; (82008 <xQueueGenericReceive+0x1f8>)
   81fba:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   81fbc:	2300      	movs	r3, #0
   81fbe:	e000      	b.n	81fc2 <xQueueGenericReceive+0x1b2>
		}
	}
   81fc0:	e756      	b.n	81e70 <xQueueGenericReceive+0x60>
}
   81fc2:	4618      	mov	r0, r3
   81fc4:	3728      	adds	r7, #40	; 0x28
   81fc6:	46bd      	mov	sp, r7
   81fc8:	bd80      	pop	{r7, pc}
   81fca:	bf00      	nop
   81fcc:	00081549 	.word	0x00081549
   81fd0:	00082f61 	.word	0x00082f61
   81fd4:	000814cd 	.word	0x000814cd
   81fd8:	000821b9 	.word	0x000821b9
   81fdc:	00083175 	.word	0x00083175
   81fe0:	00082a89 	.word	0x00082a89
   81fe4:	000814ad 	.word	0x000814ad
   81fe8:	00081511 	.word	0x00081511
   81fec:	00082b49 	.word	0x00082b49
   81ff0:	00082585 	.word	0x00082585
   81ff4:	00082b81 	.word	0x00082b81
   81ff8:	000822b1 	.word	0x000822b1
   81ffc:	00082f9d 	.word	0x00082f9d
   82000:	00082969 	.word	0x00082969
   82004:	00082209 	.word	0x00082209
   82008:	000825a1 	.word	0x000825a1

0008200c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
   8200c:	b580      	push	{r7, lr}
   8200e:	b088      	sub	sp, #32
   82010:	af00      	add	r7, sp, #0
   82012:	60f8      	str	r0, [r7, #12]
   82014:	60b9      	str	r1, [r7, #8]
   82016:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82018:	68fb      	ldr	r3, [r7, #12]
   8201a:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   8201c:	69bb      	ldr	r3, [r7, #24]
   8201e:	2b00      	cmp	r3, #0
   82020:	d102      	bne.n	82028 <xQueueReceiveFromISR+0x1c>
   82022:	4b27      	ldr	r3, [pc, #156]	; (820c0 <xQueueReceiveFromISR+0xb4>)
   82024:	4798      	blx	r3
   82026:	e7fe      	b.n	82026 <xQueueReceiveFromISR+0x1a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   82028:	68bb      	ldr	r3, [r7, #8]
   8202a:	2b00      	cmp	r3, #0
   8202c:	d103      	bne.n	82036 <xQueueReceiveFromISR+0x2a>
   8202e:	69bb      	ldr	r3, [r7, #24]
   82030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82032:	2b00      	cmp	r3, #0
   82034:	d101      	bne.n	8203a <xQueueReceiveFromISR+0x2e>
   82036:	2301      	movs	r3, #1
   82038:	e000      	b.n	8203c <xQueueReceiveFromISR+0x30>
   8203a:	2300      	movs	r3, #0
   8203c:	2b00      	cmp	r3, #0
   8203e:	d102      	bne.n	82046 <xQueueReceiveFromISR+0x3a>
   82040:	4b1f      	ldr	r3, [pc, #124]	; (820c0 <xQueueReceiveFromISR+0xb4>)
   82042:	4798      	blx	r3
   82044:	e7fe      	b.n	82044 <xQueueReceiveFromISR+0x38>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   82046:	4b1f      	ldr	r3, [pc, #124]	; (820c4 <xQueueReceiveFromISR+0xb8>)
   82048:	4798      	blx	r3

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   8204a:	4b1d      	ldr	r3, [pc, #116]	; (820c0 <xQueueReceiveFromISR+0xb4>)
   8204c:	4798      	blx	r3
   8204e:	6178      	str	r0, [r7, #20]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   82050:	69bb      	ldr	r3, [r7, #24]
   82052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82054:	2b00      	cmp	r3, #0
   82056:	d028      	beq.n	820aa <xQueueReceiveFromISR+0x9e>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   82058:	69b8      	ldr	r0, [r7, #24]
   8205a:	68b9      	ldr	r1, [r7, #8]
   8205c:	4b1a      	ldr	r3, [pc, #104]	; (820c8 <xQueueReceiveFromISR+0xbc>)
   8205e:	4798      	blx	r3
			--( pxQueue->uxMessagesWaiting );
   82060:	69bb      	ldr	r3, [r7, #24]
   82062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82064:	1e5a      	subs	r2, r3, #1
   82066:	69bb      	ldr	r3, [r7, #24]
   82068:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
   8206a:	69bb      	ldr	r3, [r7, #24]
   8206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8206e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82072:	d112      	bne.n	8209a <xQueueReceiveFromISR+0x8e>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   82074:	69bb      	ldr	r3, [r7, #24]
   82076:	691b      	ldr	r3, [r3, #16]
   82078:	2b00      	cmp	r3, #0
   8207a:	d013      	beq.n	820a4 <xQueueReceiveFromISR+0x98>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8207c:	69bb      	ldr	r3, [r7, #24]
   8207e:	3310      	adds	r3, #16
   82080:	4618      	mov	r0, r3
   82082:	4b12      	ldr	r3, [pc, #72]	; (820cc <xQueueReceiveFromISR+0xc0>)
   82084:	4798      	blx	r3
   82086:	4603      	mov	r3, r0
   82088:	2b00      	cmp	r3, #0
   8208a:	d00b      	beq.n	820a4 <xQueueReceiveFromISR+0x98>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   8208c:	687b      	ldr	r3, [r7, #4]
   8208e:	2b00      	cmp	r3, #0
   82090:	d008      	beq.n	820a4 <xQueueReceiveFromISR+0x98>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   82092:	687b      	ldr	r3, [r7, #4]
   82094:	2201      	movs	r2, #1
   82096:	601a      	str	r2, [r3, #0]
   82098:	e004      	b.n	820a4 <xQueueReceiveFromISR+0x98>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
   8209a:	69bb      	ldr	r3, [r7, #24]
   8209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8209e:	1c5a      	adds	r2, r3, #1
   820a0:	69bb      	ldr	r3, [r7, #24]
   820a2:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
   820a4:	2301      	movs	r3, #1
   820a6:	61fb      	str	r3, [r7, #28]
   820a8:	e001      	b.n	820ae <xQueueReceiveFromISR+0xa2>
		}
		else
		{
			xReturn = pdFAIL;
   820aa:	2300      	movs	r3, #0
   820ac:	61fb      	str	r3, [r7, #28]
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   820ae:	6978      	ldr	r0, [r7, #20]
   820b0:	4b07      	ldr	r3, [pc, #28]	; (820d0 <xQueueReceiveFromISR+0xc4>)
   820b2:	4798      	blx	r3

	return xReturn;
   820b4:	69fb      	ldr	r3, [r7, #28]
}
   820b6:	4618      	mov	r0, r3
   820b8:	3720      	adds	r7, #32
   820ba:	46bd      	mov	sp, r7
   820bc:	bd80      	pop	{r7, pc}
   820be:	bf00      	nop
   820c0:	00081549 	.word	0x00081549
   820c4:	00081611 	.word	0x00081611
   820c8:	000821b9 	.word	0x000821b9
   820cc:	00082a89 	.word	0x00082a89
   820d0:	0008155d 	.word	0x0008155d

000820d4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   820d4:	b580      	push	{r7, lr}
   820d6:	b086      	sub	sp, #24
   820d8:	af00      	add	r7, sp, #0
   820da:	60f8      	str	r0, [r7, #12]
   820dc:	60b9      	str	r1, [r7, #8]
   820de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   820e0:	2300      	movs	r3, #0
   820e2:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   820e4:	68fb      	ldr	r3, [r7, #12]
   820e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   820e8:	2b00      	cmp	r3, #0
   820ea:	d10d      	bne.n	82108 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   820ec:	68fb      	ldr	r3, [r7, #12]
   820ee:	681b      	ldr	r3, [r3, #0]
   820f0:	2b00      	cmp	r3, #0
   820f2:	d152      	bne.n	8219a <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   820f4:	68fb      	ldr	r3, [r7, #12]
   820f6:	685b      	ldr	r3, [r3, #4]
   820f8:	4618      	mov	r0, r3
   820fa:	4b2d      	ldr	r3, [pc, #180]	; (821b0 <prvCopyDataToQueue+0xdc>)
   820fc:	4798      	blx	r3
   820fe:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
   82100:	68fb      	ldr	r3, [r7, #12]
   82102:	2200      	movs	r2, #0
   82104:	605a      	str	r2, [r3, #4]
   82106:	e048      	b.n	8219a <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   82108:	687b      	ldr	r3, [r7, #4]
   8210a:	2b00      	cmp	r3, #0
   8210c:	d11a      	bne.n	82144 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   8210e:	68fb      	ldr	r3, [r7, #12]
   82110:	689a      	ldr	r2, [r3, #8]
   82112:	68fb      	ldr	r3, [r7, #12]
   82114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82116:	4610      	mov	r0, r2
   82118:	68b9      	ldr	r1, [r7, #8]
   8211a:	461a      	mov	r2, r3
   8211c:	4b25      	ldr	r3, [pc, #148]	; (821b4 <prvCopyDataToQueue+0xe0>)
   8211e:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   82120:	68fb      	ldr	r3, [r7, #12]
   82122:	689a      	ldr	r2, [r3, #8]
   82124:	68fb      	ldr	r3, [r7, #12]
   82126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82128:	441a      	add	r2, r3
   8212a:	68fb      	ldr	r3, [r7, #12]
   8212c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   8212e:	68fb      	ldr	r3, [r7, #12]
   82130:	689a      	ldr	r2, [r3, #8]
   82132:	68fb      	ldr	r3, [r7, #12]
   82134:	685b      	ldr	r3, [r3, #4]
   82136:	429a      	cmp	r2, r3
   82138:	d32f      	bcc.n	8219a <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   8213a:	68fb      	ldr	r3, [r7, #12]
   8213c:	681a      	ldr	r2, [r3, #0]
   8213e:	68fb      	ldr	r3, [r7, #12]
   82140:	609a      	str	r2, [r3, #8]
   82142:	e02a      	b.n	8219a <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   82144:	68fb      	ldr	r3, [r7, #12]
   82146:	68da      	ldr	r2, [r3, #12]
   82148:	68fb      	ldr	r3, [r7, #12]
   8214a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8214c:	4610      	mov	r0, r2
   8214e:	68b9      	ldr	r1, [r7, #8]
   82150:	461a      	mov	r2, r3
   82152:	4b18      	ldr	r3, [pc, #96]	; (821b4 <prvCopyDataToQueue+0xe0>)
   82154:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   82156:	68fb      	ldr	r3, [r7, #12]
   82158:	68da      	ldr	r2, [r3, #12]
   8215a:	68fb      	ldr	r3, [r7, #12]
   8215c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8215e:	425b      	negs	r3, r3
   82160:	441a      	add	r2, r3
   82162:	68fb      	ldr	r3, [r7, #12]
   82164:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   82166:	68fb      	ldr	r3, [r7, #12]
   82168:	68da      	ldr	r2, [r3, #12]
   8216a:	68fb      	ldr	r3, [r7, #12]
   8216c:	681b      	ldr	r3, [r3, #0]
   8216e:	429a      	cmp	r2, r3
   82170:	d207      	bcs.n	82182 <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   82172:	68fb      	ldr	r3, [r7, #12]
   82174:	685a      	ldr	r2, [r3, #4]
   82176:	68fb      	ldr	r3, [r7, #12]
   82178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8217a:	425b      	negs	r3, r3
   8217c:	441a      	add	r2, r3
   8217e:	68fb      	ldr	r3, [r7, #12]
   82180:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   82182:	687b      	ldr	r3, [r7, #4]
   82184:	2b02      	cmp	r3, #2
   82186:	d108      	bne.n	8219a <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   82188:	68fb      	ldr	r3, [r7, #12]
   8218a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8218c:	2b00      	cmp	r3, #0
   8218e:	d004      	beq.n	8219a <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
   82190:	68fb      	ldr	r3, [r7, #12]
   82192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82194:	1e5a      	subs	r2, r3, #1
   82196:	68fb      	ldr	r3, [r7, #12]
   82198:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
   8219a:	68fb      	ldr	r3, [r7, #12]
   8219c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8219e:	1c5a      	adds	r2, r3, #1
   821a0:	68fb      	ldr	r3, [r7, #12]
   821a2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   821a4:	697b      	ldr	r3, [r7, #20]
}
   821a6:	4618      	mov	r0, r3
   821a8:	3718      	adds	r7, #24
   821aa:	46bd      	mov	sp, r7
   821ac:	bd80      	pop	{r7, pc}
   821ae:	bf00      	nop
   821b0:	00083091 	.word	0x00083091
   821b4:	00083b15 	.word	0x00083b15

000821b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   821b8:	b580      	push	{r7, lr}
   821ba:	b082      	sub	sp, #8
   821bc:	af00      	add	r7, sp, #0
   821be:	6078      	str	r0, [r7, #4]
   821c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   821c2:	687b      	ldr	r3, [r7, #4]
   821c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   821c6:	2b00      	cmp	r3, #0
   821c8:	d019      	beq.n	821fe <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   821ca:	687b      	ldr	r3, [r7, #4]
   821cc:	68da      	ldr	r2, [r3, #12]
   821ce:	687b      	ldr	r3, [r7, #4]
   821d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   821d2:	441a      	add	r2, r3
   821d4:	687b      	ldr	r3, [r7, #4]
   821d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   821d8:	687b      	ldr	r3, [r7, #4]
   821da:	68da      	ldr	r2, [r3, #12]
   821dc:	687b      	ldr	r3, [r7, #4]
   821de:	685b      	ldr	r3, [r3, #4]
   821e0:	429a      	cmp	r2, r3
   821e2:	d303      	bcc.n	821ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   821e4:	687b      	ldr	r3, [r7, #4]
   821e6:	681a      	ldr	r2, [r3, #0]
   821e8:	687b      	ldr	r3, [r7, #4]
   821ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   821ec:	687b      	ldr	r3, [r7, #4]
   821ee:	68da      	ldr	r2, [r3, #12]
   821f0:	687b      	ldr	r3, [r7, #4]
   821f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   821f4:	6838      	ldr	r0, [r7, #0]
   821f6:	4611      	mov	r1, r2
   821f8:	461a      	mov	r2, r3
   821fa:	4b02      	ldr	r3, [pc, #8]	; (82204 <prvCopyDataFromQueue+0x4c>)
   821fc:	4798      	blx	r3
	}
}
   821fe:	3708      	adds	r7, #8
   82200:	46bd      	mov	sp, r7
   82202:	bd80      	pop	{r7, pc}
   82204:	00083b15 	.word	0x00083b15

00082208 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   82208:	b580      	push	{r7, lr}
   8220a:	b082      	sub	sp, #8
   8220c:	af00      	add	r7, sp, #0
   8220e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   82210:	4b23      	ldr	r3, [pc, #140]	; (822a0 <prvUnlockQueue+0x98>)
   82212:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   82214:	e014      	b.n	82240 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82216:	687b      	ldr	r3, [r7, #4]
   82218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8221a:	2b00      	cmp	r3, #0
   8221c:	d00a      	beq.n	82234 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8221e:	687b      	ldr	r3, [r7, #4]
   82220:	3324      	adds	r3, #36	; 0x24
   82222:	4618      	mov	r0, r3
   82224:	4b1f      	ldr	r3, [pc, #124]	; (822a4 <prvUnlockQueue+0x9c>)
   82226:	4798      	blx	r3
   82228:	4603      	mov	r3, r0
   8222a:	2b00      	cmp	r3, #0
   8222c:	d003      	beq.n	82236 <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
   8222e:	4b1e      	ldr	r3, [pc, #120]	; (822a8 <prvUnlockQueue+0xa0>)
   82230:	4798      	blx	r3
   82232:	e000      	b.n	82236 <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   82234:	e008      	b.n	82248 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
   82236:	687b      	ldr	r3, [r7, #4]
   82238:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   8223a:	1e5a      	subs	r2, r3, #1
   8223c:	687b      	ldr	r3, [r7, #4]
   8223e:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   82240:	687b      	ldr	r3, [r7, #4]
   82242:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82244:	2b00      	cmp	r3, #0
   82246:	dce6      	bgt.n	82216 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
   82248:	687b      	ldr	r3, [r7, #4]
   8224a:	f04f 32ff 	mov.w	r2, #4294967295
   8224e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   82250:	4b16      	ldr	r3, [pc, #88]	; (822ac <prvUnlockQueue+0xa4>)
   82252:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   82254:	4b12      	ldr	r3, [pc, #72]	; (822a0 <prvUnlockQueue+0x98>)
   82256:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   82258:	e014      	b.n	82284 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8225a:	687b      	ldr	r3, [r7, #4]
   8225c:	691b      	ldr	r3, [r3, #16]
   8225e:	2b00      	cmp	r3, #0
   82260:	d00f      	beq.n	82282 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   82262:	687b      	ldr	r3, [r7, #4]
   82264:	3310      	adds	r3, #16
   82266:	4618      	mov	r0, r3
   82268:	4b0e      	ldr	r3, [pc, #56]	; (822a4 <prvUnlockQueue+0x9c>)
   8226a:	4798      	blx	r3
   8226c:	4603      	mov	r3, r0
   8226e:	2b00      	cmp	r3, #0
   82270:	d001      	beq.n	82276 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
   82272:	4b0d      	ldr	r3, [pc, #52]	; (822a8 <prvUnlockQueue+0xa0>)
   82274:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
   82276:	687b      	ldr	r3, [r7, #4]
   82278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8227a:	1e5a      	subs	r2, r3, #1
   8227c:	687b      	ldr	r3, [r7, #4]
   8227e:	645a      	str	r2, [r3, #68]	; 0x44
   82280:	e000      	b.n	82284 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
   82282:	e003      	b.n	8228c <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   82284:	687b      	ldr	r3, [r7, #4]
   82286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82288:	2b00      	cmp	r3, #0
   8228a:	dce6      	bgt.n	8225a <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   8228c:	687b      	ldr	r3, [r7, #4]
   8228e:	f04f 32ff 	mov.w	r2, #4294967295
   82292:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   82294:	4b05      	ldr	r3, [pc, #20]	; (822ac <prvUnlockQueue+0xa4>)
   82296:	4798      	blx	r3
}
   82298:	3708      	adds	r7, #8
   8229a:	46bd      	mov	sp, r7
   8229c:	bd80      	pop	{r7, pc}
   8229e:	bf00      	nop
   822a0:	000814cd 	.word	0x000814cd
   822a4:	00082a89 	.word	0x00082a89
   822a8:	00082c31 	.word	0x00082c31
   822ac:	00081511 	.word	0x00081511

000822b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   822b0:	b580      	push	{r7, lr}
   822b2:	b084      	sub	sp, #16
   822b4:	af00      	add	r7, sp, #0
   822b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   822b8:	4b08      	ldr	r3, [pc, #32]	; (822dc <prvIsQueueEmpty+0x2c>)
   822ba:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   822bc:	687b      	ldr	r3, [r7, #4]
   822be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   822c0:	2b00      	cmp	r3, #0
   822c2:	d102      	bne.n	822ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
   822c4:	2301      	movs	r3, #1
   822c6:	60fb      	str	r3, [r7, #12]
   822c8:	e001      	b.n	822ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
   822ca:	2300      	movs	r3, #0
   822cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   822ce:	4b04      	ldr	r3, [pc, #16]	; (822e0 <prvIsQueueEmpty+0x30>)
   822d0:	4798      	blx	r3

	return xReturn;
   822d2:	68fb      	ldr	r3, [r7, #12]
}
   822d4:	4618      	mov	r0, r3
   822d6:	3710      	adds	r7, #16
   822d8:	46bd      	mov	sp, r7
   822da:	bd80      	pop	{r7, pc}
   822dc:	000814cd 	.word	0x000814cd
   822e0:	00081511 	.word	0x00081511

000822e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   822e4:	b580      	push	{r7, lr}
   822e6:	b084      	sub	sp, #16
   822e8:	af00      	add	r7, sp, #0
   822ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   822ec:	4b09      	ldr	r3, [pc, #36]	; (82314 <prvIsQueueFull+0x30>)
   822ee:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   822f0:	687b      	ldr	r3, [r7, #4]
   822f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   822f4:	687b      	ldr	r3, [r7, #4]
   822f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   822f8:	429a      	cmp	r2, r3
   822fa:	d102      	bne.n	82302 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
   822fc:	2301      	movs	r3, #1
   822fe:	60fb      	str	r3, [r7, #12]
   82300:	e001      	b.n	82306 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   82302:	2300      	movs	r3, #0
   82304:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   82306:	4b04      	ldr	r3, [pc, #16]	; (82318 <prvIsQueueFull+0x34>)
   82308:	4798      	blx	r3

	return xReturn;
   8230a:	68fb      	ldr	r3, [r7, #12]
}
   8230c:	4618      	mov	r0, r3
   8230e:	3710      	adds	r7, #16
   82310:	46bd      	mov	sp, r7
   82312:	bd80      	pop	{r7, pc}
   82314:	000814cd 	.word	0x000814cd
   82318:	00081511 	.word	0x00081511

0008231c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
   8231c:	b580      	push	{r7, lr}
   8231e:	b084      	sub	sp, #16
   82320:	af00      	add	r7, sp, #0
   82322:	6078      	str	r0, [r7, #4]
   82324:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82326:	687b      	ldr	r3, [r7, #4]
   82328:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8232a:	4b12      	ldr	r3, [pc, #72]	; (82374 <vQueueWaitForMessageRestricted+0x58>)
   8232c:	4798      	blx	r3
   8232e:	68fb      	ldr	r3, [r7, #12]
   82330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82332:	f1b3 3fff 	cmp.w	r3, #4294967295
   82336:	d102      	bne.n	8233e <vQueueWaitForMessageRestricted+0x22>
   82338:	68fb      	ldr	r3, [r7, #12]
   8233a:	2200      	movs	r2, #0
   8233c:	645a      	str	r2, [r3, #68]	; 0x44
   8233e:	68fb      	ldr	r3, [r7, #12]
   82340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82342:	f1b3 3fff 	cmp.w	r3, #4294967295
   82346:	d102      	bne.n	8234e <vQueueWaitForMessageRestricted+0x32>
   82348:	68fb      	ldr	r3, [r7, #12]
   8234a:	2200      	movs	r2, #0
   8234c:	649a      	str	r2, [r3, #72]	; 0x48
   8234e:	4b0a      	ldr	r3, [pc, #40]	; (82378 <vQueueWaitForMessageRestricted+0x5c>)
   82350:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   82352:	68fb      	ldr	r3, [r7, #12]
   82354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82356:	2b00      	cmp	r3, #0
   82358:	d105      	bne.n	82366 <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8235a:	68fb      	ldr	r3, [r7, #12]
   8235c:	3324      	adds	r3, #36	; 0x24
   8235e:	4618      	mov	r0, r3
   82360:	6839      	ldr	r1, [r7, #0]
   82362:	4b06      	ldr	r3, [pc, #24]	; (8237c <vQueueWaitForMessageRestricted+0x60>)
   82364:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   82366:	68f8      	ldr	r0, [r7, #12]
   82368:	4b05      	ldr	r3, [pc, #20]	; (82380 <vQueueWaitForMessageRestricted+0x64>)
   8236a:	4798      	blx	r3
	}
   8236c:	3710      	adds	r7, #16
   8236e:	46bd      	mov	sp, r7
   82370:	bd80      	pop	{r7, pc}
   82372:	bf00      	nop
   82374:	000814cd 	.word	0x000814cd
   82378:	00081511 	.word	0x00081511
   8237c:	00082a09 	.word	0x00082a09
   82380:	00082209 	.word	0x00082209

00082384 <xTaskGenericCreate>:
static void prvResetNextTaskUnblockTime( void );

/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   82384:	b590      	push	{r4, r7, lr}
   82386:	b08b      	sub	sp, #44	; 0x2c
   82388:	af02      	add	r7, sp, #8
   8238a:	60f8      	str	r0, [r7, #12]
   8238c:	60b9      	str	r1, [r7, #8]
   8238e:	603b      	str	r3, [r7, #0]
   82390:	4613      	mov	r3, r2
   82392:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;

	configASSERT( pxTaskCode );
   82394:	68fb      	ldr	r3, [r7, #12]
   82396:	2b00      	cmp	r3, #0
   82398:	d102      	bne.n	823a0 <xTaskGenericCreate+0x1c>
   8239a:	4b4b      	ldr	r3, [pc, #300]	; (824c8 <xTaskGenericCreate+0x144>)
   8239c:	4798      	blx	r3
   8239e:	e7fe      	b.n	8239e <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   823a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   823a2:	2b04      	cmp	r3, #4
   823a4:	d902      	bls.n	823ac <xTaskGenericCreate+0x28>
   823a6:	4b48      	ldr	r3, [pc, #288]	; (824c8 <xTaskGenericCreate+0x144>)
   823a8:	4798      	blx	r3
   823aa:	e7fe      	b.n	823aa <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
   823ac:	88fb      	ldrh	r3, [r7, #6]
   823ae:	4618      	mov	r0, r3
   823b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
   823b2:	4b46      	ldr	r3, [pc, #280]	; (824cc <xTaskGenericCreate+0x148>)
   823b4:	4798      	blx	r3
   823b6:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
   823b8:	69bb      	ldr	r3, [r7, #24]
   823ba:	2b00      	cmp	r3, #0
   823bc:	d06d      	beq.n	8249a <xTaskGenericCreate+0x116>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
   823be:	69bb      	ldr	r3, [r7, #24]
   823c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   823c2:	88fb      	ldrh	r3, [r7, #6]
   823c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   823c8:	3b01      	subs	r3, #1
   823ca:	009b      	lsls	r3, r3, #2
   823cc:	4413      	add	r3, r2
   823ce:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
   823d0:	697b      	ldr	r3, [r7, #20]
   823d2:	f023 0307 	bic.w	r3, r3, #7
   823d6:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   823d8:	697b      	ldr	r3, [r7, #20]
   823da:	f003 0307 	and.w	r3, r3, #7
   823de:	2b00      	cmp	r3, #0
   823e0:	d002      	beq.n	823e8 <xTaskGenericCreate+0x64>
   823e2:	4b39      	ldr	r3, [pc, #228]	; (824c8 <xTaskGenericCreate+0x144>)
   823e4:	4798      	blx	r3
   823e6:	e7fe      	b.n	823e6 <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
   823e8:	88fb      	ldrh	r3, [r7, #6]
   823ea:	9300      	str	r3, [sp, #0]
   823ec:	69b8      	ldr	r0, [r7, #24]
   823ee:	68b9      	ldr	r1, [r7, #8]
   823f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   823f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   823f4:	4c36      	ldr	r4, [pc, #216]	; (824d0 <xTaskGenericCreate+0x14c>)
   823f6:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   823f8:	6978      	ldr	r0, [r7, #20]
   823fa:	68f9      	ldr	r1, [r7, #12]
   823fc:	683a      	ldr	r2, [r7, #0]
   823fe:	4b35      	ldr	r3, [pc, #212]	; (824d4 <xTaskGenericCreate+0x150>)
   82400:	4798      	blx	r3
   82402:	4602      	mov	r2, r0
   82404:	69bb      	ldr	r3, [r7, #24]
   82406:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
   82408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   8240a:	2b00      	cmp	r3, #0
   8240c:	d002      	beq.n	82414 <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   8240e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   82410:	69ba      	ldr	r2, [r7, #24]
   82412:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
   82414:	4b30      	ldr	r3, [pc, #192]	; (824d8 <xTaskGenericCreate+0x154>)
   82416:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   82418:	4b30      	ldr	r3, [pc, #192]	; (824dc <xTaskGenericCreate+0x158>)
   8241a:	681b      	ldr	r3, [r3, #0]
   8241c:	1c5a      	adds	r2, r3, #1
   8241e:	4b2f      	ldr	r3, [pc, #188]	; (824dc <xTaskGenericCreate+0x158>)
   82420:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   82422:	4b2f      	ldr	r3, [pc, #188]	; (824e0 <xTaskGenericCreate+0x15c>)
   82424:	681b      	ldr	r3, [r3, #0]
   82426:	2b00      	cmp	r3, #0
   82428:	d109      	bne.n	8243e <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   8242a:	4b2d      	ldr	r3, [pc, #180]	; (824e0 <xTaskGenericCreate+0x15c>)
   8242c:	69ba      	ldr	r2, [r7, #24]
   8242e:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   82430:	4b2a      	ldr	r3, [pc, #168]	; (824dc <xTaskGenericCreate+0x158>)
   82432:	681b      	ldr	r3, [r3, #0]
   82434:	2b01      	cmp	r3, #1
   82436:	d10f      	bne.n	82458 <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
   82438:	4b2a      	ldr	r3, [pc, #168]	; (824e4 <xTaskGenericCreate+0x160>)
   8243a:	4798      	blx	r3
   8243c:	e00c      	b.n	82458 <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   8243e:	4b2a      	ldr	r3, [pc, #168]	; (824e8 <xTaskGenericCreate+0x164>)
   82440:	681b      	ldr	r3, [r3, #0]
   82442:	2b00      	cmp	r3, #0
   82444:	d108      	bne.n	82458 <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   82446:	4b26      	ldr	r3, [pc, #152]	; (824e0 <xTaskGenericCreate+0x15c>)
   82448:	681b      	ldr	r3, [r3, #0]
   8244a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8244c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   8244e:	429a      	cmp	r2, r3
   82450:	d802      	bhi.n	82458 <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
   82452:	4b23      	ldr	r3, [pc, #140]	; (824e0 <xTaskGenericCreate+0x15c>)
   82454:	69ba      	ldr	r2, [r7, #24]
   82456:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
   82458:	4b24      	ldr	r3, [pc, #144]	; (824ec <xTaskGenericCreate+0x168>)
   8245a:	681b      	ldr	r3, [r3, #0]
   8245c:	1c5a      	adds	r2, r3, #1
   8245e:	4b23      	ldr	r3, [pc, #140]	; (824ec <xTaskGenericCreate+0x168>)
   82460:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
   82462:	69bb      	ldr	r3, [r7, #24]
   82464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82466:	2201      	movs	r2, #1
   82468:	409a      	lsls	r2, r3
   8246a:	4b21      	ldr	r3, [pc, #132]	; (824f0 <xTaskGenericCreate+0x16c>)
   8246c:	681b      	ldr	r3, [r3, #0]
   8246e:	431a      	orrs	r2, r3
   82470:	4b1f      	ldr	r3, [pc, #124]	; (824f0 <xTaskGenericCreate+0x16c>)
   82472:	601a      	str	r2, [r3, #0]
   82474:	69bb      	ldr	r3, [r7, #24]
   82476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82478:	4613      	mov	r3, r2
   8247a:	009b      	lsls	r3, r3, #2
   8247c:	4413      	add	r3, r2
   8247e:	009b      	lsls	r3, r3, #2
   82480:	4a1c      	ldr	r2, [pc, #112]	; (824f4 <xTaskGenericCreate+0x170>)
   82482:	441a      	add	r2, r3
   82484:	69bb      	ldr	r3, [r7, #24]
   82486:	3304      	adds	r3, #4
   82488:	4610      	mov	r0, r2
   8248a:	4619      	mov	r1, r3
   8248c:	4b1a      	ldr	r3, [pc, #104]	; (824f8 <xTaskGenericCreate+0x174>)
   8248e:	4798      	blx	r3

			xReturn = pdPASS;
   82490:	2301      	movs	r3, #1
   82492:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   82494:	4b19      	ldr	r3, [pc, #100]	; (824fc <xTaskGenericCreate+0x178>)
   82496:	4798      	blx	r3
   82498:	e002      	b.n	824a0 <xTaskGenericCreate+0x11c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   8249a:	f04f 33ff 	mov.w	r3, #4294967295
   8249e:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
   824a0:	69fb      	ldr	r3, [r7, #28]
   824a2:	2b01      	cmp	r3, #1
   824a4:	d10b      	bne.n	824be <xTaskGenericCreate+0x13a>
	{
		if( xSchedulerRunning != pdFALSE )
   824a6:	4b10      	ldr	r3, [pc, #64]	; (824e8 <xTaskGenericCreate+0x164>)
   824a8:	681b      	ldr	r3, [r3, #0]
   824aa:	2b00      	cmp	r3, #0
   824ac:	d007      	beq.n	824be <xTaskGenericCreate+0x13a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   824ae:	4b0c      	ldr	r3, [pc, #48]	; (824e0 <xTaskGenericCreate+0x15c>)
   824b0:	681b      	ldr	r3, [r3, #0]
   824b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   824b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   824b6:	429a      	cmp	r2, r3
   824b8:	d201      	bcs.n	824be <xTaskGenericCreate+0x13a>
			{
				taskYIELD_IF_USING_PREEMPTION();
   824ba:	4b11      	ldr	r3, [pc, #68]	; (82500 <xTaskGenericCreate+0x17c>)
   824bc:	4798      	blx	r3
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
   824be:	69fb      	ldr	r3, [r7, #28]
}
   824c0:	4618      	mov	r0, r3
   824c2:	3724      	adds	r7, #36	; 0x24
   824c4:	46bd      	mov	sp, r7
   824c6:	bd90      	pop	{r4, r7, pc}
   824c8:	00081549 	.word	0x00081549
   824cc:	00082e85 	.word	0x00082e85
   824d0:	00082c71 	.word	0x00082c71
   824d4:	00081325 	.word	0x00081325
   824d8:	000814cd 	.word	0x000814cd
   824dc:	2007a5bc 	.word	0x2007a5bc
   824e0:	2007a4e4 	.word	0x2007a4e4
   824e4:	00082d09 	.word	0x00082d09
   824e8:	2007a5c8 	.word	0x2007a5c8
   824ec:	2007a5d8 	.word	0x2007a5d8
   824f0:	2007a5c4 	.word	0x2007a5c4
   824f4:	2007a4e8 	.word	0x2007a4e8
   824f8:	00081219 	.word	0x00081219
   824fc:	00081511 	.word	0x00081511
   82500:	000814ad 	.word	0x000814ad

00082504 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   82504:	b590      	push	{r4, r7, lr}
   82506:	b087      	sub	sp, #28
   82508:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
   8250a:	2300      	movs	r3, #0
   8250c:	9300      	str	r3, [sp, #0]
   8250e:	2300      	movs	r3, #0
   82510:	9301      	str	r3, [sp, #4]
   82512:	2300      	movs	r3, #0
   82514:	9302      	str	r3, [sp, #8]
   82516:	2300      	movs	r3, #0
   82518:	9303      	str	r3, [sp, #12]
   8251a:	4812      	ldr	r0, [pc, #72]	; (82564 <vTaskStartScheduler+0x60>)
   8251c:	4912      	ldr	r1, [pc, #72]	; (82568 <vTaskStartScheduler+0x64>)
   8251e:	2282      	movs	r2, #130	; 0x82
   82520:	2300      	movs	r3, #0
   82522:	4c12      	ldr	r4, [pc, #72]	; (8256c <vTaskStartScheduler+0x68>)
   82524:	47a0      	blx	r4
   82526:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   82528:	687b      	ldr	r3, [r7, #4]
   8252a:	2b01      	cmp	r3, #1
   8252c:	d102      	bne.n	82534 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
   8252e:	4b10      	ldr	r3, [pc, #64]	; (82570 <vTaskStartScheduler+0x6c>)
   82530:	4798      	blx	r3
   82532:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   82534:	687b      	ldr	r3, [r7, #4]
   82536:	2b01      	cmp	r3, #1
   82538:	d10a      	bne.n	82550 <vTaskStartScheduler+0x4c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
   8253a:	4b0e      	ldr	r3, [pc, #56]	; (82574 <vTaskStartScheduler+0x70>)
   8253c:	4798      	blx	r3
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
   8253e:	4b0e      	ldr	r3, [pc, #56]	; (82578 <vTaskStartScheduler+0x74>)
   82540:	2201      	movs	r2, #1
   82542:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
   82544:	4b0d      	ldr	r3, [pc, #52]	; (8257c <vTaskStartScheduler+0x78>)
   82546:	2200      	movs	r2, #0
   82548:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   8254a:	4b0d      	ldr	r3, [pc, #52]	; (82580 <vTaskStartScheduler+0x7c>)
   8254c:	4798      	blx	r3
   8254e:	e005      	b.n	8255c <vTaskStartScheduler+0x58>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
   82550:	687b      	ldr	r3, [r7, #4]
   82552:	2b00      	cmp	r3, #0
   82554:	d102      	bne.n	8255c <vTaskStartScheduler+0x58>
   82556:	4b07      	ldr	r3, [pc, #28]	; (82574 <vTaskStartScheduler+0x70>)
   82558:	4798      	blx	r3
   8255a:	e7fe      	b.n	8255a <vTaskStartScheduler+0x56>
	}
}
   8255c:	370c      	adds	r7, #12
   8255e:	46bd      	mov	sp, r7
   82560:	bd90      	pop	{r4, r7, pc}
   82562:	bf00      	nop
   82564:	00082c49 	.word	0x00082c49
   82568:	00083d8c 	.word	0x00083d8c
   8256c:	00082385 	.word	0x00082385
   82570:	0008319d 	.word	0x0008319d
   82574:	00081549 	.word	0x00081549
   82578:	2007a5c8 	.word	0x2007a5c8
   8257c:	2007a5c0 	.word	0x2007a5c0
   82580:	000813e5 	.word	0x000813e5

00082584 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   82584:	b480      	push	{r7}
   82586:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   82588:	4b04      	ldr	r3, [pc, #16]	; (8259c <vTaskSuspendAll+0x18>)
   8258a:	681b      	ldr	r3, [r3, #0]
   8258c:	1c5a      	adds	r2, r3, #1
   8258e:	4b03      	ldr	r3, [pc, #12]	; (8259c <vTaskSuspendAll+0x18>)
   82590:	601a      	str	r2, [r3, #0]
}
   82592:	46bd      	mov	sp, r7
   82594:	f85d 7b04 	ldr.w	r7, [sp], #4
   82598:	4770      	bx	lr
   8259a:	bf00      	nop
   8259c:	2007a5dc 	.word	0x2007a5dc

000825a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   825a0:	b580      	push	{r7, lr}
   825a2:	b082      	sub	sp, #8
   825a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
   825a6:	2300      	movs	r3, #0
   825a8:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   825aa:	4b37      	ldr	r3, [pc, #220]	; (82688 <xTaskResumeAll+0xe8>)
   825ac:	681b      	ldr	r3, [r3, #0]
   825ae:	2b00      	cmp	r3, #0
   825b0:	d102      	bne.n	825b8 <xTaskResumeAll+0x18>
   825b2:	4b36      	ldr	r3, [pc, #216]	; (8268c <xTaskResumeAll+0xec>)
   825b4:	4798      	blx	r3
   825b6:	e7fe      	b.n	825b6 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   825b8:	4b35      	ldr	r3, [pc, #212]	; (82690 <xTaskResumeAll+0xf0>)
   825ba:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   825bc:	4b32      	ldr	r3, [pc, #200]	; (82688 <xTaskResumeAll+0xe8>)
   825be:	681b      	ldr	r3, [r3, #0]
   825c0:	1e5a      	subs	r2, r3, #1
   825c2:	4b31      	ldr	r3, [pc, #196]	; (82688 <xTaskResumeAll+0xe8>)
   825c4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   825c6:	4b30      	ldr	r3, [pc, #192]	; (82688 <xTaskResumeAll+0xe8>)
   825c8:	681b      	ldr	r3, [r3, #0]
   825ca:	2b00      	cmp	r3, #0
   825cc:	d155      	bne.n	8267a <xTaskResumeAll+0xda>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   825ce:	4b31      	ldr	r3, [pc, #196]	; (82694 <xTaskResumeAll+0xf4>)
   825d0:	681b      	ldr	r3, [r3, #0]
   825d2:	2b00      	cmp	r3, #0
   825d4:	d051      	beq.n	8267a <xTaskResumeAll+0xda>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   825d6:	e02e      	b.n	82636 <xTaskResumeAll+0x96>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
   825d8:	4b2f      	ldr	r3, [pc, #188]	; (82698 <xTaskResumeAll+0xf8>)
   825da:	68db      	ldr	r3, [r3, #12]
   825dc:	68db      	ldr	r3, [r3, #12]
   825de:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   825e0:	683b      	ldr	r3, [r7, #0]
   825e2:	3318      	adds	r3, #24
   825e4:	4618      	mov	r0, r3
   825e6:	4b2d      	ldr	r3, [pc, #180]	; (8269c <xTaskResumeAll+0xfc>)
   825e8:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   825ea:	683b      	ldr	r3, [r7, #0]
   825ec:	3304      	adds	r3, #4
   825ee:	4618      	mov	r0, r3
   825f0:	4b2a      	ldr	r3, [pc, #168]	; (8269c <xTaskResumeAll+0xfc>)
   825f2:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
   825f4:	683b      	ldr	r3, [r7, #0]
   825f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   825f8:	2201      	movs	r2, #1
   825fa:	409a      	lsls	r2, r3
   825fc:	4b28      	ldr	r3, [pc, #160]	; (826a0 <xTaskResumeAll+0x100>)
   825fe:	681b      	ldr	r3, [r3, #0]
   82600:	431a      	orrs	r2, r3
   82602:	4b27      	ldr	r3, [pc, #156]	; (826a0 <xTaskResumeAll+0x100>)
   82604:	601a      	str	r2, [r3, #0]
   82606:	683b      	ldr	r3, [r7, #0]
   82608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8260a:	4613      	mov	r3, r2
   8260c:	009b      	lsls	r3, r3, #2
   8260e:	4413      	add	r3, r2
   82610:	009b      	lsls	r3, r3, #2
   82612:	4a24      	ldr	r2, [pc, #144]	; (826a4 <xTaskResumeAll+0x104>)
   82614:	441a      	add	r2, r3
   82616:	683b      	ldr	r3, [r7, #0]
   82618:	3304      	adds	r3, #4
   8261a:	4610      	mov	r0, r2
   8261c:	4619      	mov	r1, r3
   8261e:	4b22      	ldr	r3, [pc, #136]	; (826a8 <xTaskResumeAll+0x108>)
   82620:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82622:	683b      	ldr	r3, [r7, #0]
   82624:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82626:	4b21      	ldr	r3, [pc, #132]	; (826ac <xTaskResumeAll+0x10c>)
   82628:	681b      	ldr	r3, [r3, #0]
   8262a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8262c:	429a      	cmp	r2, r3
   8262e:	d302      	bcc.n	82636 <xTaskResumeAll+0x96>
					{
						xYieldPending = pdTRUE;
   82630:	4b1f      	ldr	r3, [pc, #124]	; (826b0 <xTaskResumeAll+0x110>)
   82632:	2201      	movs	r2, #1
   82634:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   82636:	4b18      	ldr	r3, [pc, #96]	; (82698 <xTaskResumeAll+0xf8>)
   82638:	681b      	ldr	r3, [r3, #0]
   8263a:	2b00      	cmp	r3, #0
   8263c:	d1cc      	bne.n	825d8 <xTaskResumeAll+0x38>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
   8263e:	4b1d      	ldr	r3, [pc, #116]	; (826b4 <xTaskResumeAll+0x114>)
   82640:	681b      	ldr	r3, [r3, #0]
   82642:	2b00      	cmp	r3, #0
   82644:	d011      	beq.n	8266a <xTaskResumeAll+0xca>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   82646:	e00c      	b.n	82662 <xTaskResumeAll+0xc2>
					{
						if( xTaskIncrementTick() != pdFALSE )
   82648:	4b1b      	ldr	r3, [pc, #108]	; (826b8 <xTaskResumeAll+0x118>)
   8264a:	4798      	blx	r3
   8264c:	4603      	mov	r3, r0
   8264e:	2b00      	cmp	r3, #0
   82650:	d002      	beq.n	82658 <xTaskResumeAll+0xb8>
						{
							xYieldPending = pdTRUE;
   82652:	4b17      	ldr	r3, [pc, #92]	; (826b0 <xTaskResumeAll+0x110>)
   82654:	2201      	movs	r2, #1
   82656:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
   82658:	4b16      	ldr	r3, [pc, #88]	; (826b4 <xTaskResumeAll+0x114>)
   8265a:	681b      	ldr	r3, [r3, #0]
   8265c:	1e5a      	subs	r2, r3, #1
   8265e:	4b15      	ldr	r3, [pc, #84]	; (826b4 <xTaskResumeAll+0x114>)
   82660:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   82662:	4b14      	ldr	r3, [pc, #80]	; (826b4 <xTaskResumeAll+0x114>)
   82664:	681b      	ldr	r3, [r3, #0]
   82666:	2b00      	cmp	r3, #0
   82668:	d1ee      	bne.n	82648 <xTaskResumeAll+0xa8>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
   8266a:	4b11      	ldr	r3, [pc, #68]	; (826b0 <xTaskResumeAll+0x110>)
   8266c:	681b      	ldr	r3, [r3, #0]
   8266e:	2b01      	cmp	r3, #1
   82670:	d103      	bne.n	8267a <xTaskResumeAll+0xda>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   82672:	2301      	movs	r3, #1
   82674:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   82676:	4b11      	ldr	r3, [pc, #68]	; (826bc <xTaskResumeAll+0x11c>)
   82678:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   8267a:	4b11      	ldr	r3, [pc, #68]	; (826c0 <xTaskResumeAll+0x120>)
   8267c:	4798      	blx	r3

	return xAlreadyYielded;
   8267e:	687b      	ldr	r3, [r7, #4]
}
   82680:	4618      	mov	r0, r3
   82682:	3708      	adds	r7, #8
   82684:	46bd      	mov	sp, r7
   82686:	bd80      	pop	{r7, pc}
   82688:	2007a5dc 	.word	0x2007a5dc
   8268c:	00081549 	.word	0x00081549
   82690:	000814cd 	.word	0x000814cd
   82694:	2007a5bc 	.word	0x2007a5bc
   82698:	2007a57c 	.word	0x2007a57c
   8269c:	000812d1 	.word	0x000812d1
   826a0:	2007a5c4 	.word	0x2007a5c4
   826a4:	2007a4e8 	.word	0x2007a4e8
   826a8:	00081219 	.word	0x00081219
   826ac:	2007a4e4 	.word	0x2007a4e4
   826b0:	2007a5d0 	.word	0x2007a5d0
   826b4:	2007a5cc 	.word	0x2007a5cc
   826b8:	000826f1 	.word	0x000826f1
   826bc:	000814ad 	.word	0x000814ad
   826c0:	00081511 	.word	0x00081511

000826c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   826c4:	b580      	push	{r7, lr}
   826c6:	b082      	sub	sp, #8
   826c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   826ca:	4b06      	ldr	r3, [pc, #24]	; (826e4 <xTaskGetTickCount+0x20>)
   826cc:	4798      	blx	r3
	{
		xTicks = xTickCount;
   826ce:	4b06      	ldr	r3, [pc, #24]	; (826e8 <xTaskGetTickCount+0x24>)
   826d0:	681b      	ldr	r3, [r3, #0]
   826d2:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
   826d4:	4b05      	ldr	r3, [pc, #20]	; (826ec <xTaskGetTickCount+0x28>)
   826d6:	4798      	blx	r3

	return xTicks;
   826d8:	687b      	ldr	r3, [r7, #4]
}
   826da:	4618      	mov	r0, r3
   826dc:	3708      	adds	r7, #8
   826de:	46bd      	mov	sp, r7
   826e0:	bd80      	pop	{r7, pc}
   826e2:	bf00      	nop
   826e4:	000814cd 	.word	0x000814cd
   826e8:	2007a5c0 	.word	0x2007a5c0
   826ec:	00081511 	.word	0x00081511

000826f0 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   826f0:	b580      	push	{r7, lr}
   826f2:	b086      	sub	sp, #24
   826f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   826f6:	2300      	movs	r3, #0
   826f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   826fa:	4b4d      	ldr	r3, [pc, #308]	; (82830 <xTaskIncrementTick+0x140>)
   826fc:	681b      	ldr	r3, [r3, #0]
   826fe:	2b00      	cmp	r3, #0
   82700:	f040 8086 	bne.w	82810 <xTaskIncrementTick+0x120>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
   82704:	4b4b      	ldr	r3, [pc, #300]	; (82834 <xTaskIncrementTick+0x144>)
   82706:	681b      	ldr	r3, [r3, #0]
   82708:	1c5a      	adds	r2, r3, #1
   8270a:	4b4a      	ldr	r3, [pc, #296]	; (82834 <xTaskIncrementTick+0x144>)
   8270c:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   8270e:	4b49      	ldr	r3, [pc, #292]	; (82834 <xTaskIncrementTick+0x144>)
   82710:	681b      	ldr	r3, [r3, #0]
   82712:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
   82714:	693b      	ldr	r3, [r7, #16]
   82716:	2b00      	cmp	r3, #0
   82718:	d118      	bne.n	8274c <xTaskIncrementTick+0x5c>
			{
				taskSWITCH_DELAYED_LISTS();
   8271a:	4b47      	ldr	r3, [pc, #284]	; (82838 <xTaskIncrementTick+0x148>)
   8271c:	681b      	ldr	r3, [r3, #0]
   8271e:	681b      	ldr	r3, [r3, #0]
   82720:	2b00      	cmp	r3, #0
   82722:	d002      	beq.n	8272a <xTaskIncrementTick+0x3a>
   82724:	4b45      	ldr	r3, [pc, #276]	; (8283c <xTaskIncrementTick+0x14c>)
   82726:	4798      	blx	r3
   82728:	e7fe      	b.n	82728 <xTaskIncrementTick+0x38>
   8272a:	4b43      	ldr	r3, [pc, #268]	; (82838 <xTaskIncrementTick+0x148>)
   8272c:	681b      	ldr	r3, [r3, #0]
   8272e:	60fb      	str	r3, [r7, #12]
   82730:	4b43      	ldr	r3, [pc, #268]	; (82840 <xTaskIncrementTick+0x150>)
   82732:	681a      	ldr	r2, [r3, #0]
   82734:	4b40      	ldr	r3, [pc, #256]	; (82838 <xTaskIncrementTick+0x148>)
   82736:	601a      	str	r2, [r3, #0]
   82738:	4b41      	ldr	r3, [pc, #260]	; (82840 <xTaskIncrementTick+0x150>)
   8273a:	68fa      	ldr	r2, [r7, #12]
   8273c:	601a      	str	r2, [r3, #0]
   8273e:	4b41      	ldr	r3, [pc, #260]	; (82844 <xTaskIncrementTick+0x154>)
   82740:	681b      	ldr	r3, [r3, #0]
   82742:	1c5a      	adds	r2, r3, #1
   82744:	4b3f      	ldr	r3, [pc, #252]	; (82844 <xTaskIncrementTick+0x154>)
   82746:	601a      	str	r2, [r3, #0]
   82748:	4b3f      	ldr	r3, [pc, #252]	; (82848 <xTaskIncrementTick+0x158>)
   8274a:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
   8274c:	4b3f      	ldr	r3, [pc, #252]	; (8284c <xTaskIncrementTick+0x15c>)
   8274e:	681b      	ldr	r3, [r3, #0]
   82750:	693a      	ldr	r2, [r7, #16]
   82752:	429a      	cmp	r2, r3
   82754:	d34d      	bcc.n	827f2 <xTaskIncrementTick+0x102>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82756:	4b38      	ldr	r3, [pc, #224]	; (82838 <xTaskIncrementTick+0x148>)
   82758:	681b      	ldr	r3, [r3, #0]
   8275a:	681b      	ldr	r3, [r3, #0]
   8275c:	2b00      	cmp	r3, #0
   8275e:	d101      	bne.n	82764 <xTaskIncrementTick+0x74>
   82760:	2301      	movs	r3, #1
   82762:	e000      	b.n	82766 <xTaskIncrementTick+0x76>
   82764:	2300      	movs	r3, #0
   82766:	2b00      	cmp	r3, #0
   82768:	d004      	beq.n	82774 <xTaskIncrementTick+0x84>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
   8276a:	4b38      	ldr	r3, [pc, #224]	; (8284c <xTaskIncrementTick+0x15c>)
   8276c:	f04f 32ff 	mov.w	r2, #4294967295
   82770:	601a      	str	r2, [r3, #0]
						break;
   82772:	e03e      	b.n	827f2 <xTaskIncrementTick+0x102>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82774:	4b30      	ldr	r3, [pc, #192]	; (82838 <xTaskIncrementTick+0x148>)
   82776:	681b      	ldr	r3, [r3, #0]
   82778:	68db      	ldr	r3, [r3, #12]
   8277a:	68db      	ldr	r3, [r3, #12]
   8277c:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   8277e:	68bb      	ldr	r3, [r7, #8]
   82780:	685b      	ldr	r3, [r3, #4]
   82782:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
   82784:	693a      	ldr	r2, [r7, #16]
   82786:	687b      	ldr	r3, [r7, #4]
   82788:	429a      	cmp	r2, r3
   8278a:	d203      	bcs.n	82794 <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
   8278c:	4b2f      	ldr	r3, [pc, #188]	; (8284c <xTaskIncrementTick+0x15c>)
   8278e:	687a      	ldr	r2, [r7, #4]
   82790:	601a      	str	r2, [r3, #0]
							break;
   82792:	e02e      	b.n	827f2 <xTaskIncrementTick+0x102>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   82794:	68bb      	ldr	r3, [r7, #8]
   82796:	3304      	adds	r3, #4
   82798:	4618      	mov	r0, r3
   8279a:	4b2d      	ldr	r3, [pc, #180]	; (82850 <xTaskIncrementTick+0x160>)
   8279c:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   8279e:	68bb      	ldr	r3, [r7, #8]
   827a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   827a2:	2b00      	cmp	r3, #0
   827a4:	d004      	beq.n	827b0 <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   827a6:	68bb      	ldr	r3, [r7, #8]
   827a8:	3318      	adds	r3, #24
   827aa:	4618      	mov	r0, r3
   827ac:	4b28      	ldr	r3, [pc, #160]	; (82850 <xTaskIncrementTick+0x160>)
   827ae:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
   827b0:	68bb      	ldr	r3, [r7, #8]
   827b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   827b4:	2201      	movs	r2, #1
   827b6:	409a      	lsls	r2, r3
   827b8:	4b26      	ldr	r3, [pc, #152]	; (82854 <xTaskIncrementTick+0x164>)
   827ba:	681b      	ldr	r3, [r3, #0]
   827bc:	431a      	orrs	r2, r3
   827be:	4b25      	ldr	r3, [pc, #148]	; (82854 <xTaskIncrementTick+0x164>)
   827c0:	601a      	str	r2, [r3, #0]
   827c2:	68bb      	ldr	r3, [r7, #8]
   827c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   827c6:	4613      	mov	r3, r2
   827c8:	009b      	lsls	r3, r3, #2
   827ca:	4413      	add	r3, r2
   827cc:	009b      	lsls	r3, r3, #2
   827ce:	4a22      	ldr	r2, [pc, #136]	; (82858 <xTaskIncrementTick+0x168>)
   827d0:	441a      	add	r2, r3
   827d2:	68bb      	ldr	r3, [r7, #8]
   827d4:	3304      	adds	r3, #4
   827d6:	4610      	mov	r0, r2
   827d8:	4619      	mov	r1, r3
   827da:	4b20      	ldr	r3, [pc, #128]	; (8285c <xTaskIncrementTick+0x16c>)
   827dc:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   827de:	68bb      	ldr	r3, [r7, #8]
   827e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   827e2:	4b1f      	ldr	r3, [pc, #124]	; (82860 <xTaskIncrementTick+0x170>)
   827e4:	681b      	ldr	r3, [r3, #0]
   827e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   827e8:	429a      	cmp	r2, r3
   827ea:	d301      	bcc.n	827f0 <xTaskIncrementTick+0x100>
							{
								xSwitchRequired = pdTRUE;
   827ec:	2301      	movs	r3, #1
   827ee:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
   827f0:	e7b1      	b.n	82756 <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   827f2:	4b1b      	ldr	r3, [pc, #108]	; (82860 <xTaskIncrementTick+0x170>)
   827f4:	681b      	ldr	r3, [r3, #0]
   827f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   827f8:	4917      	ldr	r1, [pc, #92]	; (82858 <xTaskIncrementTick+0x168>)
   827fa:	4613      	mov	r3, r2
   827fc:	009b      	lsls	r3, r3, #2
   827fe:	4413      	add	r3, r2
   82800:	009b      	lsls	r3, r3, #2
   82802:	440b      	add	r3, r1
   82804:	681b      	ldr	r3, [r3, #0]
   82806:	2b01      	cmp	r3, #1
   82808:	d907      	bls.n	8281a <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
   8280a:	2301      	movs	r3, #1
   8280c:	617b      	str	r3, [r7, #20]
   8280e:	e004      	b.n	8281a <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   82810:	4b14      	ldr	r3, [pc, #80]	; (82864 <xTaskIncrementTick+0x174>)
   82812:	681b      	ldr	r3, [r3, #0]
   82814:	1c5a      	adds	r2, r3, #1
   82816:	4b13      	ldr	r3, [pc, #76]	; (82864 <xTaskIncrementTick+0x174>)
   82818:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   8281a:	4b13      	ldr	r3, [pc, #76]	; (82868 <xTaskIncrementTick+0x178>)
   8281c:	681b      	ldr	r3, [r3, #0]
   8281e:	2b00      	cmp	r3, #0
   82820:	d001      	beq.n	82826 <xTaskIncrementTick+0x136>
		{
			xSwitchRequired = pdTRUE;
   82822:	2301      	movs	r3, #1
   82824:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   82826:	697b      	ldr	r3, [r7, #20]
}
   82828:	4618      	mov	r0, r3
   8282a:	3718      	adds	r7, #24
   8282c:	46bd      	mov	sp, r7
   8282e:	bd80      	pop	{r7, pc}
   82830:	2007a5dc 	.word	0x2007a5dc
   82834:	2007a5c0 	.word	0x2007a5c0
   82838:	2007a574 	.word	0x2007a574
   8283c:	00081549 	.word	0x00081549
   82840:	2007a578 	.word	0x2007a578
   82844:	2007a5d4 	.word	0x2007a5d4
   82848:	00082f19 	.word	0x00082f19
   8284c:	20070008 	.word	0x20070008
   82850:	000812d1 	.word	0x000812d1
   82854:	2007a5c4 	.word	0x2007a5c4
   82858:	2007a4e8 	.word	0x2007a4e8
   8285c:	00081219 	.word	0x00081219
   82860:	2007a4e4 	.word	0x2007a4e4
   82864:	2007a5cc 	.word	0x2007a5cc
   82868:	2007a5d0 	.word	0x2007a5d0

0008286c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   8286c:	b580      	push	{r7, lr}
   8286e:	b084      	sub	sp, #16
   82870:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   82872:	4b34      	ldr	r3, [pc, #208]	; (82944 <vTaskSwitchContext+0xd8>)
   82874:	681b      	ldr	r3, [r3, #0]
   82876:	2b00      	cmp	r3, #0
   82878:	d003      	beq.n	82882 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   8287a:	4b33      	ldr	r3, [pc, #204]	; (82948 <vTaskSwitchContext+0xdc>)
   8287c:	2201      	movs	r2, #1
   8287e:	601a      	str	r2, [r3, #0]
   82880:	e05c      	b.n	8293c <vTaskSwitchContext+0xd0>
	}
	else
	{
		xYieldPending = pdFALSE;
   82882:	4b31      	ldr	r3, [pc, #196]	; (82948 <vTaskSwitchContext+0xdc>)
   82884:	2200      	movs	r2, #0
   82886:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
   82888:	4b30      	ldr	r3, [pc, #192]	; (8294c <vTaskSwitchContext+0xe0>)
   8288a:	681b      	ldr	r3, [r3, #0]
   8288c:	681a      	ldr	r2, [r3, #0]
   8288e:	4b2f      	ldr	r3, [pc, #188]	; (8294c <vTaskSwitchContext+0xe0>)
   82890:	681b      	ldr	r3, [r3, #0]
   82892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82894:	429a      	cmp	r2, r3
   82896:	d808      	bhi.n	828aa <vTaskSwitchContext+0x3e>
   82898:	4b2c      	ldr	r3, [pc, #176]	; (8294c <vTaskSwitchContext+0xe0>)
   8289a:	681a      	ldr	r2, [r3, #0]
   8289c:	4b2b      	ldr	r3, [pc, #172]	; (8294c <vTaskSwitchContext+0xe0>)
   8289e:	681b      	ldr	r3, [r3, #0]
   828a0:	3334      	adds	r3, #52	; 0x34
   828a2:	4610      	mov	r0, r2
   828a4:	4619      	mov	r1, r3
   828a6:	4b2a      	ldr	r3, [pc, #168]	; (82950 <vTaskSwitchContext+0xe4>)
   828a8:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
   828aa:	4b28      	ldr	r3, [pc, #160]	; (8294c <vTaskSwitchContext+0xe0>)
   828ac:	681b      	ldr	r3, [r3, #0]
   828ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   828b0:	4618      	mov	r0, r3
   828b2:	4928      	ldr	r1, [pc, #160]	; (82954 <vTaskSwitchContext+0xe8>)
   828b4:	2214      	movs	r2, #20
   828b6:	4b28      	ldr	r3, [pc, #160]	; (82958 <vTaskSwitchContext+0xec>)
   828b8:	4798      	blx	r3
   828ba:	4603      	mov	r3, r0
   828bc:	2b00      	cmp	r3, #0
   828be:	d008      	beq.n	828d2 <vTaskSwitchContext+0x66>
   828c0:	4b22      	ldr	r3, [pc, #136]	; (8294c <vTaskSwitchContext+0xe0>)
   828c2:	681a      	ldr	r2, [r3, #0]
   828c4:	4b21      	ldr	r3, [pc, #132]	; (8294c <vTaskSwitchContext+0xe0>)
   828c6:	681b      	ldr	r3, [r3, #0]
   828c8:	3334      	adds	r3, #52	; 0x34
   828ca:	4610      	mov	r0, r2
   828cc:	4619      	mov	r1, r3
   828ce:	4b20      	ldr	r3, [pc, #128]	; (82950 <vTaskSwitchContext+0xe4>)
   828d0:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
   828d2:	4b22      	ldr	r3, [pc, #136]	; (8295c <vTaskSwitchContext+0xf0>)
   828d4:	681b      	ldr	r3, [r3, #0]
   828d6:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
   828d8:	687b      	ldr	r3, [r7, #4]
   828da:	fab3 f383 	clz	r3, r3
   828de:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
   828e0:	78fb      	ldrb	r3, [r7, #3]
   828e2:	f1c3 031f 	rsb	r3, r3, #31
   828e6:	60fb      	str	r3, [r7, #12]
   828e8:	491d      	ldr	r1, [pc, #116]	; (82960 <vTaskSwitchContext+0xf4>)
   828ea:	68fa      	ldr	r2, [r7, #12]
   828ec:	4613      	mov	r3, r2
   828ee:	009b      	lsls	r3, r3, #2
   828f0:	4413      	add	r3, r2
   828f2:	009b      	lsls	r3, r3, #2
   828f4:	440b      	add	r3, r1
   828f6:	681b      	ldr	r3, [r3, #0]
   828f8:	2b00      	cmp	r3, #0
   828fa:	d102      	bne.n	82902 <vTaskSwitchContext+0x96>
   828fc:	4b19      	ldr	r3, [pc, #100]	; (82964 <vTaskSwitchContext+0xf8>)
   828fe:	4798      	blx	r3
   82900:	e7fe      	b.n	82900 <vTaskSwitchContext+0x94>
   82902:	68fa      	ldr	r2, [r7, #12]
   82904:	4613      	mov	r3, r2
   82906:	009b      	lsls	r3, r3, #2
   82908:	4413      	add	r3, r2
   8290a:	009b      	lsls	r3, r3, #2
   8290c:	4a14      	ldr	r2, [pc, #80]	; (82960 <vTaskSwitchContext+0xf4>)
   8290e:	4413      	add	r3, r2
   82910:	60bb      	str	r3, [r7, #8]
   82912:	68bb      	ldr	r3, [r7, #8]
   82914:	685b      	ldr	r3, [r3, #4]
   82916:	685a      	ldr	r2, [r3, #4]
   82918:	68bb      	ldr	r3, [r7, #8]
   8291a:	605a      	str	r2, [r3, #4]
   8291c:	68bb      	ldr	r3, [r7, #8]
   8291e:	685a      	ldr	r2, [r3, #4]
   82920:	68bb      	ldr	r3, [r7, #8]
   82922:	3308      	adds	r3, #8
   82924:	429a      	cmp	r2, r3
   82926:	d104      	bne.n	82932 <vTaskSwitchContext+0xc6>
   82928:	68bb      	ldr	r3, [r7, #8]
   8292a:	685b      	ldr	r3, [r3, #4]
   8292c:	685a      	ldr	r2, [r3, #4]
   8292e:	68bb      	ldr	r3, [r7, #8]
   82930:	605a      	str	r2, [r3, #4]
   82932:	68bb      	ldr	r3, [r7, #8]
   82934:	685b      	ldr	r3, [r3, #4]
   82936:	68da      	ldr	r2, [r3, #12]
   82938:	4b04      	ldr	r3, [pc, #16]	; (8294c <vTaskSwitchContext+0xe0>)
   8293a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   8293c:	3710      	adds	r7, #16
   8293e:	46bd      	mov	sp, r7
   82940:	bd80      	pop	{r7, pc}
   82942:	bf00      	nop
   82944:	2007a5dc 	.word	0x2007a5dc
   82948:	2007a5d0 	.word	0x2007a5d0
   8294c:	2007a4e4 	.word	0x2007a4e4
   82950:	000837e9 	.word	0x000837e9
   82954:	00083d94 	.word	0x00083d94
   82958:	00083aad 	.word	0x00083aad
   8295c:	2007a5c4 	.word	0x2007a5c4
   82960:	2007a4e8 	.word	0x2007a4e8
   82964:	00081549 	.word	0x00081549

00082968 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   82968:	b580      	push	{r7, lr}
   8296a:	b084      	sub	sp, #16
   8296c:	af00      	add	r7, sp, #0
   8296e:	6078      	str	r0, [r7, #4]
   82970:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;

	configASSERT( pxEventList );
   82972:	687b      	ldr	r3, [r7, #4]
   82974:	2b00      	cmp	r3, #0
   82976:	d102      	bne.n	8297e <vTaskPlaceOnEventList+0x16>
   82978:	4b1a      	ldr	r3, [pc, #104]	; (829e4 <vTaskPlaceOnEventList+0x7c>)
   8297a:	4798      	blx	r3
   8297c:	e7fe      	b.n	8297c <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   8297e:	4b1a      	ldr	r3, [pc, #104]	; (829e8 <vTaskPlaceOnEventList+0x80>)
   82980:	681b      	ldr	r3, [r3, #0]
   82982:	3318      	adds	r3, #24
   82984:	6878      	ldr	r0, [r7, #4]
   82986:	4619      	mov	r1, r3
   82988:	4b18      	ldr	r3, [pc, #96]	; (829ec <vTaskPlaceOnEventList+0x84>)
   8298a:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   8298c:	4b16      	ldr	r3, [pc, #88]	; (829e8 <vTaskPlaceOnEventList+0x80>)
   8298e:	681b      	ldr	r3, [r3, #0]
   82990:	3304      	adds	r3, #4
   82992:	4618      	mov	r0, r3
   82994:	4b16      	ldr	r3, [pc, #88]	; (829f0 <vTaskPlaceOnEventList+0x88>)
   82996:	4798      	blx	r3
   82998:	4603      	mov	r3, r0
   8299a:	2b00      	cmp	r3, #0
   8299c:	d10b      	bne.n	829b6 <vTaskPlaceOnEventList+0x4e>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   8299e:	4b12      	ldr	r3, [pc, #72]	; (829e8 <vTaskPlaceOnEventList+0x80>)
   829a0:	681b      	ldr	r3, [r3, #0]
   829a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   829a4:	2201      	movs	r2, #1
   829a6:	fa02 f303 	lsl.w	r3, r2, r3
   829aa:	43da      	mvns	r2, r3
   829ac:	4b11      	ldr	r3, [pc, #68]	; (829f4 <vTaskPlaceOnEventList+0x8c>)
   829ae:	681b      	ldr	r3, [r3, #0]
   829b0:	401a      	ands	r2, r3
   829b2:	4b10      	ldr	r3, [pc, #64]	; (829f4 <vTaskPlaceOnEventList+0x8c>)
   829b4:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   829b6:	683b      	ldr	r3, [r7, #0]
   829b8:	f1b3 3fff 	cmp.w	r3, #4294967295
   829bc:	d107      	bne.n	829ce <vTaskPlaceOnEventList+0x66>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   829be:	4b0a      	ldr	r3, [pc, #40]	; (829e8 <vTaskPlaceOnEventList+0x80>)
   829c0:	681b      	ldr	r3, [r3, #0]
   829c2:	3304      	adds	r3, #4
   829c4:	480c      	ldr	r0, [pc, #48]	; (829f8 <vTaskPlaceOnEventList+0x90>)
   829c6:	4619      	mov	r1, r3
   829c8:	4b0c      	ldr	r3, [pc, #48]	; (829fc <vTaskPlaceOnEventList+0x94>)
   829ca:	4798      	blx	r3
   829cc:	e007      	b.n	829de <vTaskPlaceOnEventList+0x76>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
   829ce:	4b0c      	ldr	r3, [pc, #48]	; (82a00 <vTaskPlaceOnEventList+0x98>)
   829d0:	681a      	ldr	r2, [r3, #0]
   829d2:	683b      	ldr	r3, [r7, #0]
   829d4:	4413      	add	r3, r2
   829d6:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   829d8:	68f8      	ldr	r0, [r7, #12]
   829da:	4b0a      	ldr	r3, [pc, #40]	; (82a04 <vTaskPlaceOnEventList+0x9c>)
   829dc:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   829de:	3710      	adds	r7, #16
   829e0:	46bd      	mov	sp, r7
   829e2:	bd80      	pop	{r7, pc}
   829e4:	00081549 	.word	0x00081549
   829e8:	2007a4e4 	.word	0x2007a4e4
   829ec:	00081261 	.word	0x00081261
   829f0:	000812d1 	.word	0x000812d1
   829f4:	2007a5c4 	.word	0x2007a5c4
   829f8:	2007a5a8 	.word	0x2007a5a8
   829fc:	00081219 	.word	0x00081219
   82a00:	2007a5c0 	.word	0x2007a5c0
   82a04:	00082e15 	.word	0x00082e15

00082a08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
   82a08:	b580      	push	{r7, lr}
   82a0a:	b084      	sub	sp, #16
   82a0c:	af00      	add	r7, sp, #0
   82a0e:	6078      	str	r0, [r7, #4]
   82a10:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
   82a12:	687b      	ldr	r3, [r7, #4]
   82a14:	2b00      	cmp	r3, #0
   82a16:	d102      	bne.n	82a1e <vTaskPlaceOnEventListRestricted+0x16>
   82a18:	4b14      	ldr	r3, [pc, #80]	; (82a6c <vTaskPlaceOnEventListRestricted+0x64>)
   82a1a:	4798      	blx	r3
   82a1c:	e7fe      	b.n	82a1c <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   82a1e:	4b14      	ldr	r3, [pc, #80]	; (82a70 <vTaskPlaceOnEventListRestricted+0x68>)
   82a20:	681b      	ldr	r3, [r3, #0]
   82a22:	3318      	adds	r3, #24
   82a24:	6878      	ldr	r0, [r7, #4]
   82a26:	4619      	mov	r1, r3
   82a28:	4b12      	ldr	r3, [pc, #72]	; (82a74 <vTaskPlaceOnEventListRestricted+0x6c>)
   82a2a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   82a2c:	4b10      	ldr	r3, [pc, #64]	; (82a70 <vTaskPlaceOnEventListRestricted+0x68>)
   82a2e:	681b      	ldr	r3, [r3, #0]
   82a30:	3304      	adds	r3, #4
   82a32:	4618      	mov	r0, r3
   82a34:	4b10      	ldr	r3, [pc, #64]	; (82a78 <vTaskPlaceOnEventListRestricted+0x70>)
   82a36:	4798      	blx	r3
   82a38:	4603      	mov	r3, r0
   82a3a:	2b00      	cmp	r3, #0
   82a3c:	d10b      	bne.n	82a56 <vTaskPlaceOnEventListRestricted+0x4e>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   82a3e:	4b0c      	ldr	r3, [pc, #48]	; (82a70 <vTaskPlaceOnEventListRestricted+0x68>)
   82a40:	681b      	ldr	r3, [r3, #0]
   82a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82a44:	2201      	movs	r2, #1
   82a46:	fa02 f303 	lsl.w	r3, r2, r3
   82a4a:	43da      	mvns	r2, r3
   82a4c:	4b0b      	ldr	r3, [pc, #44]	; (82a7c <vTaskPlaceOnEventListRestricted+0x74>)
   82a4e:	681b      	ldr	r3, [r3, #0]
   82a50:	401a      	ands	r2, r3
   82a52:	4b0a      	ldr	r3, [pc, #40]	; (82a7c <vTaskPlaceOnEventListRestricted+0x74>)
   82a54:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82a56:	4b0a      	ldr	r3, [pc, #40]	; (82a80 <vTaskPlaceOnEventListRestricted+0x78>)
   82a58:	681a      	ldr	r2, [r3, #0]
   82a5a:	683b      	ldr	r3, [r7, #0]
   82a5c:	4413      	add	r3, r2
   82a5e:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82a60:	68f8      	ldr	r0, [r7, #12]
   82a62:	4b08      	ldr	r3, [pc, #32]	; (82a84 <vTaskPlaceOnEventListRestricted+0x7c>)
   82a64:	4798      	blx	r3
	}
   82a66:	3710      	adds	r7, #16
   82a68:	46bd      	mov	sp, r7
   82a6a:	bd80      	pop	{r7, pc}
   82a6c:	00081549 	.word	0x00081549
   82a70:	2007a4e4 	.word	0x2007a4e4
   82a74:	00081219 	.word	0x00081219
   82a78:	000812d1 	.word	0x000812d1
   82a7c:	2007a5c4 	.word	0x2007a5c4
   82a80:	2007a5c0 	.word	0x2007a5c0
   82a84:	00082e15 	.word	0x00082e15

00082a88 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   82a88:	b580      	push	{r7, lr}
   82a8a:	b084      	sub	sp, #16
   82a8c:	af00      	add	r7, sp, #0
   82a8e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82a90:	687b      	ldr	r3, [r7, #4]
   82a92:	68db      	ldr	r3, [r3, #12]
   82a94:	68db      	ldr	r3, [r3, #12]
   82a96:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
   82a98:	68bb      	ldr	r3, [r7, #8]
   82a9a:	2b00      	cmp	r3, #0
   82a9c:	d102      	bne.n	82aa4 <xTaskRemoveFromEventList+0x1c>
   82a9e:	4b21      	ldr	r3, [pc, #132]	; (82b24 <xTaskRemoveFromEventList+0x9c>)
   82aa0:	4798      	blx	r3
   82aa2:	e7fe      	b.n	82aa2 <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82aa4:	68bb      	ldr	r3, [r7, #8]
   82aa6:	3318      	adds	r3, #24
   82aa8:	4618      	mov	r0, r3
   82aaa:	4b1f      	ldr	r3, [pc, #124]	; (82b28 <xTaskRemoveFromEventList+0xa0>)
   82aac:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   82aae:	4b1f      	ldr	r3, [pc, #124]	; (82b2c <xTaskRemoveFromEventList+0xa4>)
   82ab0:	681b      	ldr	r3, [r3, #0]
   82ab2:	2b00      	cmp	r3, #0
   82ab4:	d11c      	bne.n	82af0 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82ab6:	68bb      	ldr	r3, [r7, #8]
   82ab8:	3304      	adds	r3, #4
   82aba:	4618      	mov	r0, r3
   82abc:	4b1a      	ldr	r3, [pc, #104]	; (82b28 <xTaskRemoveFromEventList+0xa0>)
   82abe:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   82ac0:	68bb      	ldr	r3, [r7, #8]
   82ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82ac4:	2201      	movs	r2, #1
   82ac6:	409a      	lsls	r2, r3
   82ac8:	4b19      	ldr	r3, [pc, #100]	; (82b30 <xTaskRemoveFromEventList+0xa8>)
   82aca:	681b      	ldr	r3, [r3, #0]
   82acc:	431a      	orrs	r2, r3
   82ace:	4b18      	ldr	r3, [pc, #96]	; (82b30 <xTaskRemoveFromEventList+0xa8>)
   82ad0:	601a      	str	r2, [r3, #0]
   82ad2:	68bb      	ldr	r3, [r7, #8]
   82ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82ad6:	4613      	mov	r3, r2
   82ad8:	009b      	lsls	r3, r3, #2
   82ada:	4413      	add	r3, r2
   82adc:	009b      	lsls	r3, r3, #2
   82ade:	4a15      	ldr	r2, [pc, #84]	; (82b34 <xTaskRemoveFromEventList+0xac>)
   82ae0:	441a      	add	r2, r3
   82ae2:	68bb      	ldr	r3, [r7, #8]
   82ae4:	3304      	adds	r3, #4
   82ae6:	4610      	mov	r0, r2
   82ae8:	4619      	mov	r1, r3
   82aea:	4b13      	ldr	r3, [pc, #76]	; (82b38 <xTaskRemoveFromEventList+0xb0>)
   82aec:	4798      	blx	r3
   82aee:	e005      	b.n	82afc <xTaskRemoveFromEventList+0x74>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82af0:	68bb      	ldr	r3, [r7, #8]
   82af2:	3318      	adds	r3, #24
   82af4:	4811      	ldr	r0, [pc, #68]	; (82b3c <xTaskRemoveFromEventList+0xb4>)
   82af6:	4619      	mov	r1, r3
   82af8:	4b0f      	ldr	r3, [pc, #60]	; (82b38 <xTaskRemoveFromEventList+0xb0>)
   82afa:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   82afc:	68bb      	ldr	r3, [r7, #8]
   82afe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82b00:	4b0f      	ldr	r3, [pc, #60]	; (82b40 <xTaskRemoveFromEventList+0xb8>)
   82b02:	681b      	ldr	r3, [r3, #0]
   82b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82b06:	429a      	cmp	r2, r3
   82b08:	d905      	bls.n	82b16 <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   82b0a:	2301      	movs	r3, #1
   82b0c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   82b0e:	4b0d      	ldr	r3, [pc, #52]	; (82b44 <xTaskRemoveFromEventList+0xbc>)
   82b10:	2201      	movs	r2, #1
   82b12:	601a      	str	r2, [r3, #0]
   82b14:	e001      	b.n	82b1a <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		xReturn = pdFALSE;
   82b16:	2300      	movs	r3, #0
   82b18:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   82b1a:	68fb      	ldr	r3, [r7, #12]
}
   82b1c:	4618      	mov	r0, r3
   82b1e:	3710      	adds	r7, #16
   82b20:	46bd      	mov	sp, r7
   82b22:	bd80      	pop	{r7, pc}
   82b24:	00081549 	.word	0x00081549
   82b28:	000812d1 	.word	0x000812d1
   82b2c:	2007a5dc 	.word	0x2007a5dc
   82b30:	2007a5c4 	.word	0x2007a5c4
   82b34:	2007a4e8 	.word	0x2007a4e8
   82b38:	00081219 	.word	0x00081219
   82b3c:	2007a57c 	.word	0x2007a57c
   82b40:	2007a4e4 	.word	0x2007a4e4
   82b44:	2007a5d0 	.word	0x2007a5d0

00082b48 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   82b48:	b580      	push	{r7, lr}
   82b4a:	b082      	sub	sp, #8
   82b4c:	af00      	add	r7, sp, #0
   82b4e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   82b50:	687b      	ldr	r3, [r7, #4]
   82b52:	2b00      	cmp	r3, #0
   82b54:	d102      	bne.n	82b5c <vTaskSetTimeOutState+0x14>
   82b56:	4b07      	ldr	r3, [pc, #28]	; (82b74 <vTaskSetTimeOutState+0x2c>)
   82b58:	4798      	blx	r3
   82b5a:	e7fe      	b.n	82b5a <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82b5c:	4b06      	ldr	r3, [pc, #24]	; (82b78 <vTaskSetTimeOutState+0x30>)
   82b5e:	681a      	ldr	r2, [r3, #0]
   82b60:	687b      	ldr	r3, [r7, #4]
   82b62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   82b64:	4b05      	ldr	r3, [pc, #20]	; (82b7c <vTaskSetTimeOutState+0x34>)
   82b66:	681a      	ldr	r2, [r3, #0]
   82b68:	687b      	ldr	r3, [r7, #4]
   82b6a:	605a      	str	r2, [r3, #4]
}
   82b6c:	3708      	adds	r7, #8
   82b6e:	46bd      	mov	sp, r7
   82b70:	bd80      	pop	{r7, pc}
   82b72:	bf00      	nop
   82b74:	00081549 	.word	0x00081549
   82b78:	2007a5d4 	.word	0x2007a5d4
   82b7c:	2007a5c0 	.word	0x2007a5c0

00082b80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   82b80:	b580      	push	{r7, lr}
   82b82:	b084      	sub	sp, #16
   82b84:	af00      	add	r7, sp, #0
   82b86:	6078      	str	r0, [r7, #4]
   82b88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   82b8a:	687b      	ldr	r3, [r7, #4]
   82b8c:	2b00      	cmp	r3, #0
   82b8e:	d102      	bne.n	82b96 <xTaskCheckForTimeOut+0x16>
   82b90:	4b21      	ldr	r3, [pc, #132]	; (82c18 <xTaskCheckForTimeOut+0x98>)
   82b92:	4798      	blx	r3
   82b94:	e7fe      	b.n	82b94 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
   82b96:	683b      	ldr	r3, [r7, #0]
   82b98:	2b00      	cmp	r3, #0
   82b9a:	d102      	bne.n	82ba2 <xTaskCheckForTimeOut+0x22>
   82b9c:	4b1e      	ldr	r3, [pc, #120]	; (82c18 <xTaskCheckForTimeOut+0x98>)
   82b9e:	4798      	blx	r3
   82ba0:	e7fe      	b.n	82ba0 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
   82ba2:	4b1e      	ldr	r3, [pc, #120]	; (82c1c <xTaskCheckForTimeOut+0x9c>)
   82ba4:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   82ba6:	4b1e      	ldr	r3, [pc, #120]	; (82c20 <xTaskCheckForTimeOut+0xa0>)
   82ba8:	681b      	ldr	r3, [r3, #0]
   82baa:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   82bac:	683b      	ldr	r3, [r7, #0]
   82bae:	681b      	ldr	r3, [r3, #0]
   82bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
   82bb4:	d102      	bne.n	82bbc <xTaskCheckForTimeOut+0x3c>
			{
				xReturn = pdFALSE;
   82bb6:	2300      	movs	r3, #0
   82bb8:	60fb      	str	r3, [r7, #12]
   82bba:	e026      	b.n	82c0a <xTaskCheckForTimeOut+0x8a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   82bbc:	687b      	ldr	r3, [r7, #4]
   82bbe:	681a      	ldr	r2, [r3, #0]
   82bc0:	4b18      	ldr	r3, [pc, #96]	; (82c24 <xTaskCheckForTimeOut+0xa4>)
   82bc2:	681b      	ldr	r3, [r3, #0]
   82bc4:	429a      	cmp	r2, r3
   82bc6:	d007      	beq.n	82bd8 <xTaskCheckForTimeOut+0x58>
   82bc8:	687b      	ldr	r3, [r7, #4]
   82bca:	685a      	ldr	r2, [r3, #4]
   82bcc:	68bb      	ldr	r3, [r7, #8]
   82bce:	429a      	cmp	r2, r3
   82bd0:	d802      	bhi.n	82bd8 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82bd2:	2301      	movs	r3, #1
   82bd4:	60fb      	str	r3, [r7, #12]
   82bd6:	e018      	b.n	82c0a <xTaskCheckForTimeOut+0x8a>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
   82bd8:	687b      	ldr	r3, [r7, #4]
   82bda:	685b      	ldr	r3, [r3, #4]
   82bdc:	68ba      	ldr	r2, [r7, #8]
   82bde:	1ad2      	subs	r2, r2, r3
   82be0:	683b      	ldr	r3, [r7, #0]
   82be2:	681b      	ldr	r3, [r3, #0]
   82be4:	429a      	cmp	r2, r3
   82be6:	d20e      	bcs.n	82c06 <xTaskCheckForTimeOut+0x86>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
   82be8:	683b      	ldr	r3, [r7, #0]
   82bea:	681a      	ldr	r2, [r3, #0]
   82bec:	687b      	ldr	r3, [r7, #4]
   82bee:	6859      	ldr	r1, [r3, #4]
   82bf0:	68bb      	ldr	r3, [r7, #8]
   82bf2:	1acb      	subs	r3, r1, r3
   82bf4:	441a      	add	r2, r3
   82bf6:	683b      	ldr	r3, [r7, #0]
   82bf8:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82bfa:	6878      	ldr	r0, [r7, #4]
   82bfc:	4b0a      	ldr	r3, [pc, #40]	; (82c28 <xTaskCheckForTimeOut+0xa8>)
   82bfe:	4798      	blx	r3
			xReturn = pdFALSE;
   82c00:	2300      	movs	r3, #0
   82c02:	60fb      	str	r3, [r7, #12]
   82c04:	e001      	b.n	82c0a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			xReturn = pdTRUE;
   82c06:	2301      	movs	r3, #1
   82c08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   82c0a:	4b08      	ldr	r3, [pc, #32]	; (82c2c <xTaskCheckForTimeOut+0xac>)
   82c0c:	4798      	blx	r3

	return xReturn;
   82c0e:	68fb      	ldr	r3, [r7, #12]
}
   82c10:	4618      	mov	r0, r3
   82c12:	3710      	adds	r7, #16
   82c14:	46bd      	mov	sp, r7
   82c16:	bd80      	pop	{r7, pc}
   82c18:	00081549 	.word	0x00081549
   82c1c:	000814cd 	.word	0x000814cd
   82c20:	2007a5c0 	.word	0x2007a5c0
   82c24:	2007a5d4 	.word	0x2007a5d4
   82c28:	00082b49 	.word	0x00082b49
   82c2c:	00081511 	.word	0x00081511

00082c30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   82c30:	b480      	push	{r7}
   82c32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   82c34:	4b03      	ldr	r3, [pc, #12]	; (82c44 <vTaskMissedYield+0x14>)
   82c36:	2201      	movs	r2, #1
   82c38:	601a      	str	r2, [r3, #0]
}
   82c3a:	46bd      	mov	sp, r7
   82c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
   82c40:	4770      	bx	lr
   82c42:	bf00      	nop
   82c44:	2007a5d0 	.word	0x2007a5d0

00082c48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   82c48:	b580      	push	{r7, lr}
   82c4a:	b082      	sub	sp, #8
   82c4c:	af00      	add	r7, sp, #0
   82c4e:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
   82c50:	4b04      	ldr	r3, [pc, #16]	; (82c64 <prvIdleTask+0x1c>)
   82c52:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   82c54:	4b04      	ldr	r3, [pc, #16]	; (82c68 <prvIdleTask+0x20>)
   82c56:	681b      	ldr	r3, [r3, #0]
   82c58:	2b01      	cmp	r3, #1
   82c5a:	d901      	bls.n	82c60 <prvIdleTask+0x18>
			{
				taskYIELD();
   82c5c:	4b03      	ldr	r3, [pc, #12]	; (82c6c <prvIdleTask+0x24>)
   82c5e:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   82c60:	e7f6      	b.n	82c50 <prvIdleTask+0x8>
   82c62:	bf00      	nop
   82c64:	00082d89 	.word	0x00082d89
   82c68:	2007a4e8 	.word	0x2007a4e8
   82c6c:	000814ad 	.word	0x000814ad

00082c70 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   82c70:	b580      	push	{r7, lr}
   82c72:	b086      	sub	sp, #24
   82c74:	af00      	add	r7, sp, #0
   82c76:	60f8      	str	r0, [r7, #12]
   82c78:	60b9      	str	r1, [r7, #8]
   82c7a:	607a      	str	r2, [r7, #4]
   82c7c:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   82c7e:	2300      	movs	r3, #0
   82c80:	617b      	str	r3, [r7, #20]
   82c82:	e012      	b.n	82caa <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
   82c84:	68ba      	ldr	r2, [r7, #8]
   82c86:	697b      	ldr	r3, [r7, #20]
   82c88:	4413      	add	r3, r2
   82c8a:	781a      	ldrb	r2, [r3, #0]
   82c8c:	68f9      	ldr	r1, [r7, #12]
   82c8e:	697b      	ldr	r3, [r7, #20]
   82c90:	440b      	add	r3, r1
   82c92:	3330      	adds	r3, #48	; 0x30
   82c94:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
   82c96:	68ba      	ldr	r2, [r7, #8]
   82c98:	697b      	ldr	r3, [r7, #20]
   82c9a:	4413      	add	r3, r2
   82c9c:	781b      	ldrb	r3, [r3, #0]
   82c9e:	2b00      	cmp	r3, #0
   82ca0:	d100      	bne.n	82ca4 <prvInitialiseTCBVariables+0x34>
		{
			break;
   82ca2:	e005      	b.n	82cb0 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   82ca4:	697b      	ldr	r3, [r7, #20]
   82ca6:	3301      	adds	r3, #1
   82ca8:	617b      	str	r3, [r7, #20]
   82caa:	697b      	ldr	r3, [r7, #20]
   82cac:	2b09      	cmp	r3, #9
   82cae:	d9e9      	bls.n	82c84 <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   82cb0:	68fb      	ldr	r3, [r7, #12]
   82cb2:	2200      	movs	r2, #0
   82cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   82cb8:	687b      	ldr	r3, [r7, #4]
   82cba:	2b04      	cmp	r3, #4
   82cbc:	d901      	bls.n	82cc2 <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   82cbe:	2304      	movs	r3, #4
   82cc0:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
   82cc2:	68fb      	ldr	r3, [r7, #12]
   82cc4:	687a      	ldr	r2, [r7, #4]
   82cc6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   82cc8:	68fb      	ldr	r3, [r7, #12]
   82cca:	687a      	ldr	r2, [r7, #4]
   82ccc:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
   82cce:	68fb      	ldr	r3, [r7, #12]
   82cd0:	2200      	movs	r2, #0
   82cd2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   82cd4:	68fb      	ldr	r3, [r7, #12]
   82cd6:	3304      	adds	r3, #4
   82cd8:	4618      	mov	r0, r3
   82cda:	4b0a      	ldr	r3, [pc, #40]	; (82d04 <prvInitialiseTCBVariables+0x94>)
   82cdc:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   82cde:	68fb      	ldr	r3, [r7, #12]
   82ce0:	3318      	adds	r3, #24
   82ce2:	4618      	mov	r0, r3
   82ce4:	4b07      	ldr	r3, [pc, #28]	; (82d04 <prvInitialiseTCBVariables+0x94>)
   82ce6:	4798      	blx	r3

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   82ce8:	68fb      	ldr	r3, [r7, #12]
   82cea:	68fa      	ldr	r2, [r7, #12]
   82cec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   82cee:	687b      	ldr	r3, [r7, #4]
   82cf0:	f1c3 0205 	rsb	r2, r3, #5
   82cf4:	68fb      	ldr	r3, [r7, #12]
   82cf6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   82cf8:	68fb      	ldr	r3, [r7, #12]
   82cfa:	68fa      	ldr	r2, [r7, #12]
   82cfc:	625a      	str	r2, [r3, #36]	; 0x24
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
   82cfe:	3718      	adds	r7, #24
   82d00:	46bd      	mov	sp, r7
   82d02:	bd80      	pop	{r7, pc}
   82d04:	00081201 	.word	0x00081201

00082d08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   82d08:	b580      	push	{r7, lr}
   82d0a:	b082      	sub	sp, #8
   82d0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   82d0e:	2300      	movs	r3, #0
   82d10:	607b      	str	r3, [r7, #4]
   82d12:	e00c      	b.n	82d2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   82d14:	687a      	ldr	r2, [r7, #4]
   82d16:	4613      	mov	r3, r2
   82d18:	009b      	lsls	r3, r3, #2
   82d1a:	4413      	add	r3, r2
   82d1c:	009b      	lsls	r3, r3, #2
   82d1e:	4a11      	ldr	r2, [pc, #68]	; (82d64 <prvInitialiseTaskLists+0x5c>)
   82d20:	4413      	add	r3, r2
   82d22:	4618      	mov	r0, r3
   82d24:	4b10      	ldr	r3, [pc, #64]	; (82d68 <prvInitialiseTaskLists+0x60>)
   82d26:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   82d28:	687b      	ldr	r3, [r7, #4]
   82d2a:	3301      	adds	r3, #1
   82d2c:	607b      	str	r3, [r7, #4]
   82d2e:	687b      	ldr	r3, [r7, #4]
   82d30:	2b04      	cmp	r3, #4
   82d32:	d9ef      	bls.n	82d14 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   82d34:	480d      	ldr	r0, [pc, #52]	; (82d6c <prvInitialiseTaskLists+0x64>)
   82d36:	4b0c      	ldr	r3, [pc, #48]	; (82d68 <prvInitialiseTaskLists+0x60>)
   82d38:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
   82d3a:	480d      	ldr	r0, [pc, #52]	; (82d70 <prvInitialiseTaskLists+0x68>)
   82d3c:	4b0a      	ldr	r3, [pc, #40]	; (82d68 <prvInitialiseTaskLists+0x60>)
   82d3e:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
   82d40:	480c      	ldr	r0, [pc, #48]	; (82d74 <prvInitialiseTaskLists+0x6c>)
   82d42:	4b09      	ldr	r3, [pc, #36]	; (82d68 <prvInitialiseTaskLists+0x60>)
   82d44:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   82d46:	480c      	ldr	r0, [pc, #48]	; (82d78 <prvInitialiseTaskLists+0x70>)
   82d48:	4b07      	ldr	r3, [pc, #28]	; (82d68 <prvInitialiseTaskLists+0x60>)
   82d4a:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   82d4c:	480b      	ldr	r0, [pc, #44]	; (82d7c <prvInitialiseTaskLists+0x74>)
   82d4e:	4b06      	ldr	r3, [pc, #24]	; (82d68 <prvInitialiseTaskLists+0x60>)
   82d50:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   82d52:	4b0b      	ldr	r3, [pc, #44]	; (82d80 <prvInitialiseTaskLists+0x78>)
   82d54:	4a05      	ldr	r2, [pc, #20]	; (82d6c <prvInitialiseTaskLists+0x64>)
   82d56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   82d58:	4b0a      	ldr	r3, [pc, #40]	; (82d84 <prvInitialiseTaskLists+0x7c>)
   82d5a:	4a05      	ldr	r2, [pc, #20]	; (82d70 <prvInitialiseTaskLists+0x68>)
   82d5c:	601a      	str	r2, [r3, #0]
}
   82d5e:	3708      	adds	r7, #8
   82d60:	46bd      	mov	sp, r7
   82d62:	bd80      	pop	{r7, pc}
   82d64:	2007a4e8 	.word	0x2007a4e8
   82d68:	000811c1 	.word	0x000811c1
   82d6c:	2007a54c 	.word	0x2007a54c
   82d70:	2007a560 	.word	0x2007a560
   82d74:	2007a57c 	.word	0x2007a57c
   82d78:	2007a590 	.word	0x2007a590
   82d7c:	2007a5a8 	.word	0x2007a5a8
   82d80:	2007a574 	.word	0x2007a574
   82d84:	2007a578 	.word	0x2007a578

00082d88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   82d88:	b580      	push	{r7, lr}
   82d8a:	b082      	sub	sp, #8
   82d8c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   82d8e:	e028      	b.n	82de2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
   82d90:	4b17      	ldr	r3, [pc, #92]	; (82df0 <prvCheckTasksWaitingTermination+0x68>)
   82d92:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   82d94:	4b17      	ldr	r3, [pc, #92]	; (82df4 <prvCheckTasksWaitingTermination+0x6c>)
   82d96:	681b      	ldr	r3, [r3, #0]
   82d98:	2b00      	cmp	r3, #0
   82d9a:	bf14      	ite	ne
   82d9c:	2300      	movne	r3, #0
   82d9e:	2301      	moveq	r3, #1
   82da0:	b2db      	uxtb	r3, r3
   82da2:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
   82da4:	4b14      	ldr	r3, [pc, #80]	; (82df8 <prvCheckTasksWaitingTermination+0x70>)
   82da6:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   82da8:	687b      	ldr	r3, [r7, #4]
   82daa:	2b00      	cmp	r3, #0
   82dac:	d119      	bne.n	82de2 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
   82dae:	4b13      	ldr	r3, [pc, #76]	; (82dfc <prvCheckTasksWaitingTermination+0x74>)
   82db0:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
   82db2:	4b10      	ldr	r3, [pc, #64]	; (82df4 <prvCheckTasksWaitingTermination+0x6c>)
   82db4:	68db      	ldr	r3, [r3, #12]
   82db6:	68db      	ldr	r3, [r3, #12]
   82db8:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   82dba:	683b      	ldr	r3, [r7, #0]
   82dbc:	3304      	adds	r3, #4
   82dbe:	4618      	mov	r0, r3
   82dc0:	4b0f      	ldr	r3, [pc, #60]	; (82e00 <prvCheckTasksWaitingTermination+0x78>)
   82dc2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   82dc4:	4b0f      	ldr	r3, [pc, #60]	; (82e04 <prvCheckTasksWaitingTermination+0x7c>)
   82dc6:	681b      	ldr	r3, [r3, #0]
   82dc8:	1e5a      	subs	r2, r3, #1
   82dca:	4b0e      	ldr	r3, [pc, #56]	; (82e04 <prvCheckTasksWaitingTermination+0x7c>)
   82dcc:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   82dce:	4b0e      	ldr	r3, [pc, #56]	; (82e08 <prvCheckTasksWaitingTermination+0x80>)
   82dd0:	681b      	ldr	r3, [r3, #0]
   82dd2:	1e5a      	subs	r2, r3, #1
   82dd4:	4b0c      	ldr	r3, [pc, #48]	; (82e08 <prvCheckTasksWaitingTermination+0x80>)
   82dd6:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
   82dd8:	4b0c      	ldr	r3, [pc, #48]	; (82e0c <prvCheckTasksWaitingTermination+0x84>)
   82dda:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
   82ddc:	6838      	ldr	r0, [r7, #0]
   82dde:	4b0c      	ldr	r3, [pc, #48]	; (82e10 <prvCheckTasksWaitingTermination+0x88>)
   82de0:	4798      	blx	r3
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   82de2:	4b09      	ldr	r3, [pc, #36]	; (82e08 <prvCheckTasksWaitingTermination+0x80>)
   82de4:	681b      	ldr	r3, [r3, #0]
   82de6:	2b00      	cmp	r3, #0
   82de8:	d1d2      	bne.n	82d90 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
   82dea:	3708      	adds	r7, #8
   82dec:	46bd      	mov	sp, r7
   82dee:	bd80      	pop	{r7, pc}
   82df0:	00082585 	.word	0x00082585
   82df4:	2007a590 	.word	0x2007a590
   82df8:	000825a1 	.word	0x000825a1
   82dfc:	000814cd 	.word	0x000814cd
   82e00:	000812d1 	.word	0x000812d1
   82e04:	2007a5bc 	.word	0x2007a5bc
   82e08:	2007a5a4 	.word	0x2007a5a4
   82e0c:	00081511 	.word	0x00081511
   82e10:	00082ef5 	.word	0x00082ef5

00082e14 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
   82e14:	b580      	push	{r7, lr}
   82e16:	b082      	sub	sp, #8
   82e18:	af00      	add	r7, sp, #0
   82e1a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   82e1c:	4b13      	ldr	r3, [pc, #76]	; (82e6c <prvAddCurrentTaskToDelayedList+0x58>)
   82e1e:	681b      	ldr	r3, [r3, #0]
   82e20:	687a      	ldr	r2, [r7, #4]
   82e22:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
   82e24:	4b12      	ldr	r3, [pc, #72]	; (82e70 <prvAddCurrentTaskToDelayedList+0x5c>)
   82e26:	681b      	ldr	r3, [r3, #0]
   82e28:	687a      	ldr	r2, [r7, #4]
   82e2a:	429a      	cmp	r2, r3
   82e2c:	d209      	bcs.n	82e42 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   82e2e:	4b11      	ldr	r3, [pc, #68]	; (82e74 <prvAddCurrentTaskToDelayedList+0x60>)
   82e30:	681a      	ldr	r2, [r3, #0]
   82e32:	4b0e      	ldr	r3, [pc, #56]	; (82e6c <prvAddCurrentTaskToDelayedList+0x58>)
   82e34:	681b      	ldr	r3, [r3, #0]
   82e36:	3304      	adds	r3, #4
   82e38:	4610      	mov	r0, r2
   82e3a:	4619      	mov	r1, r3
   82e3c:	4b0e      	ldr	r3, [pc, #56]	; (82e78 <prvAddCurrentTaskToDelayedList+0x64>)
   82e3e:	4798      	blx	r3
   82e40:	e010      	b.n	82e64 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   82e42:	4b0e      	ldr	r3, [pc, #56]	; (82e7c <prvAddCurrentTaskToDelayedList+0x68>)
   82e44:	681a      	ldr	r2, [r3, #0]
   82e46:	4b09      	ldr	r3, [pc, #36]	; (82e6c <prvAddCurrentTaskToDelayedList+0x58>)
   82e48:	681b      	ldr	r3, [r3, #0]
   82e4a:	3304      	adds	r3, #4
   82e4c:	4610      	mov	r0, r2
   82e4e:	4619      	mov	r1, r3
   82e50:	4b09      	ldr	r3, [pc, #36]	; (82e78 <prvAddCurrentTaskToDelayedList+0x64>)
   82e52:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   82e54:	4b0a      	ldr	r3, [pc, #40]	; (82e80 <prvAddCurrentTaskToDelayedList+0x6c>)
   82e56:	681b      	ldr	r3, [r3, #0]
   82e58:	687a      	ldr	r2, [r7, #4]
   82e5a:	429a      	cmp	r2, r3
   82e5c:	d202      	bcs.n	82e64 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
   82e5e:	4b08      	ldr	r3, [pc, #32]	; (82e80 <prvAddCurrentTaskToDelayedList+0x6c>)
   82e60:	687a      	ldr	r2, [r7, #4]
   82e62:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   82e64:	3708      	adds	r7, #8
   82e66:	46bd      	mov	sp, r7
   82e68:	bd80      	pop	{r7, pc}
   82e6a:	bf00      	nop
   82e6c:	2007a4e4 	.word	0x2007a4e4
   82e70:	2007a5c0 	.word	0x2007a5c0
   82e74:	2007a578 	.word	0x2007a578
   82e78:	00081261 	.word	0x00081261
   82e7c:	2007a574 	.word	0x2007a574
   82e80:	20070008 	.word	0x20070008

00082e84 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
   82e84:	b580      	push	{r7, lr}
   82e86:	b084      	sub	sp, #16
   82e88:	af00      	add	r7, sp, #0
   82e8a:	4603      	mov	r3, r0
   82e8c:	6039      	str	r1, [r7, #0]
   82e8e:	80fb      	strh	r3, [r7, #6]
TCB_t *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
   82e90:	2048      	movs	r0, #72	; 0x48
   82e92:	4b15      	ldr	r3, [pc, #84]	; (82ee8 <prvAllocateTCBAndStack+0x64>)
   82e94:	4798      	blx	r3
   82e96:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
   82e98:	68fb      	ldr	r3, [r7, #12]
   82e9a:	2b00      	cmp	r3, #0
   82e9c:	d01f      	beq.n	82ede <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   82e9e:	683b      	ldr	r3, [r7, #0]
   82ea0:	2b00      	cmp	r3, #0
   82ea2:	d106      	bne.n	82eb2 <prvAllocateTCBAndStack+0x2e>
   82ea4:	88fb      	ldrh	r3, [r7, #6]
   82ea6:	009b      	lsls	r3, r3, #2
   82ea8:	4618      	mov	r0, r3
   82eaa:	4b0f      	ldr	r3, [pc, #60]	; (82ee8 <prvAllocateTCBAndStack+0x64>)
   82eac:	4798      	blx	r3
   82eae:	4603      	mov	r3, r0
   82eb0:	e000      	b.n	82eb4 <prvAllocateTCBAndStack+0x30>
   82eb2:	683b      	ldr	r3, [r7, #0]
   82eb4:	68fa      	ldr	r2, [r7, #12]
   82eb6:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   82eb8:	68fb      	ldr	r3, [r7, #12]
   82eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82ebc:	2b00      	cmp	r3, #0
   82ebe:	d105      	bne.n	82ecc <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   82ec0:	68f8      	ldr	r0, [r7, #12]
   82ec2:	4b0a      	ldr	r3, [pc, #40]	; (82eec <prvAllocateTCBAndStack+0x68>)
   82ec4:	4798      	blx	r3
			pxNewTCB = NULL;
   82ec6:	2300      	movs	r3, #0
   82ec8:	60fb      	str	r3, [r7, #12]
   82eca:	e008      	b.n	82ede <prvAllocateTCBAndStack+0x5a>
		{
			/* Avoid dependency on memset() if it is not required. */
			#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
			{
				/* Just to help debugging. */
				( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
   82ecc:	68fb      	ldr	r3, [r7, #12]
   82ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82ed0:	88fb      	ldrh	r3, [r7, #6]
   82ed2:	009b      	lsls	r3, r3, #2
   82ed4:	4610      	mov	r0, r2
   82ed6:	21a5      	movs	r1, #165	; 0xa5
   82ed8:	461a      	mov	r2, r3
   82eda:	4b05      	ldr	r3, [pc, #20]	; (82ef0 <prvAllocateTCBAndStack+0x6c>)
   82edc:	4798      	blx	r3
			}
			#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
		}
	}

	return pxNewTCB;
   82ede:	68fb      	ldr	r3, [r7, #12]
}
   82ee0:	4618      	mov	r0, r3
   82ee2:	3710      	adds	r7, #16
   82ee4:	46bd      	mov	sp, r7
   82ee6:	bd80      	pop	{r7, pc}
   82ee8:	0008166d 	.word	0x0008166d
   82eec:	000817e5 	.word	0x000817e5
   82ef0:	00083c01 	.word	0x00083c01

00082ef4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   82ef4:	b580      	push	{r7, lr}
   82ef6:	b082      	sub	sp, #8
   82ef8:	af00      	add	r7, sp, #0
   82efa:	6078      	str	r0, [r7, #4]
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
		vPortFreeAligned( pxTCB->pxStack );
   82efc:	687b      	ldr	r3, [r7, #4]
   82efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82f00:	4618      	mov	r0, r3
   82f02:	4b04      	ldr	r3, [pc, #16]	; (82f14 <prvDeleteTCB+0x20>)
   82f04:	4798      	blx	r3
		vPortFree( pxTCB );
   82f06:	6878      	ldr	r0, [r7, #4]
   82f08:	4b02      	ldr	r3, [pc, #8]	; (82f14 <prvDeleteTCB+0x20>)
   82f0a:	4798      	blx	r3
	}
   82f0c:	3708      	adds	r7, #8
   82f0e:	46bd      	mov	sp, r7
   82f10:	bd80      	pop	{r7, pc}
   82f12:	bf00      	nop
   82f14:	000817e5 	.word	0x000817e5

00082f18 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   82f18:	b480      	push	{r7}
   82f1a:	b083      	sub	sp, #12
   82f1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82f1e:	4b0e      	ldr	r3, [pc, #56]	; (82f58 <prvResetNextTaskUnblockTime+0x40>)
   82f20:	681b      	ldr	r3, [r3, #0]
   82f22:	681b      	ldr	r3, [r3, #0]
   82f24:	2b00      	cmp	r3, #0
   82f26:	d101      	bne.n	82f2c <prvResetNextTaskUnblockTime+0x14>
   82f28:	2301      	movs	r3, #1
   82f2a:	e000      	b.n	82f2e <prvResetNextTaskUnblockTime+0x16>
   82f2c:	2300      	movs	r3, #0
   82f2e:	2b00      	cmp	r3, #0
   82f30:	d004      	beq.n	82f3c <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   82f32:	4b0a      	ldr	r3, [pc, #40]	; (82f5c <prvResetNextTaskUnblockTime+0x44>)
   82f34:	f04f 32ff 	mov.w	r2, #4294967295
   82f38:	601a      	str	r2, [r3, #0]
   82f3a:	e008      	b.n	82f4e <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82f3c:	4b06      	ldr	r3, [pc, #24]	; (82f58 <prvResetNextTaskUnblockTime+0x40>)
   82f3e:	681b      	ldr	r3, [r3, #0]
   82f40:	68db      	ldr	r3, [r3, #12]
   82f42:	68db      	ldr	r3, [r3, #12]
   82f44:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
   82f46:	687b      	ldr	r3, [r7, #4]
   82f48:	685a      	ldr	r2, [r3, #4]
   82f4a:	4b04      	ldr	r3, [pc, #16]	; (82f5c <prvResetNextTaskUnblockTime+0x44>)
   82f4c:	601a      	str	r2, [r3, #0]
	}
}
   82f4e:	370c      	adds	r7, #12
   82f50:	46bd      	mov	sp, r7
   82f52:	f85d 7b04 	ldr.w	r7, [sp], #4
   82f56:	4770      	bx	lr
   82f58:	2007a574 	.word	0x2007a574
   82f5c:	20070008 	.word	0x20070008

00082f60 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   82f60:	b480      	push	{r7}
   82f62:	b083      	sub	sp, #12
   82f64:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   82f66:	4b0b      	ldr	r3, [pc, #44]	; (82f94 <xTaskGetSchedulerState+0x34>)
   82f68:	681b      	ldr	r3, [r3, #0]
   82f6a:	2b00      	cmp	r3, #0
   82f6c:	d102      	bne.n	82f74 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82f6e:	2301      	movs	r3, #1
   82f70:	607b      	str	r3, [r7, #4]
   82f72:	e008      	b.n	82f86 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   82f74:	4b08      	ldr	r3, [pc, #32]	; (82f98 <xTaskGetSchedulerState+0x38>)
   82f76:	681b      	ldr	r3, [r3, #0]
   82f78:	2b00      	cmp	r3, #0
   82f7a:	d102      	bne.n	82f82 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
   82f7c:	2302      	movs	r3, #2
   82f7e:	607b      	str	r3, [r7, #4]
   82f80:	e001      	b.n	82f86 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   82f82:	2300      	movs	r3, #0
   82f84:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   82f86:	687b      	ldr	r3, [r7, #4]
	}
   82f88:	4618      	mov	r0, r3
   82f8a:	370c      	adds	r7, #12
   82f8c:	46bd      	mov	sp, r7
   82f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
   82f92:	4770      	bx	lr
   82f94:	2007a5c8 	.word	0x2007a5c8
   82f98:	2007a5dc 	.word	0x2007a5dc

00082f9c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   82f9c:	b580      	push	{r7, lr}
   82f9e:	b084      	sub	sp, #16
   82fa0:	af00      	add	r7, sp, #0
   82fa2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   82fa4:	687b      	ldr	r3, [r7, #4]
   82fa6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   82fa8:	687b      	ldr	r3, [r7, #4]
   82faa:	2b00      	cmp	r3, #0
   82fac:	d062      	beq.n	83074 <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82fae:	68fb      	ldr	r3, [r7, #12]
   82fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82fb2:	4b32      	ldr	r3, [pc, #200]	; (8307c <vTaskPriorityInherit+0xe0>)
   82fb4:	681b      	ldr	r3, [r3, #0]
   82fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82fb8:	429a      	cmp	r2, r3
   82fba:	d25b      	bcs.n	83074 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   82fbc:	68fb      	ldr	r3, [r7, #12]
   82fbe:	699b      	ldr	r3, [r3, #24]
   82fc0:	2b00      	cmp	r3, #0
   82fc2:	db06      	blt.n	82fd2 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   82fc4:	4b2d      	ldr	r3, [pc, #180]	; (8307c <vTaskPriorityInherit+0xe0>)
   82fc6:	681b      	ldr	r3, [r3, #0]
   82fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82fca:	f1c3 0205 	rsb	r2, r3, #5
   82fce:	68fb      	ldr	r3, [r7, #12]
   82fd0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   82fd2:	68fb      	ldr	r3, [r7, #12]
   82fd4:	6959      	ldr	r1, [r3, #20]
   82fd6:	68fb      	ldr	r3, [r7, #12]
   82fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82fda:	4613      	mov	r3, r2
   82fdc:	009b      	lsls	r3, r3, #2
   82fde:	4413      	add	r3, r2
   82fe0:	009b      	lsls	r3, r3, #2
   82fe2:	4a27      	ldr	r2, [pc, #156]	; (83080 <vTaskPriorityInherit+0xe4>)
   82fe4:	4413      	add	r3, r2
   82fe6:	4299      	cmp	r1, r3
   82fe8:	d101      	bne.n	82fee <vTaskPriorityInherit+0x52>
   82fea:	2301      	movs	r3, #1
   82fec:	e000      	b.n	82ff0 <vTaskPriorityInherit+0x54>
   82fee:	2300      	movs	r3, #0
   82ff0:	2b00      	cmp	r3, #0
   82ff2:	d03a      	beq.n	8306a <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   82ff4:	68fb      	ldr	r3, [r7, #12]
   82ff6:	3304      	adds	r3, #4
   82ff8:	4618      	mov	r0, r3
   82ffa:	4b22      	ldr	r3, [pc, #136]	; (83084 <vTaskPriorityInherit+0xe8>)
   82ffc:	4798      	blx	r3
   82ffe:	4603      	mov	r3, r0
   83000:	2b00      	cmp	r3, #0
   83002:	d115      	bne.n	83030 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   83004:	68fb      	ldr	r3, [r7, #12]
   83006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83008:	491d      	ldr	r1, [pc, #116]	; (83080 <vTaskPriorityInherit+0xe4>)
   8300a:	4613      	mov	r3, r2
   8300c:	009b      	lsls	r3, r3, #2
   8300e:	4413      	add	r3, r2
   83010:	009b      	lsls	r3, r3, #2
   83012:	440b      	add	r3, r1
   83014:	681b      	ldr	r3, [r3, #0]
   83016:	2b00      	cmp	r3, #0
   83018:	d10a      	bne.n	83030 <vTaskPriorityInherit+0x94>
   8301a:	68fb      	ldr	r3, [r7, #12]
   8301c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8301e:	2201      	movs	r2, #1
   83020:	fa02 f303 	lsl.w	r3, r2, r3
   83024:	43da      	mvns	r2, r3
   83026:	4b18      	ldr	r3, [pc, #96]	; (83088 <vTaskPriorityInherit+0xec>)
   83028:	681b      	ldr	r3, [r3, #0]
   8302a:	401a      	ands	r2, r3
   8302c:	4b16      	ldr	r3, [pc, #88]	; (83088 <vTaskPriorityInherit+0xec>)
   8302e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   83030:	4b12      	ldr	r3, [pc, #72]	; (8307c <vTaskPriorityInherit+0xe0>)
   83032:	681b      	ldr	r3, [r3, #0]
   83034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83036:	68fb      	ldr	r3, [r7, #12]
   83038:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
   8303a:	68fb      	ldr	r3, [r7, #12]
   8303c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8303e:	2201      	movs	r2, #1
   83040:	409a      	lsls	r2, r3
   83042:	4b11      	ldr	r3, [pc, #68]	; (83088 <vTaskPriorityInherit+0xec>)
   83044:	681b      	ldr	r3, [r3, #0]
   83046:	431a      	orrs	r2, r3
   83048:	4b0f      	ldr	r3, [pc, #60]	; (83088 <vTaskPriorityInherit+0xec>)
   8304a:	601a      	str	r2, [r3, #0]
   8304c:	68fb      	ldr	r3, [r7, #12]
   8304e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83050:	4613      	mov	r3, r2
   83052:	009b      	lsls	r3, r3, #2
   83054:	4413      	add	r3, r2
   83056:	009b      	lsls	r3, r3, #2
   83058:	4a09      	ldr	r2, [pc, #36]	; (83080 <vTaskPriorityInherit+0xe4>)
   8305a:	441a      	add	r2, r3
   8305c:	68fb      	ldr	r3, [r7, #12]
   8305e:	3304      	adds	r3, #4
   83060:	4610      	mov	r0, r2
   83062:	4619      	mov	r1, r3
   83064:	4b09      	ldr	r3, [pc, #36]	; (8308c <vTaskPriorityInherit+0xf0>)
   83066:	4798      	blx	r3
   83068:	e004      	b.n	83074 <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   8306a:	4b04      	ldr	r3, [pc, #16]	; (8307c <vTaskPriorityInherit+0xe0>)
   8306c:	681b      	ldr	r3, [r3, #0]
   8306e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83070:	68fb      	ldr	r3, [r7, #12]
   83072:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   83074:	3710      	adds	r7, #16
   83076:	46bd      	mov	sp, r7
   83078:	bd80      	pop	{r7, pc}
   8307a:	bf00      	nop
   8307c:	2007a4e4 	.word	0x2007a4e4
   83080:	2007a4e8 	.word	0x2007a4e8
   83084:	000812d1 	.word	0x000812d1
   83088:	2007a5c4 	.word	0x2007a5c4
   8308c:	00081219 	.word	0x00081219

00083090 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   83090:	b580      	push	{r7, lr}
   83092:	b084      	sub	sp, #16
   83094:	af00      	add	r7, sp, #0
   83096:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   83098:	687b      	ldr	r3, [r7, #4]
   8309a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   8309c:	2300      	movs	r3, #0
   8309e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   830a0:	687b      	ldr	r3, [r7, #4]
   830a2:	2b00      	cmp	r3, #0
   830a4:	d056      	beq.n	83154 <xTaskPriorityDisinherit+0xc4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
   830a6:	68bb      	ldr	r3, [r7, #8]
   830a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   830aa:	2b00      	cmp	r3, #0
   830ac:	d102      	bne.n	830b4 <xTaskPriorityDisinherit+0x24>
   830ae:	4b2c      	ldr	r3, [pc, #176]	; (83160 <xTaskPriorityDisinherit+0xd0>)
   830b0:	4798      	blx	r3
   830b2:	e7fe      	b.n	830b2 <xTaskPriorityDisinherit+0x22>
			( pxTCB->uxMutexesHeld )--;
   830b4:	68bb      	ldr	r3, [r7, #8]
   830b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   830b8:	1e5a      	subs	r2, r3, #1
   830ba:	68bb      	ldr	r3, [r7, #8]
   830bc:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   830be:	68bb      	ldr	r3, [r7, #8]
   830c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   830c2:	68bb      	ldr	r3, [r7, #8]
   830c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   830c6:	429a      	cmp	r2, r3
   830c8:	d044      	beq.n	83154 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   830ca:	68bb      	ldr	r3, [r7, #8]
   830cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   830ce:	2b00      	cmp	r3, #0
   830d0:	d140      	bne.n	83154 <xTaskPriorityDisinherit+0xc4>
				{
					/* The holding task must be the running task to be able to give
					the mutex back.  Remove the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   830d2:	68bb      	ldr	r3, [r7, #8]
   830d4:	3304      	adds	r3, #4
   830d6:	4618      	mov	r0, r3
   830d8:	4b22      	ldr	r3, [pc, #136]	; (83164 <xTaskPriorityDisinherit+0xd4>)
   830da:	4798      	blx	r3
   830dc:	4603      	mov	r3, r0
   830de:	2b00      	cmp	r3, #0
   830e0:	d115      	bne.n	8310e <xTaskPriorityDisinherit+0x7e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   830e2:	68bb      	ldr	r3, [r7, #8]
   830e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   830e6:	4920      	ldr	r1, [pc, #128]	; (83168 <xTaskPriorityDisinherit+0xd8>)
   830e8:	4613      	mov	r3, r2
   830ea:	009b      	lsls	r3, r3, #2
   830ec:	4413      	add	r3, r2
   830ee:	009b      	lsls	r3, r3, #2
   830f0:	440b      	add	r3, r1
   830f2:	681b      	ldr	r3, [r3, #0]
   830f4:	2b00      	cmp	r3, #0
   830f6:	d10a      	bne.n	8310e <xTaskPriorityDisinherit+0x7e>
   830f8:	68bb      	ldr	r3, [r7, #8]
   830fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   830fc:	2201      	movs	r2, #1
   830fe:	fa02 f303 	lsl.w	r3, r2, r3
   83102:	43da      	mvns	r2, r3
   83104:	4b19      	ldr	r3, [pc, #100]	; (8316c <xTaskPriorityDisinherit+0xdc>)
   83106:	681b      	ldr	r3, [r3, #0]
   83108:	401a      	ands	r2, r3
   8310a:	4b18      	ldr	r3, [pc, #96]	; (8316c <xTaskPriorityDisinherit+0xdc>)
   8310c:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the new
					ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   8310e:	68bb      	ldr	r3, [r7, #8]
   83110:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   83112:	68bb      	ldr	r3, [r7, #8]
   83114:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   83116:	68bb      	ldr	r3, [r7, #8]
   83118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8311a:	f1c3 0205 	rsb	r2, r3, #5
   8311e:	68bb      	ldr	r3, [r7, #8]
   83120:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   83122:	68bb      	ldr	r3, [r7, #8]
   83124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83126:	2201      	movs	r2, #1
   83128:	409a      	lsls	r2, r3
   8312a:	4b10      	ldr	r3, [pc, #64]	; (8316c <xTaskPriorityDisinherit+0xdc>)
   8312c:	681b      	ldr	r3, [r3, #0]
   8312e:	431a      	orrs	r2, r3
   83130:	4b0e      	ldr	r3, [pc, #56]	; (8316c <xTaskPriorityDisinherit+0xdc>)
   83132:	601a      	str	r2, [r3, #0]
   83134:	68bb      	ldr	r3, [r7, #8]
   83136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83138:	4613      	mov	r3, r2
   8313a:	009b      	lsls	r3, r3, #2
   8313c:	4413      	add	r3, r2
   8313e:	009b      	lsls	r3, r3, #2
   83140:	4a09      	ldr	r2, [pc, #36]	; (83168 <xTaskPriorityDisinherit+0xd8>)
   83142:	441a      	add	r2, r3
   83144:	68bb      	ldr	r3, [r7, #8]
   83146:	3304      	adds	r3, #4
   83148:	4610      	mov	r0, r2
   8314a:	4619      	mov	r1, r3
   8314c:	4b08      	ldr	r3, [pc, #32]	; (83170 <xTaskPriorityDisinherit+0xe0>)
   8314e:	4798      	blx	r3

					/* Return true to indicate that a context switch is required.
					This is only actually required in the corner case whereby
					multiple mutexes were held and the mutexes were given back
					in an order different to that in which they were taken. */
					xReturn = pdTRUE;
   83150:	2301      	movs	r3, #1
   83152:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   83154:	68fb      	ldr	r3, [r7, #12]
	}
   83156:	4618      	mov	r0, r3
   83158:	3710      	adds	r7, #16
   8315a:	46bd      	mov	sp, r7
   8315c:	bd80      	pop	{r7, pc}
   8315e:	bf00      	nop
   83160:	00081549 	.word	0x00081549
   83164:	000812d1 	.word	0x000812d1
   83168:	2007a4e8 	.word	0x2007a4e8
   8316c:	2007a5c4 	.word	0x2007a5c4
   83170:	00081219 	.word	0x00081219

00083174 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
   83174:	b480      	push	{r7}
   83176:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   83178:	4b07      	ldr	r3, [pc, #28]	; (83198 <pvTaskIncrementMutexHeldCount+0x24>)
   8317a:	681b      	ldr	r3, [r3, #0]
   8317c:	2b00      	cmp	r3, #0
   8317e:	d004      	beq.n	8318a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   83180:	4b05      	ldr	r3, [pc, #20]	; (83198 <pvTaskIncrementMutexHeldCount+0x24>)
   83182:	681b      	ldr	r3, [r3, #0]
   83184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   83186:	3201      	adds	r2, #1
   83188:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
   8318a:	4b03      	ldr	r3, [pc, #12]	; (83198 <pvTaskIncrementMutexHeldCount+0x24>)
   8318c:	681b      	ldr	r3, [r3, #0]
	}
   8318e:	4618      	mov	r0, r3
   83190:	46bd      	mov	sp, r7
   83192:	f85d 7b04 	ldr.w	r7, [sp], #4
   83196:	4770      	bx	lr
   83198:	2007a4e4 	.word	0x2007a4e4

0008319c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   8319c:	b590      	push	{r4, r7, lr}
   8319e:	b087      	sub	sp, #28
   831a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
   831a2:	2300      	movs	r3, #0
   831a4:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   831a6:	4b10      	ldr	r3, [pc, #64]	; (831e8 <xTimerCreateTimerTask+0x4c>)
   831a8:	4798      	blx	r3

	if( xTimerQueue != NULL )
   831aa:	4b10      	ldr	r3, [pc, #64]	; (831ec <xTimerCreateTimerTask+0x50>)
   831ac:	681b      	ldr	r3, [r3, #0]
   831ae:	2b00      	cmp	r3, #0
   831b0:	d00f      	beq.n	831d2 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   831b2:	2302      	movs	r3, #2
   831b4:	9300      	str	r3, [sp, #0]
   831b6:	2300      	movs	r3, #0
   831b8:	9301      	str	r3, [sp, #4]
   831ba:	2300      	movs	r3, #0
   831bc:	9302      	str	r3, [sp, #8]
   831be:	2300      	movs	r3, #0
   831c0:	9303      	str	r3, [sp, #12]
   831c2:	480b      	ldr	r0, [pc, #44]	; (831f0 <xTimerCreateTimerTask+0x54>)
   831c4:	490b      	ldr	r1, [pc, #44]	; (831f4 <xTimerCreateTimerTask+0x58>)
   831c6:	f44f 7282 	mov.w	r2, #260	; 0x104
   831ca:	2300      	movs	r3, #0
   831cc:	4c0a      	ldr	r4, [pc, #40]	; (831f8 <xTimerCreateTimerTask+0x5c>)
   831ce:	47a0      	blx	r4
   831d0:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   831d2:	687b      	ldr	r3, [r7, #4]
   831d4:	2b00      	cmp	r3, #0
   831d6:	d102      	bne.n	831de <xTimerCreateTimerTask+0x42>
   831d8:	4b08      	ldr	r3, [pc, #32]	; (831fc <xTimerCreateTimerTask+0x60>)
   831da:	4798      	blx	r3
   831dc:	e7fe      	b.n	831dc <xTimerCreateTimerTask+0x40>
	return xReturn;
   831de:	687b      	ldr	r3, [r7, #4]
}
   831e0:	4618      	mov	r0, r3
   831e2:	370c      	adds	r7, #12
   831e4:	46bd      	mov	sp, r7
   831e6:	bd90      	pop	{r4, r7, pc}
   831e8:	000836d1 	.word	0x000836d1
   831ec:	2007a610 	.word	0x2007a610
   831f0:	00083319 	.word	0x00083319
   831f4:	00083da8 	.word	0x00083da8
   831f8:	00082385 	.word	0x00082385
   831fc:	00081549 	.word	0x00081549

00083200 <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   83200:	b590      	push	{r4, r7, lr}
   83202:	b089      	sub	sp, #36	; 0x24
   83204:	af00      	add	r7, sp, #0
   83206:	60f8      	str	r0, [r7, #12]
   83208:	60b9      	str	r1, [r7, #8]
   8320a:	607a      	str	r2, [r7, #4]
   8320c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   8320e:	2300      	movs	r3, #0
   83210:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   83212:	4b1d      	ldr	r3, [pc, #116]	; (83288 <xTimerGenericCommand+0x88>)
   83214:	681b      	ldr	r3, [r3, #0]
   83216:	2b00      	cmp	r3, #0
   83218:	d030      	beq.n	8327c <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   8321a:	68bb      	ldr	r3, [r7, #8]
   8321c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   8321e:	687b      	ldr	r3, [r7, #4]
   83220:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
   83222:	68fb      	ldr	r3, [r7, #12]
   83224:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   83226:	68bb      	ldr	r3, [r7, #8]
   83228:	2b05      	cmp	r3, #5
   8322a:	dc1c      	bgt.n	83266 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   8322c:	4b17      	ldr	r3, [pc, #92]	; (8328c <xTimerGenericCommand+0x8c>)
   8322e:	4798      	blx	r3
   83230:	4603      	mov	r3, r0
   83232:	2b02      	cmp	r3, #2
   83234:	d10b      	bne.n	8324e <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   83236:	4b14      	ldr	r3, [pc, #80]	; (83288 <xTimerGenericCommand+0x88>)
   83238:	681a      	ldr	r2, [r3, #0]
   8323a:	f107 0310 	add.w	r3, r7, #16
   8323e:	4610      	mov	r0, r2
   83240:	4619      	mov	r1, r3
   83242:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   83244:	2300      	movs	r3, #0
   83246:	4c12      	ldr	r4, [pc, #72]	; (83290 <xTimerGenericCommand+0x90>)
   83248:	47a0      	blx	r4
   8324a:	61f8      	str	r0, [r7, #28]
   8324c:	e016      	b.n	8327c <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   8324e:	4b0e      	ldr	r3, [pc, #56]	; (83288 <xTimerGenericCommand+0x88>)
   83250:	681a      	ldr	r2, [r3, #0]
   83252:	f107 0310 	add.w	r3, r7, #16
   83256:	4610      	mov	r0, r2
   83258:	4619      	mov	r1, r3
   8325a:	2200      	movs	r2, #0
   8325c:	2300      	movs	r3, #0
   8325e:	4c0c      	ldr	r4, [pc, #48]	; (83290 <xTimerGenericCommand+0x90>)
   83260:	47a0      	blx	r4
   83262:	61f8      	str	r0, [r7, #28]
   83264:	e00a      	b.n	8327c <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   83266:	4b08      	ldr	r3, [pc, #32]	; (83288 <xTimerGenericCommand+0x88>)
   83268:	681a      	ldr	r2, [r3, #0]
   8326a:	f107 0310 	add.w	r3, r7, #16
   8326e:	4610      	mov	r0, r2
   83270:	4619      	mov	r1, r3
   83272:	683a      	ldr	r2, [r7, #0]
   83274:	2300      	movs	r3, #0
   83276:	4c07      	ldr	r4, [pc, #28]	; (83294 <xTimerGenericCommand+0x94>)
   83278:	47a0      	blx	r4
   8327a:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   8327c:	69fb      	ldr	r3, [r7, #28]
}
   8327e:	4618      	mov	r0, r3
   83280:	3724      	adds	r7, #36	; 0x24
   83282:	46bd      	mov	sp, r7
   83284:	bd90      	pop	{r4, r7, pc}
   83286:	bf00      	nop
   83288:	2007a610 	.word	0x2007a610
   8328c:	00082f61 	.word	0x00082f61
   83290:	00081b51 	.word	0x00081b51
   83294:	00081d15 	.word	0x00081d15

00083298 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   83298:	b590      	push	{r4, r7, lr}
   8329a:	b087      	sub	sp, #28
   8329c:	af02      	add	r7, sp, #8
   8329e:	6078      	str	r0, [r7, #4]
   832a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   832a2:	4b18      	ldr	r3, [pc, #96]	; (83304 <prvProcessExpiredTimer+0x6c>)
   832a4:	681b      	ldr	r3, [r3, #0]
   832a6:	68db      	ldr	r3, [r3, #12]
   832a8:	68db      	ldr	r3, [r3, #12]
   832aa:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   832ac:	68fb      	ldr	r3, [r7, #12]
   832ae:	3304      	adds	r3, #4
   832b0:	4618      	mov	r0, r3
   832b2:	4b15      	ldr	r3, [pc, #84]	; (83308 <prvProcessExpiredTimer+0x70>)
   832b4:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   832b6:	68fb      	ldr	r3, [r7, #12]
   832b8:	69db      	ldr	r3, [r3, #28]
   832ba:	2b01      	cmp	r3, #1
   832bc:	d11b      	bne.n	832f6 <prvProcessExpiredTimer+0x5e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   832be:	68fb      	ldr	r3, [r7, #12]
   832c0:	699a      	ldr	r2, [r3, #24]
   832c2:	687b      	ldr	r3, [r7, #4]
   832c4:	4413      	add	r3, r2
   832c6:	68f8      	ldr	r0, [r7, #12]
   832c8:	4619      	mov	r1, r3
   832ca:	683a      	ldr	r2, [r7, #0]
   832cc:	687b      	ldr	r3, [r7, #4]
   832ce:	4c0f      	ldr	r4, [pc, #60]	; (8330c <prvProcessExpiredTimer+0x74>)
   832d0:	47a0      	blx	r4
   832d2:	4603      	mov	r3, r0
   832d4:	2b01      	cmp	r3, #1
   832d6:	d10e      	bne.n	832f6 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   832d8:	2300      	movs	r3, #0
   832da:	9300      	str	r3, [sp, #0]
   832dc:	68f8      	ldr	r0, [r7, #12]
   832de:	2100      	movs	r1, #0
   832e0:	687a      	ldr	r2, [r7, #4]
   832e2:	2300      	movs	r3, #0
   832e4:	4c0a      	ldr	r4, [pc, #40]	; (83310 <prvProcessExpiredTimer+0x78>)
   832e6:	47a0      	blx	r4
   832e8:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
   832ea:	68bb      	ldr	r3, [r7, #8]
   832ec:	2b00      	cmp	r3, #0
   832ee:	d102      	bne.n	832f6 <prvProcessExpiredTimer+0x5e>
   832f0:	4b08      	ldr	r3, [pc, #32]	; (83314 <prvProcessExpiredTimer+0x7c>)
   832f2:	4798      	blx	r3
   832f4:	e7fe      	b.n	832f4 <prvProcessExpiredTimer+0x5c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   832f6:	68fb      	ldr	r3, [r7, #12]
   832f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   832fa:	68f8      	ldr	r0, [r7, #12]
   832fc:	4798      	blx	r3
}
   832fe:	3714      	adds	r7, #20
   83300:	46bd      	mov	sp, r7
   83302:	bd90      	pop	{r4, r7, pc}
   83304:	2007a608 	.word	0x2007a608
   83308:	000812d1 	.word	0x000812d1
   8330c:	0008345d 	.word	0x0008345d
   83310:	00083201 	.word	0x00083201
   83314:	00081549 	.word	0x00081549

00083318 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   83318:	b580      	push	{r7, lr}
   8331a:	b084      	sub	sp, #16
   8331c:	af00      	add	r7, sp, #0
   8331e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   83320:	f107 0308 	add.w	r3, r7, #8
   83324:	4618      	mov	r0, r3
   83326:	4b05      	ldr	r3, [pc, #20]	; (8333c <prvTimerTask+0x24>)
   83328:	4798      	blx	r3
   8332a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   8332c:	68bb      	ldr	r3, [r7, #8]
   8332e:	68f8      	ldr	r0, [r7, #12]
   83330:	4619      	mov	r1, r3
   83332:	4b03      	ldr	r3, [pc, #12]	; (83340 <prvTimerTask+0x28>)
   83334:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   83336:	4b03      	ldr	r3, [pc, #12]	; (83344 <prvTimerTask+0x2c>)
   83338:	4798      	blx	r3
	}
   8333a:	e7f1      	b.n	83320 <prvTimerTask+0x8>
   8333c:	000833cd 	.word	0x000833cd
   83340:	00083349 	.word	0x00083349
   83344:	000834e5 	.word	0x000834e5

00083348 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
   83348:	b580      	push	{r7, lr}
   8334a:	b084      	sub	sp, #16
   8334c:	af00      	add	r7, sp, #0
   8334e:	6078      	str	r0, [r7, #4]
   83350:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   83352:	4b17      	ldr	r3, [pc, #92]	; (833b0 <prvProcessTimerOrBlockTask+0x68>)
   83354:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83356:	f107 0308 	add.w	r3, r7, #8
   8335a:	4618      	mov	r0, r3
   8335c:	4b15      	ldr	r3, [pc, #84]	; (833b4 <prvProcessTimerOrBlockTask+0x6c>)
   8335e:	4798      	blx	r3
   83360:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   83362:	68bb      	ldr	r3, [r7, #8]
   83364:	2b00      	cmp	r3, #0
   83366:	d11e      	bne.n	833a6 <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   83368:	683b      	ldr	r3, [r7, #0]
   8336a:	2b00      	cmp	r3, #0
   8336c:	d10a      	bne.n	83384 <prvProcessTimerOrBlockTask+0x3c>
   8336e:	687a      	ldr	r2, [r7, #4]
   83370:	68fb      	ldr	r3, [r7, #12]
   83372:	429a      	cmp	r2, r3
   83374:	d806      	bhi.n	83384 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
   83376:	4b10      	ldr	r3, [pc, #64]	; (833b8 <prvProcessTimerOrBlockTask+0x70>)
   83378:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   8337a:	6878      	ldr	r0, [r7, #4]
   8337c:	68f9      	ldr	r1, [r7, #12]
   8337e:	4b0f      	ldr	r3, [pc, #60]	; (833bc <prvProcessTimerOrBlockTask+0x74>)
   83380:	4798      	blx	r3
   83382:	e012      	b.n	833aa <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   83384:	4b0e      	ldr	r3, [pc, #56]	; (833c0 <prvProcessTimerOrBlockTask+0x78>)
   83386:	681a      	ldr	r2, [r3, #0]
   83388:	6879      	ldr	r1, [r7, #4]
   8338a:	68fb      	ldr	r3, [r7, #12]
   8338c:	1acb      	subs	r3, r1, r3
   8338e:	4610      	mov	r0, r2
   83390:	4619      	mov	r1, r3
   83392:	4b0c      	ldr	r3, [pc, #48]	; (833c4 <prvProcessTimerOrBlockTask+0x7c>)
   83394:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   83396:	4b08      	ldr	r3, [pc, #32]	; (833b8 <prvProcessTimerOrBlockTask+0x70>)
   83398:	4798      	blx	r3
   8339a:	4603      	mov	r3, r0
   8339c:	2b00      	cmp	r3, #0
   8339e:	d104      	bne.n	833aa <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   833a0:	4b09      	ldr	r3, [pc, #36]	; (833c8 <prvProcessTimerOrBlockTask+0x80>)
   833a2:	4798      	blx	r3
   833a4:	e001      	b.n	833aa <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   833a6:	4b04      	ldr	r3, [pc, #16]	; (833b8 <prvProcessTimerOrBlockTask+0x70>)
   833a8:	4798      	blx	r3
		}
	}
}
   833aa:	3710      	adds	r7, #16
   833ac:	46bd      	mov	sp, r7
   833ae:	bd80      	pop	{r7, pc}
   833b0:	00082585 	.word	0x00082585
   833b4:	00083415 	.word	0x00083415
   833b8:	000825a1 	.word	0x000825a1
   833bc:	00083299 	.word	0x00083299
   833c0:	2007a610 	.word	0x2007a610
   833c4:	0008231d 	.word	0x0008231d
   833c8:	000814ad 	.word	0x000814ad

000833cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   833cc:	b480      	push	{r7}
   833ce:	b085      	sub	sp, #20
   833d0:	af00      	add	r7, sp, #0
   833d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   833d4:	4b0e      	ldr	r3, [pc, #56]	; (83410 <prvGetNextExpireTime+0x44>)
   833d6:	681b      	ldr	r3, [r3, #0]
   833d8:	681b      	ldr	r3, [r3, #0]
   833da:	2b00      	cmp	r3, #0
   833dc:	bf14      	ite	ne
   833de:	2300      	movne	r3, #0
   833e0:	2301      	moveq	r3, #1
   833e2:	b2db      	uxtb	r3, r3
   833e4:	461a      	mov	r2, r3
   833e6:	687b      	ldr	r3, [r7, #4]
   833e8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   833ea:	687b      	ldr	r3, [r7, #4]
   833ec:	681b      	ldr	r3, [r3, #0]
   833ee:	2b00      	cmp	r3, #0
   833f0:	d105      	bne.n	833fe <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   833f2:	4b07      	ldr	r3, [pc, #28]	; (83410 <prvGetNextExpireTime+0x44>)
   833f4:	681b      	ldr	r3, [r3, #0]
   833f6:	68db      	ldr	r3, [r3, #12]
   833f8:	681b      	ldr	r3, [r3, #0]
   833fa:	60fb      	str	r3, [r7, #12]
   833fc:	e001      	b.n	83402 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   833fe:	2300      	movs	r3, #0
   83400:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   83402:	68fb      	ldr	r3, [r7, #12]
}
   83404:	4618      	mov	r0, r3
   83406:	3714      	adds	r7, #20
   83408:	46bd      	mov	sp, r7
   8340a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8340e:	4770      	bx	lr
   83410:	2007a608 	.word	0x2007a608

00083414 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   83414:	b580      	push	{r7, lr}
   83416:	b084      	sub	sp, #16
   83418:	af00      	add	r7, sp, #0
   8341a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   8341c:	4b0c      	ldr	r3, [pc, #48]	; (83450 <prvSampleTimeNow+0x3c>)
   8341e:	4798      	blx	r3
   83420:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
   83422:	4b0c      	ldr	r3, [pc, #48]	; (83454 <prvSampleTimeNow+0x40>)
   83424:	681b      	ldr	r3, [r3, #0]
   83426:	68fa      	ldr	r2, [r7, #12]
   83428:	429a      	cmp	r2, r3
   8342a:	d205      	bcs.n	83438 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
   8342c:	4b0a      	ldr	r3, [pc, #40]	; (83458 <prvSampleTimeNow+0x44>)
   8342e:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
   83430:	687b      	ldr	r3, [r7, #4]
   83432:	2201      	movs	r2, #1
   83434:	601a      	str	r2, [r3, #0]
   83436:	e002      	b.n	8343e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   83438:	687b      	ldr	r3, [r7, #4]
   8343a:	2200      	movs	r2, #0
   8343c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   8343e:	4b05      	ldr	r3, [pc, #20]	; (83454 <prvSampleTimeNow+0x40>)
   83440:	68fa      	ldr	r2, [r7, #12]
   83442:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   83444:	68fb      	ldr	r3, [r7, #12]
}
   83446:	4618      	mov	r0, r3
   83448:	3710      	adds	r7, #16
   8344a:	46bd      	mov	sp, r7
   8344c:	bd80      	pop	{r7, pc}
   8344e:	bf00      	nop
   83450:	000826c5 	.word	0x000826c5
   83454:	2007a614 	.word	0x2007a614
   83458:	00083611 	.word	0x00083611

0008345c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   8345c:	b580      	push	{r7, lr}
   8345e:	b086      	sub	sp, #24
   83460:	af00      	add	r7, sp, #0
   83462:	60f8      	str	r0, [r7, #12]
   83464:	60b9      	str	r1, [r7, #8]
   83466:	607a      	str	r2, [r7, #4]
   83468:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   8346a:	2300      	movs	r3, #0
   8346c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   8346e:	68fb      	ldr	r3, [r7, #12]
   83470:	68ba      	ldr	r2, [r7, #8]
   83472:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   83474:	68fb      	ldr	r3, [r7, #12]
   83476:	68fa      	ldr	r2, [r7, #12]
   83478:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   8347a:	68ba      	ldr	r2, [r7, #8]
   8347c:	687b      	ldr	r3, [r7, #4]
   8347e:	429a      	cmp	r2, r3
   83480:	d812      	bhi.n	834a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
   83482:	687a      	ldr	r2, [r7, #4]
   83484:	683b      	ldr	r3, [r7, #0]
   83486:	1ad2      	subs	r2, r2, r3
   83488:	68fb      	ldr	r3, [r7, #12]
   8348a:	699b      	ldr	r3, [r3, #24]
   8348c:	429a      	cmp	r2, r3
   8348e:	d302      	bcc.n	83496 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   83490:	2301      	movs	r3, #1
   83492:	617b      	str	r3, [r7, #20]
   83494:	e01b      	b.n	834ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   83496:	4b10      	ldr	r3, [pc, #64]	; (834d8 <prvInsertTimerInActiveList+0x7c>)
   83498:	681a      	ldr	r2, [r3, #0]
   8349a:	68fb      	ldr	r3, [r7, #12]
   8349c:	3304      	adds	r3, #4
   8349e:	4610      	mov	r0, r2
   834a0:	4619      	mov	r1, r3
   834a2:	4b0e      	ldr	r3, [pc, #56]	; (834dc <prvInsertTimerInActiveList+0x80>)
   834a4:	4798      	blx	r3
   834a6:	e012      	b.n	834ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   834a8:	687a      	ldr	r2, [r7, #4]
   834aa:	683b      	ldr	r3, [r7, #0]
   834ac:	429a      	cmp	r2, r3
   834ae:	d206      	bcs.n	834be <prvInsertTimerInActiveList+0x62>
   834b0:	68ba      	ldr	r2, [r7, #8]
   834b2:	683b      	ldr	r3, [r7, #0]
   834b4:	429a      	cmp	r2, r3
   834b6:	d302      	bcc.n	834be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   834b8:	2301      	movs	r3, #1
   834ba:	617b      	str	r3, [r7, #20]
   834bc:	e007      	b.n	834ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   834be:	4b08      	ldr	r3, [pc, #32]	; (834e0 <prvInsertTimerInActiveList+0x84>)
   834c0:	681a      	ldr	r2, [r3, #0]
   834c2:	68fb      	ldr	r3, [r7, #12]
   834c4:	3304      	adds	r3, #4
   834c6:	4610      	mov	r0, r2
   834c8:	4619      	mov	r1, r3
   834ca:	4b04      	ldr	r3, [pc, #16]	; (834dc <prvInsertTimerInActiveList+0x80>)
   834cc:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
   834ce:	697b      	ldr	r3, [r7, #20]
}
   834d0:	4618      	mov	r0, r3
   834d2:	3718      	adds	r7, #24
   834d4:	46bd      	mov	sp, r7
   834d6:	bd80      	pop	{r7, pc}
   834d8:	2007a60c 	.word	0x2007a60c
   834dc:	00081261 	.word	0x00081261
   834e0:	2007a608 	.word	0x2007a608

000834e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   834e4:	b590      	push	{r4, r7, lr}
   834e6:	b08b      	sub	sp, #44	; 0x2c
   834e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   834ea:	e070      	b.n	835ce <prvProcessReceivedCommands+0xea>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   834ec:	68bb      	ldr	r3, [r7, #8]
   834ee:	2b00      	cmp	r3, #0
   834f0:	db6d      	blt.n	835ce <prvProcessReceivedCommands+0xea>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   834f2:	693b      	ldr	r3, [r7, #16]
   834f4:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   834f6:	69fb      	ldr	r3, [r7, #28]
   834f8:	695b      	ldr	r3, [r3, #20]
   834fa:	2b00      	cmp	r3, #0
   834fc:	d004      	beq.n	83508 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   834fe:	69fb      	ldr	r3, [r7, #28]
   83500:	3304      	adds	r3, #4
   83502:	4618      	mov	r0, r3
   83504:	4b3a      	ldr	r3, [pc, #232]	; (835f0 <prvProcessReceivedCommands+0x10c>)
   83506:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83508:	1d3b      	adds	r3, r7, #4
   8350a:	4618      	mov	r0, r3
   8350c:	4b39      	ldr	r3, [pc, #228]	; (835f4 <prvProcessReceivedCommands+0x110>)
   8350e:	4798      	blx	r3
   83510:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
   83512:	68bb      	ldr	r3, [r7, #8]
   83514:	2b09      	cmp	r3, #9
   83516:	d859      	bhi.n	835cc <prvProcessReceivedCommands+0xe8>
   83518:	a201      	add	r2, pc, #4	; (adr r2, 83520 <prvProcessReceivedCommands+0x3c>)
   8351a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8351e:	bf00      	nop
   83520:	00083549 	.word	0x00083549
   83524:	00083549 	.word	0x00083549
   83528:	00083549 	.word	0x00083549
   8352c:	000835cd 	.word	0x000835cd
   83530:	0008359b 	.word	0x0008359b
   83534:	000835c5 	.word	0x000835c5
   83538:	00083549 	.word	0x00083549
   8353c:	00083549 	.word	0x00083549
   83540:	000835cd 	.word	0x000835cd
   83544:	0008359b 	.word	0x0008359b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
   83548:	68fa      	ldr	r2, [r7, #12]
   8354a:	69fb      	ldr	r3, [r7, #28]
   8354c:	699b      	ldr	r3, [r3, #24]
   8354e:	441a      	add	r2, r3
   83550:	68fb      	ldr	r3, [r7, #12]
   83552:	69f8      	ldr	r0, [r7, #28]
   83554:	4611      	mov	r1, r2
   83556:	69ba      	ldr	r2, [r7, #24]
   83558:	4c27      	ldr	r4, [pc, #156]	; (835f8 <prvProcessReceivedCommands+0x114>)
   8355a:	47a0      	blx	r4
   8355c:	4603      	mov	r3, r0
   8355e:	2b01      	cmp	r3, #1
   83560:	d11a      	bne.n	83598 <prvProcessReceivedCommands+0xb4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   83562:	69fb      	ldr	r3, [r7, #28]
   83564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83566:	69f8      	ldr	r0, [r7, #28]
   83568:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   8356a:	69fb      	ldr	r3, [r7, #28]
   8356c:	69db      	ldr	r3, [r3, #28]
   8356e:	2b01      	cmp	r3, #1
   83570:	d112      	bne.n	83598 <prvProcessReceivedCommands+0xb4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   83572:	68fa      	ldr	r2, [r7, #12]
   83574:	69fb      	ldr	r3, [r7, #28]
   83576:	699b      	ldr	r3, [r3, #24]
   83578:	4413      	add	r3, r2
   8357a:	2200      	movs	r2, #0
   8357c:	9200      	str	r2, [sp, #0]
   8357e:	69f8      	ldr	r0, [r7, #28]
   83580:	2100      	movs	r1, #0
   83582:	461a      	mov	r2, r3
   83584:	2300      	movs	r3, #0
   83586:	4c1d      	ldr	r4, [pc, #116]	; (835fc <prvProcessReceivedCommands+0x118>)
   83588:	47a0      	blx	r4
   8358a:	6178      	str	r0, [r7, #20]
							configASSERT( xResult );
   8358c:	697b      	ldr	r3, [r7, #20]
   8358e:	2b00      	cmp	r3, #0
   83590:	d102      	bne.n	83598 <prvProcessReceivedCommands+0xb4>
   83592:	4b1b      	ldr	r3, [pc, #108]	; (83600 <prvProcessReceivedCommands+0x11c>)
   83594:	4798      	blx	r3
   83596:	e7fe      	b.n	83596 <prvProcessReceivedCommands+0xb2>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   83598:	e019      	b.n	835ce <prvProcessReceivedCommands+0xea>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   8359a:	68fa      	ldr	r2, [r7, #12]
   8359c:	69fb      	ldr	r3, [r7, #28]
   8359e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   835a0:	69fb      	ldr	r3, [r7, #28]
   835a2:	699b      	ldr	r3, [r3, #24]
   835a4:	2b00      	cmp	r3, #0
   835a6:	d102      	bne.n	835ae <prvProcessReceivedCommands+0xca>
   835a8:	4b15      	ldr	r3, [pc, #84]	; (83600 <prvProcessReceivedCommands+0x11c>)
   835aa:	4798      	blx	r3
   835ac:	e7fe      	b.n	835ac <prvProcessReceivedCommands+0xc8>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   835ae:	69fb      	ldr	r3, [r7, #28]
   835b0:	699a      	ldr	r2, [r3, #24]
   835b2:	69bb      	ldr	r3, [r7, #24]
   835b4:	4413      	add	r3, r2
   835b6:	69f8      	ldr	r0, [r7, #28]
   835b8:	4619      	mov	r1, r3
   835ba:	69ba      	ldr	r2, [r7, #24]
   835bc:	69bb      	ldr	r3, [r7, #24]
   835be:	4c0e      	ldr	r4, [pc, #56]	; (835f8 <prvProcessReceivedCommands+0x114>)
   835c0:	47a0      	blx	r4
					break;
   835c2:	e004      	b.n	835ce <prvProcessReceivedCommands+0xea>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
   835c4:	69f8      	ldr	r0, [r7, #28]
   835c6:	4b0f      	ldr	r3, [pc, #60]	; (83604 <prvProcessReceivedCommands+0x120>)
   835c8:	4798      	blx	r3
					break;
   835ca:	e000      	b.n	835ce <prvProcessReceivedCommands+0xea>

				default	:
					/* Don't expect to get here. */
					break;
   835cc:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   835ce:	4b0e      	ldr	r3, [pc, #56]	; (83608 <prvProcessReceivedCommands+0x124>)
   835d0:	681a      	ldr	r2, [r3, #0]
   835d2:	f107 0308 	add.w	r3, r7, #8
   835d6:	4610      	mov	r0, r2
   835d8:	4619      	mov	r1, r3
   835da:	2200      	movs	r2, #0
   835dc:	2300      	movs	r3, #0
   835de:	4c0b      	ldr	r4, [pc, #44]	; (8360c <prvProcessReceivedCommands+0x128>)
   835e0:	47a0      	blx	r4
   835e2:	4603      	mov	r3, r0
   835e4:	2b00      	cmp	r3, #0
   835e6:	d181      	bne.n	834ec <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   835e8:	3724      	adds	r7, #36	; 0x24
   835ea:	46bd      	mov	sp, r7
   835ec:	bd90      	pop	{r4, r7, pc}
   835ee:	bf00      	nop
   835f0:	000812d1 	.word	0x000812d1
   835f4:	00083415 	.word	0x00083415
   835f8:	0008345d 	.word	0x0008345d
   835fc:	00083201 	.word	0x00083201
   83600:	00081549 	.word	0x00081549
   83604:	000817e5 	.word	0x000817e5
   83608:	2007a610 	.word	0x2007a610
   8360c:	00081e11 	.word	0x00081e11

00083610 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   83610:	b590      	push	{r4, r7, lr}
   83612:	b089      	sub	sp, #36	; 0x24
   83614:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   83616:	e03d      	b.n	83694 <prvSwitchTimerLists+0x84>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   83618:	4b27      	ldr	r3, [pc, #156]	; (836b8 <prvSwitchTimerLists+0xa8>)
   8361a:	681b      	ldr	r3, [r3, #0]
   8361c:	68db      	ldr	r3, [r3, #12]
   8361e:	681b      	ldr	r3, [r3, #0]
   83620:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   83622:	4b25      	ldr	r3, [pc, #148]	; (836b8 <prvSwitchTimerLists+0xa8>)
   83624:	681b      	ldr	r3, [r3, #0]
   83626:	68db      	ldr	r3, [r3, #12]
   83628:	68db      	ldr	r3, [r3, #12]
   8362a:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   8362c:	693b      	ldr	r3, [r7, #16]
   8362e:	3304      	adds	r3, #4
   83630:	4618      	mov	r0, r3
   83632:	4b22      	ldr	r3, [pc, #136]	; (836bc <prvSwitchTimerLists+0xac>)
   83634:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   83636:	693b      	ldr	r3, [r7, #16]
   83638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8363a:	6938      	ldr	r0, [r7, #16]
   8363c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   8363e:	693b      	ldr	r3, [r7, #16]
   83640:	69db      	ldr	r3, [r3, #28]
   83642:	2b01      	cmp	r3, #1
   83644:	d126      	bne.n	83694 <prvSwitchTimerLists+0x84>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   83646:	693b      	ldr	r3, [r7, #16]
   83648:	699a      	ldr	r2, [r3, #24]
   8364a:	697b      	ldr	r3, [r7, #20]
   8364c:	4413      	add	r3, r2
   8364e:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
   83650:	68fa      	ldr	r2, [r7, #12]
   83652:	697b      	ldr	r3, [r7, #20]
   83654:	429a      	cmp	r2, r3
   83656:	d90e      	bls.n	83676 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   83658:	693b      	ldr	r3, [r7, #16]
   8365a:	68fa      	ldr	r2, [r7, #12]
   8365c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   8365e:	693b      	ldr	r3, [r7, #16]
   83660:	693a      	ldr	r2, [r7, #16]
   83662:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   83664:	4b14      	ldr	r3, [pc, #80]	; (836b8 <prvSwitchTimerLists+0xa8>)
   83666:	681a      	ldr	r2, [r3, #0]
   83668:	693b      	ldr	r3, [r7, #16]
   8366a:	3304      	adds	r3, #4
   8366c:	4610      	mov	r0, r2
   8366e:	4619      	mov	r1, r3
   83670:	4b13      	ldr	r3, [pc, #76]	; (836c0 <prvSwitchTimerLists+0xb0>)
   83672:	4798      	blx	r3
   83674:	e00e      	b.n	83694 <prvSwitchTimerLists+0x84>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   83676:	2300      	movs	r3, #0
   83678:	9300      	str	r3, [sp, #0]
   8367a:	6938      	ldr	r0, [r7, #16]
   8367c:	2100      	movs	r1, #0
   8367e:	697a      	ldr	r2, [r7, #20]
   83680:	2300      	movs	r3, #0
   83682:	4c10      	ldr	r4, [pc, #64]	; (836c4 <prvSwitchTimerLists+0xb4>)
   83684:	47a0      	blx	r4
   83686:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
   83688:	68bb      	ldr	r3, [r7, #8]
   8368a:	2b00      	cmp	r3, #0
   8368c:	d102      	bne.n	83694 <prvSwitchTimerLists+0x84>
   8368e:	4b0e      	ldr	r3, [pc, #56]	; (836c8 <prvSwitchTimerLists+0xb8>)
   83690:	4798      	blx	r3
   83692:	e7fe      	b.n	83692 <prvSwitchTimerLists+0x82>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   83694:	4b08      	ldr	r3, [pc, #32]	; (836b8 <prvSwitchTimerLists+0xa8>)
   83696:	681b      	ldr	r3, [r3, #0]
   83698:	681b      	ldr	r3, [r3, #0]
   8369a:	2b00      	cmp	r3, #0
   8369c:	d1bc      	bne.n	83618 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   8369e:	4b06      	ldr	r3, [pc, #24]	; (836b8 <prvSwitchTimerLists+0xa8>)
   836a0:	681b      	ldr	r3, [r3, #0]
   836a2:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
   836a4:	4b09      	ldr	r3, [pc, #36]	; (836cc <prvSwitchTimerLists+0xbc>)
   836a6:	681a      	ldr	r2, [r3, #0]
   836a8:	4b03      	ldr	r3, [pc, #12]	; (836b8 <prvSwitchTimerLists+0xa8>)
   836aa:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   836ac:	4b07      	ldr	r3, [pc, #28]	; (836cc <prvSwitchTimerLists+0xbc>)
   836ae:	687a      	ldr	r2, [r7, #4]
   836b0:	601a      	str	r2, [r3, #0]
}
   836b2:	371c      	adds	r7, #28
   836b4:	46bd      	mov	sp, r7
   836b6:	bd90      	pop	{r4, r7, pc}
   836b8:	2007a608 	.word	0x2007a608
   836bc:	000812d1 	.word	0x000812d1
   836c0:	00081261 	.word	0x00081261
   836c4:	00083201 	.word	0x00083201
   836c8:	00081549 	.word	0x00081549
   836cc:	2007a60c 	.word	0x2007a60c

000836d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   836d0:	b580      	push	{r7, lr}
   836d2:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   836d4:	4b11      	ldr	r3, [pc, #68]	; (8371c <prvCheckForValidListAndQueue+0x4c>)
   836d6:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   836d8:	4b11      	ldr	r3, [pc, #68]	; (83720 <prvCheckForValidListAndQueue+0x50>)
   836da:	681b      	ldr	r3, [r3, #0]
   836dc:	2b00      	cmp	r3, #0
   836de:	d11a      	bne.n	83716 <prvCheckForValidListAndQueue+0x46>
		{
			vListInitialise( &xActiveTimerList1 );
   836e0:	4810      	ldr	r0, [pc, #64]	; (83724 <prvCheckForValidListAndQueue+0x54>)
   836e2:	4b11      	ldr	r3, [pc, #68]	; (83728 <prvCheckForValidListAndQueue+0x58>)
   836e4:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
   836e6:	4811      	ldr	r0, [pc, #68]	; (8372c <prvCheckForValidListAndQueue+0x5c>)
   836e8:	4b0f      	ldr	r3, [pc, #60]	; (83728 <prvCheckForValidListAndQueue+0x58>)
   836ea:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
   836ec:	4b10      	ldr	r3, [pc, #64]	; (83730 <prvCheckForValidListAndQueue+0x60>)
   836ee:	4a0d      	ldr	r2, [pc, #52]	; (83724 <prvCheckForValidListAndQueue+0x54>)
   836f0:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   836f2:	4b10      	ldr	r3, [pc, #64]	; (83734 <prvCheckForValidListAndQueue+0x64>)
   836f4:	4a0d      	ldr	r2, [pc, #52]	; (8372c <prvCheckForValidListAndQueue+0x5c>)
   836f6:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   836f8:	2005      	movs	r0, #5
   836fa:	210c      	movs	r1, #12
   836fc:	2200      	movs	r2, #0
   836fe:	4b0e      	ldr	r3, [pc, #56]	; (83738 <prvCheckForValidListAndQueue+0x68>)
   83700:	4798      	blx	r3
   83702:	4602      	mov	r2, r0
   83704:	4b06      	ldr	r3, [pc, #24]	; (83720 <prvCheckForValidListAndQueue+0x50>)
   83706:	601a      	str	r2, [r3, #0]
			configASSERT( xTimerQueue );
   83708:	4b05      	ldr	r3, [pc, #20]	; (83720 <prvCheckForValidListAndQueue+0x50>)
   8370a:	681b      	ldr	r3, [r3, #0]
   8370c:	2b00      	cmp	r3, #0
   8370e:	d102      	bne.n	83716 <prvCheckForValidListAndQueue+0x46>
   83710:	4b0a      	ldr	r3, [pc, #40]	; (8373c <prvCheckForValidListAndQueue+0x6c>)
   83712:	4798      	blx	r3
   83714:	e7fe      	b.n	83714 <prvCheckForValidListAndQueue+0x44>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   83716:	4b0a      	ldr	r3, [pc, #40]	; (83740 <prvCheckForValidListAndQueue+0x70>)
   83718:	4798      	blx	r3
}
   8371a:	bd80      	pop	{r7, pc}
   8371c:	000814cd 	.word	0x000814cd
   83720:	2007a610 	.word	0x2007a610
   83724:	2007a5e0 	.word	0x2007a5e0
   83728:	000811c1 	.word	0x000811c1
   8372c:	2007a5f4 	.word	0x2007a5f4
   83730:	2007a608 	.word	0x2007a608
   83734:	2007a60c 	.word	0x2007a60c
   83738:	00081ac5 	.word	0x00081ac5
   8373c:	00081549 	.word	0x00081549
   83740:	00081511 	.word	0x00081511

00083744 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
   83744:	b480      	push	{r7}
   83746:	b085      	sub	sp, #20
   83748:	af00      	add	r7, sp, #0
   8374a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
   8374c:	687b      	ldr	r3, [r7, #4]
   8374e:	f003 0307 	and.w	r3, r3, #7
   83752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
   83754:	4b0c      	ldr	r3, [pc, #48]	; (83788 <NVIC_SetPriorityGrouping+0x44>)
   83756:	68db      	ldr	r3, [r3, #12]
   83758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
   8375a:	68ba      	ldr	r2, [r7, #8]
   8375c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
   83760:	4013      	ands	r3, r2
   83762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
   83764:	68fb      	ldr	r3, [r7, #12]
   83766:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
   83768:	68bb      	ldr	r3, [r7, #8]
   8376a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
   8376c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   83770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   83774:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
   83776:	4b04      	ldr	r3, [pc, #16]	; (83788 <NVIC_SetPriorityGrouping+0x44>)
   83778:	68ba      	ldr	r2, [r7, #8]
   8377a:	60da      	str	r2, [r3, #12]
}
   8377c:	3714      	adds	r7, #20
   8377e:	46bd      	mov	sp, r7
   83780:	f85d 7b04 	ldr.w	r7, [sp], #4
   83784:	4770      	bx	lr
   83786:	bf00      	nop
   83788:	e000ed00 	.word	0xe000ed00

0008378c <main>:

/* See the documentation page for this demo on the FreeRTOS.org web site for
full information - including hardware setup requirements. */

int main( void )
{
   8378c:	b580      	push	{r7, lr}
   8378e:	af00      	add	r7, sp, #0
	prvSetupHardware();
   83790:	4b04      	ldr	r3, [pc, #16]	; (837a4 <main+0x18>)
   83792:	4798      	blx	r3
	of this file. */
	#if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1
	{
// 		vParTestToggleLED(0);
//		vParTestToggleLED(1);
		gpio_toggle_pin(LED2_GPIO);		//Detects if the pin corresponding to LED0 has been set? (look at pin sections)
   83794:	2056      	movs	r0, #86	; 0x56
   83796:	4b04      	ldr	r3, [pc, #16]	; (837a8 <main+0x1c>)
   83798:	4798      	blx	r3
				
		my_blink();
   8379a:	4b04      	ldr	r3, [pc, #16]	; (837ac <main+0x20>)
   8379c:	4798      	blx	r3
	{
		main_full();
	}
	#endif

	return 0;
   8379e:	2300      	movs	r3, #0
}
   837a0:	4618      	mov	r0, r3
   837a2:	bd80      	pop	{r7, pc}
   837a4:	000837b1 	.word	0x000837b1
   837a8:	00080895 	.word	0x00080895
   837ac:	00083825 	.word	0x00083825

000837b0 <prvSetupHardware>:
/*-----------------------------------------------------------*/

static void prvSetupHardware( void )
{
   837b0:	b580      	push	{r7, lr}
   837b2:	af00      	add	r7, sp, #0
extern void SystemCoreClockUpdate( void );

	/* ASF function to setup clocking. */
	sysclk_init();
   837b4:	4b04      	ldr	r3, [pc, #16]	; (837c8 <prvSetupHardware+0x18>)
   837b6:	4798      	blx	r3

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping( 0 );
   837b8:	2000      	movs	r0, #0
   837ba:	4b04      	ldr	r3, [pc, #16]	; (837cc <prvSetupHardware+0x1c>)
   837bc:	4798      	blx	r3

	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();
   837be:	4b04      	ldr	r3, [pc, #16]	; (837d0 <prvSetupHardware+0x20>)
   837c0:	4798      	blx	r3

	/* Perform any configuration necessary to use the ParTest LED output
	functions. */
	vParTestInitialise();
   837c2:	4b04      	ldr	r3, [pc, #16]	; (837d4 <prvSetupHardware+0x24>)
   837c4:	4798      	blx	r3
}
   837c6:	bd80      	pop	{r7, pc}
   837c8:	00080431 	.word	0x00080431
   837cc:	00083745 	.word	0x00083745
   837d0:	00080585 	.word	0x00080585
   837d4:	000838d5 	.word	0x000838d5

000837d8 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
   837d8:	b580      	push	{r7, lr}
   837da:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
   837dc:	4b01      	ldr	r3, [pc, #4]	; (837e4 <vApplicationMallocFailedHook+0xc>)
   837de:	4798      	blx	r3
	for( ;; );
   837e0:	e7fe      	b.n	837e0 <vApplicationMallocFailedHook+0x8>
   837e2:	bf00      	nop
   837e4:	00081549 	.word	0x00081549

000837e8 <vApplicationStackOverflowHook>:
	memory allocated by the kernel to any task that has since been deleted. */
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
   837e8:	b580      	push	{r7, lr}
   837ea:	b082      	sub	sp, #8
   837ec:	af00      	add	r7, sp, #0
   837ee:	6078      	str	r0, [r7, #4]
   837f0:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
   837f2:	4b01      	ldr	r3, [pc, #4]	; (837f8 <vApplicationStackOverflowHook+0x10>)
   837f4:	4798      	blx	r3
	for( ;; );
   837f6:	e7fe      	b.n	837f6 <vApplicationStackOverflowHook+0xe>
   837f8:	00081549 	.word	0x00081549

000837fc <WDT_Handler>:
/*-----------------------------------------------------------*/

/*---------------CUSTOM INTERRUPT HANDLERS-------------------*/

void WDT_Handler(void)
{
   837fc:	b580      	push	{r7, lr}
   837fe:	af00      	add	r7, sp, #0
	/* Clear status bit to acknowledge interrupt by dummy read. */
	wdt_get_status(WDT);
   83800:	4804      	ldr	r0, [pc, #16]	; (83814 <WDT_Handler+0x18>)
   83802:	4b05      	ldr	r3, [pc, #20]	; (83818 <WDT_Handler+0x1c>)
   83804:	4798      	blx	r3
	gpio_toggle_pin(LED1_GPIO);
   83806:	2055      	movs	r0, #85	; 0x55
   83808:	4b04      	ldr	r3, [pc, #16]	; (8381c <WDT_Handler+0x20>)
   8380a:	4798      	blx	r3
	/* Restart the WDT counter. */
	wdt_restart(WDT);
   8380c:	4801      	ldr	r0, [pc, #4]	; (83814 <WDT_Handler+0x18>)
   8380e:	4b04      	ldr	r3, [pc, #16]	; (83820 <WDT_Handler+0x24>)
   83810:	4798      	blx	r3
}
   83812:	bd80      	pop	{r7, pc}
   83814:	400e1a50 	.word	0x400e1a50
   83818:	00080ed9 	.word	0x00080ed9
   8381c:	00080895 	.word	0x00080895
   83820:	00080eb1 	.word	0x00080eb1

00083824 <my_blink>:
//static QueueHandle_t xQueue1 = NULL;
//static QueueHandle_t xQueue2 = NULL;


void my_blink( void )
{
   83824:	b590      	push	{r4, r7, lr}
   83826:	b085      	sub	sp, #20
   83828:	af04      	add	r7, sp, #16
		//xQueue1 = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );		// Create Queue1
		//xQueue2 = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );		// Create Queue2
		
		/* Start the two tasks as described in the comments at the top of this
		file. */
		xTaskCreate( prvTurnOnTask,					/* The function that implements the task. */
   8382a:	2301      	movs	r3, #1
   8382c:	9300      	str	r3, [sp, #0]
   8382e:	2300      	movs	r3, #0
   83830:	9301      	str	r3, [sp, #4]
   83832:	2300      	movs	r3, #0
   83834:	9302      	str	r3, [sp, #8]
   83836:	2300      	movs	r3, #0
   83838:	9303      	str	r3, [sp, #12]
   8383a:	480c      	ldr	r0, [pc, #48]	; (8386c <my_blink+0x48>)
   8383c:	490c      	ldr	r1, [pc, #48]	; (83870 <my_blink+0x4c>)
   8383e:	2282      	movs	r2, #130	; 0x82
   83840:	f241 2334 	movw	r3, #4660	; 0x1234
   83844:	4c0b      	ldr	r4, [pc, #44]	; (83874 <my_blink+0x50>)
   83846:	47a0      	blx	r4
					configMINIMAL_STACK_SIZE, 				/* The size of the stack to allocate to the task. */
					( void * ) TurnOn_PARAMETER, /* The parameter passed to the task - just to check the functionality. */
					TurnOn_TASK_PRIORITY, 		/* The priority assigned to the task. */
					NULL );									/* The task handle is not required, so NULL is passed. */

		xTaskCreate( prvTurnOffTask, 
   83848:	2301      	movs	r3, #1
   8384a:	9300      	str	r3, [sp, #0]
   8384c:	2300      	movs	r3, #0
   8384e:	9301      	str	r3, [sp, #4]
   83850:	2300      	movs	r3, #0
   83852:	9302      	str	r3, [sp, #8]
   83854:	2300      	movs	r3, #0
   83856:	9303      	str	r3, [sp, #12]
   83858:	4807      	ldr	r0, [pc, #28]	; (83878 <my_blink+0x54>)
   8385a:	4908      	ldr	r1, [pc, #32]	; (8387c <my_blink+0x58>)
   8385c:	2282      	movs	r2, #130	; 0x82
   8385e:	f245 6378 	movw	r3, #22136	; 0x5678
   83862:	4c04      	ldr	r4, [pc, #16]	; (83874 <my_blink+0x50>)
   83864:	47a0      	blx	r4
					 ( void * ) TurnOff_PARAMETER, 
					 TurnOn_TASK_PRIORITY, 
					 NULL );
					 
		/* Start the tasks and timer running. */
		vTaskStartScheduler();
   83866:	4b06      	ldr	r3, [pc, #24]	; (83880 <my_blink+0x5c>)
   83868:	4798      	blx	r3
	/* If all is well, the scheduler will now be running, and the following
	line will never be reached.  If the following line does execute, then
	there was insufficient FreeRTOS heap memory available for the idle and/or
	timer tasks	to be created.  See the memory management section on the
	FreeRTOS web site for more details. */
	for( ;; );
   8386a:	e7fe      	b.n	8386a <my_blink+0x46>
   8386c:	00083885 	.word	0x00083885
   83870:	00083db0 	.word	0x00083db0
   83874:	00082385 	.word	0x00082385
   83878:	000838ad 	.word	0x000838ad
   8387c:	00083db4 	.word	0x00083db4
   83880:	00082505 	.word	0x00082505

00083884 <prvTurnOnTask>:
}
/*-----------------------------------------------------------*/

static void prvTurnOnTask( void *pvParameters )
{
   83884:	b580      	push	{r7, lr}
   83886:	b082      	sub	sp, #8
   83888:	af00      	add	r7, sp, #0
   8388a:	6078      	str	r0, [r7, #4]
	//const unsigned long send_int = 100UL;	// Send  = '1'
	//unsigned long led_flag = 100UL;
	//const TickType_t  del = 3;
	
	// Check the task parameter is as expected. 
	configASSERT( ( ( unsigned long ) pvParameters ) == TurnOn_PARAMETER );
   8388c:	687a      	ldr	r2, [r7, #4]
   8388e:	f241 2334 	movw	r3, #4660	; 0x1234
   83892:	429a      	cmp	r2, r3
   83894:	d002      	beq.n	8389c <prvTurnOnTask+0x18>
   83896:	4b03      	ldr	r3, [pc, #12]	; (838a4 <prvTurnOnTask+0x20>)
   83898:	4798      	blx	r3
   8389a:	e7fe      	b.n	8389a <prvTurnOnTask+0x16>
				//vParTestToggleLED( 0 );
				//vTaskDelay(del);
			//}
			//
		//xQueueReceive( xQueue1, &led_flag, portMAX_DELAY );
		gpio_set_pin_high(LED3_GPIO);
   8389c:	2057      	movs	r0, #87	; 0x57
   8389e:	4b02      	ldr	r3, [pc, #8]	; (838a8 <prvTurnOnTask+0x24>)
   838a0:	4798      	blx	r3
	}
   838a2:	e7fb      	b.n	8389c <prvTurnOnTask+0x18>
   838a4:	00081549 	.word	0x00081549
   838a8:	0008082d 	.word	0x0008082d

000838ac <prvTurnOffTask>:
}
/*-----------------------------------------------------------*/

static void prvTurnOffTask( void *pvParameters )
{
   838ac:	b580      	push	{r7, lr}
   838ae:	b082      	sub	sp, #8
   838b0:	af00      	add	r7, sp, #0
   838b2:	6078      	str	r0, [r7, #4]
	//const unsigned long send_int = 100UL;	// Send  = '1'
	//unsigned long led_flag = 0UL;
	//const TickType_t  del = 3;
	
	// Check the task parameter is as expected. 
	configASSERT( ( ( unsigned long ) pvParameters ) == TurnOff_PARAMETER );
   838b4:	687a      	ldr	r2, [r7, #4]
   838b6:	f245 6378 	movw	r3, #22136	; 0x5678
   838ba:	429a      	cmp	r2, r3
   838bc:	d002      	beq.n	838c4 <prvTurnOffTask+0x18>
   838be:	4b03      	ldr	r3, [pc, #12]	; (838cc <prvTurnOffTask+0x20>)
   838c0:	4798      	blx	r3
   838c2:	e7fe      	b.n	838c2 <prvTurnOffTask+0x16>
				//vParTestToggleLED( 0 );
			//}
			//
		//}
		//xQueueReceive( xQueue2, &led_flag, portMAX_DELAY );
		gpio_set_pin_low(LED3_GPIO);
   838c4:	2057      	movs	r0, #87	; 0x57
   838c6:	4b02      	ldr	r3, [pc, #8]	; (838d0 <prvTurnOffTask+0x24>)
   838c8:	4798      	blx	r3
	}
   838ca:	e7fb      	b.n	838c4 <prvTurnOffTask+0x18>
   838cc:	00081549 	.word	0x00081549
   838d0:	00080861 	.word	0x00080861

000838d4 <vParTestInitialise>:
static const uint32_t ulLED[] = { LED2_GPIO, LED0_GPIO, LED1_GPIO };

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
   838d4:	b580      	push	{r7, lr}
   838d6:	b082      	sub	sp, #8
   838d8:	af00      	add	r7, sp, #0
unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   838da:	2300      	movs	r3, #0
   838dc:	607b      	str	r3, [r7, #4]
   838de:	e00f      	b.n	83900 <vParTestInitialise+0x2c>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
   838e0:	4b0a      	ldr	r3, [pc, #40]	; (8390c <vParTestInitialise+0x38>)
   838e2:	687a      	ldr	r2, [r7, #4]
   838e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   838e8:	4618      	mov	r0, r3
   838ea:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   838ee:	4b08      	ldr	r3, [pc, #32]	; (83910 <vParTestInitialise+0x3c>)
   838f0:	4798      	blx	r3
		vParTestSetLED( ul, pdFALSE );
   838f2:	6878      	ldr	r0, [r7, #4]
   838f4:	2100      	movs	r1, #0
   838f6:	4b07      	ldr	r3, [pc, #28]	; (83914 <vParTestInitialise+0x40>)
   838f8:	4798      	blx	r3

void vParTestInitialise( void )
{
unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   838fa:	687b      	ldr	r3, [r7, #4]
   838fc:	3301      	adds	r3, #1
   838fe:	607b      	str	r3, [r7, #4]
   83900:	687b      	ldr	r3, [r7, #4]
   83902:	2b02      	cmp	r3, #2
   83904:	d9ec      	bls.n	838e0 <vParTestInitialise+0xc>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
		vParTestSetLED( ul, pdFALSE );
	}
}
   83906:	3708      	adds	r7, #8
   83908:	46bd      	mov	sp, r7
   8390a:	bd80      	pop	{r7, pc}
   8390c:	00083db8 	.word	0x00083db8
   83910:	000808f5 	.word	0x000808f5
   83914:	00083919 	.word	0x00083919

00083918 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
   83918:	b580      	push	{r7, lr}
   8391a:	b082      	sub	sp, #8
   8391c:	af00      	add	r7, sp, #0
   8391e:	6078      	str	r0, [r7, #4]
   83920:	6039      	str	r1, [r7, #0]
	if( uxLED < partestNUM_LEDS )
   83922:	687b      	ldr	r3, [r7, #4]
   83924:	2b02      	cmp	r3, #2
   83926:	d823      	bhi.n	83970 <vParTestSetLED+0x58>
	{
		if( uxLED == partstsINVERTED_LED )
   83928:	687b      	ldr	r3, [r7, #4]
   8392a:	2b00      	cmp	r3, #0
   8392c:	d106      	bne.n	8393c <vParTestSetLED+0x24>
		{
			xValue = !xValue;
   8392e:	683b      	ldr	r3, [r7, #0]
   83930:	2b00      	cmp	r3, #0
   83932:	bf14      	ite	ne
   83934:	2300      	movne	r3, #0
   83936:	2301      	moveq	r3, #1
   83938:	b2db      	uxtb	r3, r3
   8393a:	603b      	str	r3, [r7, #0]
		}

		if( xValue != pdFALSE )
   8393c:	683b      	ldr	r3, [r7, #0]
   8393e:	2b00      	cmp	r3, #0
   83940:	d00b      	beq.n	8395a <vParTestSetLED+0x42>
		{
			/* Turn the LED on. */
			taskENTER_CRITICAL();
   83942:	4b0d      	ldr	r3, [pc, #52]	; (83978 <vParTestSetLED+0x60>)
   83944:	4798      	blx	r3
			{
				gpio_set_pin_low( ulLED[ uxLED ]);
   83946:	4b0d      	ldr	r3, [pc, #52]	; (8397c <vParTestSetLED+0x64>)
   83948:	687a      	ldr	r2, [r7, #4]
   8394a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8394e:	4618      	mov	r0, r3
   83950:	4b0b      	ldr	r3, [pc, #44]	; (83980 <vParTestSetLED+0x68>)
   83952:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   83954:	4b0b      	ldr	r3, [pc, #44]	; (83984 <vParTestSetLED+0x6c>)
   83956:	4798      	blx	r3
   83958:	e00a      	b.n	83970 <vParTestSetLED+0x58>
		}
		else
		{
			/* Turn the LED off. */
			taskENTER_CRITICAL();
   8395a:	4b07      	ldr	r3, [pc, #28]	; (83978 <vParTestSetLED+0x60>)
   8395c:	4798      	blx	r3
			{
				gpio_set_pin_high( ulLED[ uxLED ]);
   8395e:	4b07      	ldr	r3, [pc, #28]	; (8397c <vParTestSetLED+0x64>)
   83960:	687a      	ldr	r2, [r7, #4]
   83962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   83966:	4618      	mov	r0, r3
   83968:	4b07      	ldr	r3, [pc, #28]	; (83988 <vParTestSetLED+0x70>)
   8396a:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   8396c:	4b05      	ldr	r3, [pc, #20]	; (83984 <vParTestSetLED+0x6c>)
   8396e:	4798      	blx	r3
		}
	}
}
   83970:	3708      	adds	r7, #8
   83972:	46bd      	mov	sp, r7
   83974:	bd80      	pop	{r7, pc}
   83976:	bf00      	nop
   83978:	000814cd 	.word	0x000814cd
   8397c:	00083db8 	.word	0x00083db8
   83980:	00080861 	.word	0x00080861
   83984:	00081511 	.word	0x00081511
   83988:	0008082d 	.word	0x0008082d

0008398c <USART0_Handler>:
 * inside an interrupt service routine.  The serial driver used here is *not*
 * intended to represent an efficient implementation.  Real applications should
 * make use of the USARTS peripheral DMA channel (PDC).
 */
void USART0_Handler( void )
{
   8398c:	b590      	push	{r4, r7, lr}
   8398e:	b087      	sub	sp, #28
   83990:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
   83992:	2300      	movs	r3, #0
   83994:	60fb      	str	r3, [r7, #12]
uint8_t ucChar;
uint32_t ulChar;
uint32_t ulUSARTStatus, ulUSARTMask;

	ulUSARTStatus = usart_get_status( serUSART_PORT );
   83996:	4826      	ldr	r0, [pc, #152]	; (83a30 <USART0_Handler+0xa4>)
   83998:	4b26      	ldr	r3, [pc, #152]	; (83a34 <USART0_Handler+0xa8>)
   8399a:	4798      	blx	r3
   8399c:	6178      	str	r0, [r7, #20]
	ulUSARTMask = usart_get_interrupt_mask( serUSART_PORT );
   8399e:	4824      	ldr	r0, [pc, #144]	; (83a30 <USART0_Handler+0xa4>)
   839a0:	4b25      	ldr	r3, [pc, #148]	; (83a38 <USART0_Handler+0xac>)
   839a2:	4798      	blx	r3
   839a4:	6138      	str	r0, [r7, #16]
	ulUSARTStatus &= ulUSARTMask;
   839a6:	697a      	ldr	r2, [r7, #20]
   839a8:	693b      	ldr	r3, [r7, #16]
   839aa:	4013      	ands	r3, r2
   839ac:	617b      	str	r3, [r7, #20]

	if( ( ulUSARTStatus & US_CSR_TXRDY ) != 0UL )
   839ae:	697b      	ldr	r3, [r7, #20]
   839b0:	f003 0302 	and.w	r3, r3, #2
   839b4:	2b00      	cmp	r3, #0
   839b6:	d017      	beq.n	839e8 <USART0_Handler+0x5c>
	{
		/* The interrupt was caused by the TX register becoming empty.  Are
		there any more characters to transmit? */
		if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
   839b8:	4b20      	ldr	r3, [pc, #128]	; (83a3c <USART0_Handler+0xb0>)
   839ba:	6819      	ldr	r1, [r3, #0]
   839bc:	f107 020b 	add.w	r2, r7, #11
   839c0:	f107 030c 	add.w	r3, r7, #12
   839c4:	4608      	mov	r0, r1
   839c6:	4611      	mov	r1, r2
   839c8:	461a      	mov	r2, r3
   839ca:	4b1d      	ldr	r3, [pc, #116]	; (83a40 <USART0_Handler+0xb4>)
   839cc:	4798      	blx	r3
   839ce:	4603      	mov	r3, r0
   839d0:	2b01      	cmp	r3, #1
   839d2:	d105      	bne.n	839e0 <USART0_Handler+0x54>
		{
			/* A character was retrieved from the queue so can be sent to the
			USART now. */
			usart_putchar( serUSART_PORT, ( uint32_t ) ucChar );
   839d4:	7afb      	ldrb	r3, [r7, #11]
   839d6:	4816      	ldr	r0, [pc, #88]	; (83a30 <USART0_Handler+0xa4>)
   839d8:	4619      	mov	r1, r3
   839da:	4b1a      	ldr	r3, [pc, #104]	; (83a44 <USART0_Handler+0xb8>)
   839dc:	4798      	blx	r3
   839de:	e003      	b.n	839e8 <USART0_Handler+0x5c>
		}
		else
		{
			usart_disable_interrupt( serUSART_PORT, US_IER_TXRDY );
   839e0:	4813      	ldr	r0, [pc, #76]	; (83a30 <USART0_Handler+0xa4>)
   839e2:	2102      	movs	r1, #2
   839e4:	4b18      	ldr	r3, [pc, #96]	; (83a48 <USART0_Handler+0xbc>)
   839e6:	4798      	blx	r3
		}
	}

	if( ( ulUSARTStatus & US_CSR_RXRDY ) != 0UL )
   839e8:	697b      	ldr	r3, [r7, #20]
   839ea:	f003 0301 	and.w	r3, r3, #1
   839ee:	2b00      	cmp	r3, #0
   839f0:	d013      	beq.n	83a1a <USART0_Handler+0x8e>
	{
		/* A character has been received on the USART, send it to the Rx
		handler task. */
		usart_getchar( serUSART_PORT, &ulChar );
   839f2:	1d3b      	adds	r3, r7, #4
   839f4:	480e      	ldr	r0, [pc, #56]	; (83a30 <USART0_Handler+0xa4>)
   839f6:	4619      	mov	r1, r3
   839f8:	4b14      	ldr	r3, [pc, #80]	; (83a4c <USART0_Handler+0xc0>)
   839fa:	4798      	blx	r3
		ucChar = ( uint8_t ) ( ulChar & 0xffUL );
   839fc:	687b      	ldr	r3, [r7, #4]
   839fe:	b2db      	uxtb	r3, r3
   83a00:	72fb      	strb	r3, [r7, #11]
		xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
   83a02:	4b13      	ldr	r3, [pc, #76]	; (83a50 <USART0_Handler+0xc4>)
   83a04:	6819      	ldr	r1, [r3, #0]
   83a06:	f107 020b 	add.w	r2, r7, #11
   83a0a:	f107 030c 	add.w	r3, r7, #12
   83a0e:	4608      	mov	r0, r1
   83a10:	4611      	mov	r1, r2
   83a12:	461a      	mov	r2, r3
   83a14:	2300      	movs	r3, #0
   83a16:	4c0f      	ldr	r4, [pc, #60]	; (83a54 <USART0_Handler+0xc8>)
   83a18:	47a0      	blx	r4
	the unblocked task has a priority equal to or higher than the currently
	running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
	will have automatically been set to pdTRUE within the queue send or receive
	function.  portEND_SWITCHING_ISR() will then ensure that this ISR returns
	directly to the higher priority unblocked task. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
   83a1a:	68fb      	ldr	r3, [r7, #12]
   83a1c:	2b00      	cmp	r3, #0
   83a1e:	d003      	beq.n	83a28 <USART0_Handler+0x9c>
   83a20:	4b0d      	ldr	r3, [pc, #52]	; (83a58 <USART0_Handler+0xcc>)
   83a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   83a26:	601a      	str	r2, [r3, #0]
}
   83a28:	371c      	adds	r7, #28
   83a2a:	46bd      	mov	sp, r7
   83a2c:	bd90      	pop	{r4, r7, pc}
   83a2e:	bf00      	nop
   83a30:	40098000 	.word	0x40098000
   83a34:	00080dd5 	.word	0x00080dd5
   83a38:	00080dbd 	.word	0x00080dbd
   83a3c:	2007a61c 	.word	0x2007a61c
   83a40:	0008200d 	.word	0x0008200d
   83a44:	00080ded 	.word	0x00080ded
   83a48:	00080da1 	.word	0x00080da1
   83a4c:	00080e31 	.word	0x00080e31
   83a50:	2007a618 	.word	0x2007a618
   83a54:	00081d15 	.word	0x00081d15
   83a58:	e000ed04 	.word	0xe000ed04

00083a5c <__libc_init_array>:
   83a5c:	b570      	push	{r4, r5, r6, lr}
   83a5e:	4e0f      	ldr	r6, [pc, #60]	; (83a9c <__libc_init_array+0x40>)
   83a60:	4d0f      	ldr	r5, [pc, #60]	; (83aa0 <__libc_init_array+0x44>)
   83a62:	1b76      	subs	r6, r6, r5
   83a64:	10b6      	asrs	r6, r6, #2
   83a66:	d007      	beq.n	83a78 <__libc_init_array+0x1c>
   83a68:	3d04      	subs	r5, #4
   83a6a:	2400      	movs	r4, #0
   83a6c:	3401      	adds	r4, #1
   83a6e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   83a72:	4798      	blx	r3
   83a74:	42a6      	cmp	r6, r4
   83a76:	d1f9      	bne.n	83a6c <__libc_init_array+0x10>
   83a78:	4e0a      	ldr	r6, [pc, #40]	; (83aa4 <__libc_init_array+0x48>)
   83a7a:	4d0b      	ldr	r5, [pc, #44]	; (83aa8 <__libc_init_array+0x4c>)
   83a7c:	f000 f9a6 	bl	83dcc <_init>
   83a80:	1b76      	subs	r6, r6, r5
   83a82:	10b6      	asrs	r6, r6, #2
   83a84:	d008      	beq.n	83a98 <__libc_init_array+0x3c>
   83a86:	3d04      	subs	r5, #4
   83a88:	2400      	movs	r4, #0
   83a8a:	3401      	adds	r4, #1
   83a8c:	f855 3f04 	ldr.w	r3, [r5, #4]!
   83a90:	4798      	blx	r3
   83a92:	42a6      	cmp	r6, r4
   83a94:	d1f9      	bne.n	83a8a <__libc_init_array+0x2e>
   83a96:	bd70      	pop	{r4, r5, r6, pc}
   83a98:	bd70      	pop	{r4, r5, r6, pc}
   83a9a:	bf00      	nop
   83a9c:	00083dd8 	.word	0x00083dd8
   83aa0:	00083dd8 	.word	0x00083dd8
   83aa4:	00083de0 	.word	0x00083de0
   83aa8:	00083dd8 	.word	0x00083dd8

00083aac <memcmp>:
   83aac:	2a03      	cmp	r2, #3
   83aae:	b470      	push	{r4, r5, r6}
   83ab0:	d928      	bls.n	83b04 <memcmp+0x58>
   83ab2:	ea40 0301 	orr.w	r3, r0, r1
   83ab6:	079b      	lsls	r3, r3, #30
   83ab8:	d013      	beq.n	83ae2 <memcmp+0x36>
   83aba:	7805      	ldrb	r5, [r0, #0]
   83abc:	780c      	ldrb	r4, [r1, #0]
   83abe:	42a5      	cmp	r5, r4
   83ac0:	d124      	bne.n	83b0c <memcmp+0x60>
   83ac2:	3a01      	subs	r2, #1
   83ac4:	2300      	movs	r3, #0
   83ac6:	e005      	b.n	83ad4 <memcmp+0x28>
   83ac8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   83acc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   83ad0:	42a5      	cmp	r5, r4
   83ad2:	d11b      	bne.n	83b0c <memcmp+0x60>
   83ad4:	4293      	cmp	r3, r2
   83ad6:	f103 0301 	add.w	r3, r3, #1
   83ada:	d1f5      	bne.n	83ac8 <memcmp+0x1c>
   83adc:	2000      	movs	r0, #0
   83ade:	bc70      	pop	{r4, r5, r6}
   83ae0:	4770      	bx	lr
   83ae2:	460c      	mov	r4, r1
   83ae4:	4603      	mov	r3, r0
   83ae6:	6825      	ldr	r5, [r4, #0]
   83ae8:	681e      	ldr	r6, [r3, #0]
   83aea:	4621      	mov	r1, r4
   83aec:	42ae      	cmp	r6, r5
   83aee:	4618      	mov	r0, r3
   83af0:	f104 0404 	add.w	r4, r4, #4
   83af4:	f103 0304 	add.w	r3, r3, #4
   83af8:	d104      	bne.n	83b04 <memcmp+0x58>
   83afa:	3a04      	subs	r2, #4
   83afc:	2a03      	cmp	r2, #3
   83afe:	4618      	mov	r0, r3
   83b00:	4621      	mov	r1, r4
   83b02:	d8f0      	bhi.n	83ae6 <memcmp+0x3a>
   83b04:	2a00      	cmp	r2, #0
   83b06:	d1d8      	bne.n	83aba <memcmp+0xe>
   83b08:	4610      	mov	r0, r2
   83b0a:	e7e8      	b.n	83ade <memcmp+0x32>
   83b0c:	1b28      	subs	r0, r5, r4
   83b0e:	bc70      	pop	{r4, r5, r6}
   83b10:	4770      	bx	lr
   83b12:	bf00      	nop

00083b14 <memcpy>:
   83b14:	4684      	mov	ip, r0
   83b16:	ea41 0300 	orr.w	r3, r1, r0
   83b1a:	f013 0303 	ands.w	r3, r3, #3
   83b1e:	d149      	bne.n	83bb4 <memcpy+0xa0>
   83b20:	3a40      	subs	r2, #64	; 0x40
   83b22:	d323      	bcc.n	83b6c <memcpy+0x58>
   83b24:	680b      	ldr	r3, [r1, #0]
   83b26:	6003      	str	r3, [r0, #0]
   83b28:	684b      	ldr	r3, [r1, #4]
   83b2a:	6043      	str	r3, [r0, #4]
   83b2c:	688b      	ldr	r3, [r1, #8]
   83b2e:	6083      	str	r3, [r0, #8]
   83b30:	68cb      	ldr	r3, [r1, #12]
   83b32:	60c3      	str	r3, [r0, #12]
   83b34:	690b      	ldr	r3, [r1, #16]
   83b36:	6103      	str	r3, [r0, #16]
   83b38:	694b      	ldr	r3, [r1, #20]
   83b3a:	6143      	str	r3, [r0, #20]
   83b3c:	698b      	ldr	r3, [r1, #24]
   83b3e:	6183      	str	r3, [r0, #24]
   83b40:	69cb      	ldr	r3, [r1, #28]
   83b42:	61c3      	str	r3, [r0, #28]
   83b44:	6a0b      	ldr	r3, [r1, #32]
   83b46:	6203      	str	r3, [r0, #32]
   83b48:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83b4a:	6243      	str	r3, [r0, #36]	; 0x24
   83b4c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83b4e:	6283      	str	r3, [r0, #40]	; 0x28
   83b50:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83b52:	62c3      	str	r3, [r0, #44]	; 0x2c
   83b54:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83b56:	6303      	str	r3, [r0, #48]	; 0x30
   83b58:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83b5a:	6343      	str	r3, [r0, #52]	; 0x34
   83b5c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83b5e:	6383      	str	r3, [r0, #56]	; 0x38
   83b60:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83b62:	63c3      	str	r3, [r0, #60]	; 0x3c
   83b64:	3040      	adds	r0, #64	; 0x40
   83b66:	3140      	adds	r1, #64	; 0x40
   83b68:	3a40      	subs	r2, #64	; 0x40
   83b6a:	d2db      	bcs.n	83b24 <memcpy+0x10>
   83b6c:	3230      	adds	r2, #48	; 0x30
   83b6e:	d30b      	bcc.n	83b88 <memcpy+0x74>
   83b70:	680b      	ldr	r3, [r1, #0]
   83b72:	6003      	str	r3, [r0, #0]
   83b74:	684b      	ldr	r3, [r1, #4]
   83b76:	6043      	str	r3, [r0, #4]
   83b78:	688b      	ldr	r3, [r1, #8]
   83b7a:	6083      	str	r3, [r0, #8]
   83b7c:	68cb      	ldr	r3, [r1, #12]
   83b7e:	60c3      	str	r3, [r0, #12]
   83b80:	3010      	adds	r0, #16
   83b82:	3110      	adds	r1, #16
   83b84:	3a10      	subs	r2, #16
   83b86:	d2f3      	bcs.n	83b70 <memcpy+0x5c>
   83b88:	320c      	adds	r2, #12
   83b8a:	d305      	bcc.n	83b98 <memcpy+0x84>
   83b8c:	f851 3b04 	ldr.w	r3, [r1], #4
   83b90:	f840 3b04 	str.w	r3, [r0], #4
   83b94:	3a04      	subs	r2, #4
   83b96:	d2f9      	bcs.n	83b8c <memcpy+0x78>
   83b98:	3204      	adds	r2, #4
   83b9a:	d008      	beq.n	83bae <memcpy+0x9a>
   83b9c:	07d2      	lsls	r2, r2, #31
   83b9e:	bf1c      	itt	ne
   83ba0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83ba4:	f800 3b01 	strbne.w	r3, [r0], #1
   83ba8:	d301      	bcc.n	83bae <memcpy+0x9a>
   83baa:	880b      	ldrh	r3, [r1, #0]
   83bac:	8003      	strh	r3, [r0, #0]
   83bae:	4660      	mov	r0, ip
   83bb0:	4770      	bx	lr
   83bb2:	bf00      	nop
   83bb4:	2a08      	cmp	r2, #8
   83bb6:	d313      	bcc.n	83be0 <memcpy+0xcc>
   83bb8:	078b      	lsls	r3, r1, #30
   83bba:	d0b1      	beq.n	83b20 <memcpy+0xc>
   83bbc:	f010 0303 	ands.w	r3, r0, #3
   83bc0:	d0ae      	beq.n	83b20 <memcpy+0xc>
   83bc2:	f1c3 0304 	rsb	r3, r3, #4
   83bc6:	1ad2      	subs	r2, r2, r3
   83bc8:	07db      	lsls	r3, r3, #31
   83bca:	bf1c      	itt	ne
   83bcc:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83bd0:	f800 3b01 	strbne.w	r3, [r0], #1
   83bd4:	d3a4      	bcc.n	83b20 <memcpy+0xc>
   83bd6:	f831 3b02 	ldrh.w	r3, [r1], #2
   83bda:	f820 3b02 	strh.w	r3, [r0], #2
   83bde:	e79f      	b.n	83b20 <memcpy+0xc>
   83be0:	3a04      	subs	r2, #4
   83be2:	d3d9      	bcc.n	83b98 <memcpy+0x84>
   83be4:	3a01      	subs	r2, #1
   83be6:	f811 3b01 	ldrb.w	r3, [r1], #1
   83bea:	f800 3b01 	strb.w	r3, [r0], #1
   83bee:	d2f9      	bcs.n	83be4 <memcpy+0xd0>
   83bf0:	780b      	ldrb	r3, [r1, #0]
   83bf2:	7003      	strb	r3, [r0, #0]
   83bf4:	784b      	ldrb	r3, [r1, #1]
   83bf6:	7043      	strb	r3, [r0, #1]
   83bf8:	788b      	ldrb	r3, [r1, #2]
   83bfa:	7083      	strb	r3, [r0, #2]
   83bfc:	4660      	mov	r0, ip
   83bfe:	4770      	bx	lr

00083c00 <memset>:
   83c00:	b4f0      	push	{r4, r5, r6, r7}
   83c02:	0784      	lsls	r4, r0, #30
   83c04:	d043      	beq.n	83c8e <memset+0x8e>
   83c06:	1e54      	subs	r4, r2, #1
   83c08:	2a00      	cmp	r2, #0
   83c0a:	d03e      	beq.n	83c8a <memset+0x8a>
   83c0c:	b2cd      	uxtb	r5, r1
   83c0e:	4603      	mov	r3, r0
   83c10:	e003      	b.n	83c1a <memset+0x1a>
   83c12:	1e62      	subs	r2, r4, #1
   83c14:	2c00      	cmp	r4, #0
   83c16:	d038      	beq.n	83c8a <memset+0x8a>
   83c18:	4614      	mov	r4, r2
   83c1a:	f803 5b01 	strb.w	r5, [r3], #1
   83c1e:	079a      	lsls	r2, r3, #30
   83c20:	d1f7      	bne.n	83c12 <memset+0x12>
   83c22:	2c03      	cmp	r4, #3
   83c24:	d92a      	bls.n	83c7c <memset+0x7c>
   83c26:	b2cd      	uxtb	r5, r1
   83c28:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   83c2c:	2c0f      	cmp	r4, #15
   83c2e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83c32:	d915      	bls.n	83c60 <memset+0x60>
   83c34:	f1a4 0710 	sub.w	r7, r4, #16
   83c38:	093f      	lsrs	r7, r7, #4
   83c3a:	f103 0610 	add.w	r6, r3, #16
   83c3e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83c42:	461a      	mov	r2, r3
   83c44:	6015      	str	r5, [r2, #0]
   83c46:	6055      	str	r5, [r2, #4]
   83c48:	6095      	str	r5, [r2, #8]
   83c4a:	60d5      	str	r5, [r2, #12]
   83c4c:	3210      	adds	r2, #16
   83c4e:	42b2      	cmp	r2, r6
   83c50:	d1f8      	bne.n	83c44 <memset+0x44>
   83c52:	f004 040f 	and.w	r4, r4, #15
   83c56:	3701      	adds	r7, #1
   83c58:	2c03      	cmp	r4, #3
   83c5a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   83c5e:	d90d      	bls.n	83c7c <memset+0x7c>
   83c60:	461e      	mov	r6, r3
   83c62:	4622      	mov	r2, r4
   83c64:	3a04      	subs	r2, #4
   83c66:	2a03      	cmp	r2, #3
   83c68:	f846 5b04 	str.w	r5, [r6], #4
   83c6c:	d8fa      	bhi.n	83c64 <memset+0x64>
   83c6e:	1f22      	subs	r2, r4, #4
   83c70:	f022 0203 	bic.w	r2, r2, #3
   83c74:	3204      	adds	r2, #4
   83c76:	4413      	add	r3, r2
   83c78:	f004 0403 	and.w	r4, r4, #3
   83c7c:	b12c      	cbz	r4, 83c8a <memset+0x8a>
   83c7e:	b2c9      	uxtb	r1, r1
   83c80:	441c      	add	r4, r3
   83c82:	f803 1b01 	strb.w	r1, [r3], #1
   83c86:	42a3      	cmp	r3, r4
   83c88:	d1fb      	bne.n	83c82 <memset+0x82>
   83c8a:	bcf0      	pop	{r4, r5, r6, r7}
   83c8c:	4770      	bx	lr
   83c8e:	4614      	mov	r4, r2
   83c90:	4603      	mov	r3, r0
   83c92:	e7c6      	b.n	83c22 <memset+0x22>

00083c94 <register_fini>:
   83c94:	4b02      	ldr	r3, [pc, #8]	; (83ca0 <register_fini+0xc>)
   83c96:	b113      	cbz	r3, 83c9e <register_fini+0xa>
   83c98:	4802      	ldr	r0, [pc, #8]	; (83ca4 <register_fini+0x10>)
   83c9a:	f000 b805 	b.w	83ca8 <atexit>
   83c9e:	4770      	bx	lr
   83ca0:	00000000 	.word	0x00000000
   83ca4:	00083cb5 	.word	0x00083cb5

00083ca8 <atexit>:
   83ca8:	4601      	mov	r1, r0
   83caa:	2000      	movs	r0, #0
   83cac:	4602      	mov	r2, r0
   83cae:	4603      	mov	r3, r0
   83cb0:	f000 b818 	b.w	83ce4 <__register_exitproc>

00083cb4 <__libc_fini_array>:
   83cb4:	b538      	push	{r3, r4, r5, lr}
   83cb6:	4d09      	ldr	r5, [pc, #36]	; (83cdc <__libc_fini_array+0x28>)
   83cb8:	4c09      	ldr	r4, [pc, #36]	; (83ce0 <__libc_fini_array+0x2c>)
   83cba:	1b64      	subs	r4, r4, r5
   83cbc:	10a4      	asrs	r4, r4, #2
   83cbe:	bf18      	it	ne
   83cc0:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   83cc4:	d005      	beq.n	83cd2 <__libc_fini_array+0x1e>
   83cc6:	3c01      	subs	r4, #1
   83cc8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83ccc:	4798      	blx	r3
   83cce:	2c00      	cmp	r4, #0
   83cd0:	d1f9      	bne.n	83cc6 <__libc_fini_array+0x12>
   83cd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83cd6:	f000 b883 	b.w	83de0 <_fini>
   83cda:	bf00      	nop
   83cdc:	00083dec 	.word	0x00083dec
   83ce0:	00083df0 	.word	0x00083df0

00083ce4 <__register_exitproc>:
   83ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
   83ce6:	4c27      	ldr	r4, [pc, #156]	; (83d84 <__register_exitproc+0xa0>)
   83ce8:	b085      	sub	sp, #20
   83cea:	6826      	ldr	r6, [r4, #0]
   83cec:	4607      	mov	r7, r0
   83cee:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   83cf2:	2c00      	cmp	r4, #0
   83cf4:	d040      	beq.n	83d78 <__register_exitproc+0x94>
   83cf6:	6865      	ldr	r5, [r4, #4]
   83cf8:	2d1f      	cmp	r5, #31
   83cfa:	dd1e      	ble.n	83d3a <__register_exitproc+0x56>
   83cfc:	4822      	ldr	r0, [pc, #136]	; (83d88 <__register_exitproc+0xa4>)
   83cfe:	b918      	cbnz	r0, 83d08 <__register_exitproc+0x24>
   83d00:	f04f 30ff 	mov.w	r0, #4294967295
   83d04:	b005      	add	sp, #20
   83d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83d08:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83d0c:	9103      	str	r1, [sp, #12]
   83d0e:	9202      	str	r2, [sp, #8]
   83d10:	9301      	str	r3, [sp, #4]
   83d12:	f3af 8000 	nop.w
   83d16:	9903      	ldr	r1, [sp, #12]
   83d18:	4604      	mov	r4, r0
   83d1a:	9a02      	ldr	r2, [sp, #8]
   83d1c:	9b01      	ldr	r3, [sp, #4]
   83d1e:	2800      	cmp	r0, #0
   83d20:	d0ee      	beq.n	83d00 <__register_exitproc+0x1c>
   83d22:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83d26:	2000      	movs	r0, #0
   83d28:	6025      	str	r5, [r4, #0]
   83d2a:	6060      	str	r0, [r4, #4]
   83d2c:	4605      	mov	r5, r0
   83d2e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83d32:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83d36:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83d3a:	b93f      	cbnz	r7, 83d4c <__register_exitproc+0x68>
   83d3c:	1c6b      	adds	r3, r5, #1
   83d3e:	2000      	movs	r0, #0
   83d40:	3502      	adds	r5, #2
   83d42:	6063      	str	r3, [r4, #4]
   83d44:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83d48:	b005      	add	sp, #20
   83d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83d4c:	2601      	movs	r6, #1
   83d4e:	40ae      	lsls	r6, r5
   83d50:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   83d54:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83d58:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   83d5c:	2f02      	cmp	r7, #2
   83d5e:	ea42 0206 	orr.w	r2, r2, r6
   83d62:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   83d66:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   83d6a:	d1e7      	bne.n	83d3c <__register_exitproc+0x58>
   83d6c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83d70:	431e      	orrs	r6, r3
   83d72:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   83d76:	e7e1      	b.n	83d3c <__register_exitproc+0x58>
   83d78:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   83d7c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83d80:	e7b9      	b.n	83cf6 <__register_exitproc+0x12>
   83d82:	bf00      	nop
   83d84:	00083dc8 	.word	0x00083dc8
   83d88:	00000000 	.word	0x00000000
   83d8c:	454c4449 	.word	0x454c4449
   83d90:	00000000 	.word	0x00000000

00083d94 <ucExpectedStackBytes.5295>:
   83d94:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
   83da4:	a5a5a5a5 20726d54 00637653 00004e4f     ....Tmr Svc.ON..
   83db4:	0046464f                                OFF.

00083db8 <ulLED>:
   83db8:	00000056 0000003b 00000055 00000043     V...;...U...C...

00083dc8 <_global_impure_ptr>:
   83dc8:	20070010                                ... 

00083dcc <_init>:
   83dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83dce:	bf00      	nop
   83dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83dd2:	bc08      	pop	{r3}
   83dd4:	469e      	mov	lr, r3
   83dd6:	4770      	bx	lr

00083dd8 <__init_array_start>:
   83dd8:	00083c95 	.word	0x00083c95

00083ddc <__frame_dummy_init_array_entry>:
   83ddc:	00080119                                ....

00083de0 <_fini>:
   83de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83de2:	bf00      	nop
   83de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83de6:	bc08      	pop	{r3}
   83de8:	469e      	mov	lr, r3
   83dea:	4770      	bx	lr

00083dec <__fini_array_start>:
   83dec:	000800f5 	.word	0x000800f5
