
programmer1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08022000  08022000  00002000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb5c  08022190  08022190  00002190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f04  08031cec  08031cec  00011cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08032bf0  08032bf0  000202d4  2**0
                  CONTENTS
  4 .ARM          00000008  08032bf0  08032bf0  00012bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08032bf8  08032bf8  000202d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08032bf8  08032bf8  00012bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08032bfc  08032bfc  00012bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  08032c00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202d4  2**0
                  CONTENTS
 10 .bss          00008484  200002d8  200002d8  000202d8  2**3
                  ALLOC
 11 ._user_heap_stack 00001804  2000875c  2000875c  000202d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020304  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002174e  00000000  00000000  00020347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000064b3  00000000  00000000  00041a95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001bc8  00000000  00000000  00047f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014d9  00000000  00000000  00049b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002982e  00000000  00000000  0004afe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00028742  00000000  00000000  00074817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8068  00000000  00000000  0009cf59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000075e4  00000000  00000000  00174fc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0017c5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08022190 <__do_global_dtors_aux>:
 8022190:	b510      	push	{r4, lr}
 8022192:	4c05      	ldr	r4, [pc, #20]	; (80221a8 <__do_global_dtors_aux+0x18>)
 8022194:	7823      	ldrb	r3, [r4, #0]
 8022196:	b933      	cbnz	r3, 80221a6 <__do_global_dtors_aux+0x16>
 8022198:	4b04      	ldr	r3, [pc, #16]	; (80221ac <__do_global_dtors_aux+0x1c>)
 802219a:	b113      	cbz	r3, 80221a2 <__do_global_dtors_aux+0x12>
 802219c:	4804      	ldr	r0, [pc, #16]	; (80221b0 <__do_global_dtors_aux+0x20>)
 802219e:	f3af 8000 	nop.w
 80221a2:	2301      	movs	r3, #1
 80221a4:	7023      	strb	r3, [r4, #0]
 80221a6:	bd10      	pop	{r4, pc}
 80221a8:	200002d8 	.word	0x200002d8
 80221ac:	00000000 	.word	0x00000000
 80221b0:	08031cd4 	.word	0x08031cd4

080221b4 <frame_dummy>:
 80221b4:	b508      	push	{r3, lr}
 80221b6:	4b03      	ldr	r3, [pc, #12]	; (80221c4 <frame_dummy+0x10>)
 80221b8:	b11b      	cbz	r3, 80221c2 <frame_dummy+0xe>
 80221ba:	4903      	ldr	r1, [pc, #12]	; (80221c8 <frame_dummy+0x14>)
 80221bc:	4803      	ldr	r0, [pc, #12]	; (80221cc <frame_dummy+0x18>)
 80221be:	f3af 8000 	nop.w
 80221c2:	bd08      	pop	{r3, pc}
 80221c4:	00000000 	.word	0x00000000
 80221c8:	200002dc 	.word	0x200002dc
 80221cc:	08031cd4 	.word	0x08031cd4

080221d0 <memchr>:
 80221d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80221d4:	2a10      	cmp	r2, #16
 80221d6:	db2b      	blt.n	8022230 <memchr+0x60>
 80221d8:	f010 0f07 	tst.w	r0, #7
 80221dc:	d008      	beq.n	80221f0 <memchr+0x20>
 80221de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80221e2:	3a01      	subs	r2, #1
 80221e4:	428b      	cmp	r3, r1
 80221e6:	d02d      	beq.n	8022244 <memchr+0x74>
 80221e8:	f010 0f07 	tst.w	r0, #7
 80221ec:	b342      	cbz	r2, 8022240 <memchr+0x70>
 80221ee:	d1f6      	bne.n	80221de <memchr+0xe>
 80221f0:	b4f0      	push	{r4, r5, r6, r7}
 80221f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80221f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80221fa:	f022 0407 	bic.w	r4, r2, #7
 80221fe:	f07f 0700 	mvns.w	r7, #0
 8022202:	2300      	movs	r3, #0
 8022204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8022208:	3c08      	subs	r4, #8
 802220a:	ea85 0501 	eor.w	r5, r5, r1
 802220e:	ea86 0601 	eor.w	r6, r6, r1
 8022212:	fa85 f547 	uadd8	r5, r5, r7
 8022216:	faa3 f587 	sel	r5, r3, r7
 802221a:	fa86 f647 	uadd8	r6, r6, r7
 802221e:	faa5 f687 	sel	r6, r5, r7
 8022222:	b98e      	cbnz	r6, 8022248 <memchr+0x78>
 8022224:	d1ee      	bne.n	8022204 <memchr+0x34>
 8022226:	bcf0      	pop	{r4, r5, r6, r7}
 8022228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 802222c:	f002 0207 	and.w	r2, r2, #7
 8022230:	b132      	cbz	r2, 8022240 <memchr+0x70>
 8022232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8022236:	3a01      	subs	r2, #1
 8022238:	ea83 0301 	eor.w	r3, r3, r1
 802223c:	b113      	cbz	r3, 8022244 <memchr+0x74>
 802223e:	d1f8      	bne.n	8022232 <memchr+0x62>
 8022240:	2000      	movs	r0, #0
 8022242:	4770      	bx	lr
 8022244:	3801      	subs	r0, #1
 8022246:	4770      	bx	lr
 8022248:	2d00      	cmp	r5, #0
 802224a:	bf06      	itte	eq
 802224c:	4635      	moveq	r5, r6
 802224e:	3803      	subeq	r0, #3
 8022250:	3807      	subne	r0, #7
 8022252:	f015 0f01 	tst.w	r5, #1
 8022256:	d107      	bne.n	8022268 <memchr+0x98>
 8022258:	3001      	adds	r0, #1
 802225a:	f415 7f80 	tst.w	r5, #256	; 0x100
 802225e:	bf02      	ittt	eq
 8022260:	3001      	addeq	r0, #1
 8022262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8022266:	3001      	addeq	r0, #1
 8022268:	bcf0      	pop	{r4, r5, r6, r7}
 802226a:	3801      	subs	r0, #1
 802226c:	4770      	bx	lr
 802226e:	bf00      	nop

08022270 <__aeabi_uldivmod>:
 8022270:	b953      	cbnz	r3, 8022288 <__aeabi_uldivmod+0x18>
 8022272:	b94a      	cbnz	r2, 8022288 <__aeabi_uldivmod+0x18>
 8022274:	2900      	cmp	r1, #0
 8022276:	bf08      	it	eq
 8022278:	2800      	cmpeq	r0, #0
 802227a:	bf1c      	itt	ne
 802227c:	f04f 31ff 	movne.w	r1, #4294967295
 8022280:	f04f 30ff 	movne.w	r0, #4294967295
 8022284:	f000 b970 	b.w	8022568 <__aeabi_idiv0>
 8022288:	f1ad 0c08 	sub.w	ip, sp, #8
 802228c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8022290:	f000 f806 	bl	80222a0 <__udivmoddi4>
 8022294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8022298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802229c:	b004      	add	sp, #16
 802229e:	4770      	bx	lr

080222a0 <__udivmoddi4>:
 80222a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80222a4:	9e08      	ldr	r6, [sp, #32]
 80222a6:	460d      	mov	r5, r1
 80222a8:	4604      	mov	r4, r0
 80222aa:	460f      	mov	r7, r1
 80222ac:	2b00      	cmp	r3, #0
 80222ae:	d14a      	bne.n	8022346 <__udivmoddi4+0xa6>
 80222b0:	428a      	cmp	r2, r1
 80222b2:	4694      	mov	ip, r2
 80222b4:	d965      	bls.n	8022382 <__udivmoddi4+0xe2>
 80222b6:	fab2 f382 	clz	r3, r2
 80222ba:	b143      	cbz	r3, 80222ce <__udivmoddi4+0x2e>
 80222bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80222c0:	f1c3 0220 	rsb	r2, r3, #32
 80222c4:	409f      	lsls	r7, r3
 80222c6:	fa20 f202 	lsr.w	r2, r0, r2
 80222ca:	4317      	orrs	r7, r2
 80222cc:	409c      	lsls	r4, r3
 80222ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80222d2:	fa1f f58c 	uxth.w	r5, ip
 80222d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80222da:	0c22      	lsrs	r2, r4, #16
 80222dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80222e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80222e4:	fb01 f005 	mul.w	r0, r1, r5
 80222e8:	4290      	cmp	r0, r2
 80222ea:	d90a      	bls.n	8022302 <__udivmoddi4+0x62>
 80222ec:	eb1c 0202 	adds.w	r2, ip, r2
 80222f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80222f4:	f080 811c 	bcs.w	8022530 <__udivmoddi4+0x290>
 80222f8:	4290      	cmp	r0, r2
 80222fa:	f240 8119 	bls.w	8022530 <__udivmoddi4+0x290>
 80222fe:	3902      	subs	r1, #2
 8022300:	4462      	add	r2, ip
 8022302:	1a12      	subs	r2, r2, r0
 8022304:	b2a4      	uxth	r4, r4
 8022306:	fbb2 f0fe 	udiv	r0, r2, lr
 802230a:	fb0e 2210 	mls	r2, lr, r0, r2
 802230e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8022312:	fb00 f505 	mul.w	r5, r0, r5
 8022316:	42a5      	cmp	r5, r4
 8022318:	d90a      	bls.n	8022330 <__udivmoddi4+0x90>
 802231a:	eb1c 0404 	adds.w	r4, ip, r4
 802231e:	f100 32ff 	add.w	r2, r0, #4294967295
 8022322:	f080 8107 	bcs.w	8022534 <__udivmoddi4+0x294>
 8022326:	42a5      	cmp	r5, r4
 8022328:	f240 8104 	bls.w	8022534 <__udivmoddi4+0x294>
 802232c:	4464      	add	r4, ip
 802232e:	3802      	subs	r0, #2
 8022330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8022334:	1b64      	subs	r4, r4, r5
 8022336:	2100      	movs	r1, #0
 8022338:	b11e      	cbz	r6, 8022342 <__udivmoddi4+0xa2>
 802233a:	40dc      	lsrs	r4, r3
 802233c:	2300      	movs	r3, #0
 802233e:	e9c6 4300 	strd	r4, r3, [r6]
 8022342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022346:	428b      	cmp	r3, r1
 8022348:	d908      	bls.n	802235c <__udivmoddi4+0xbc>
 802234a:	2e00      	cmp	r6, #0
 802234c:	f000 80ed 	beq.w	802252a <__udivmoddi4+0x28a>
 8022350:	2100      	movs	r1, #0
 8022352:	e9c6 0500 	strd	r0, r5, [r6]
 8022356:	4608      	mov	r0, r1
 8022358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802235c:	fab3 f183 	clz	r1, r3
 8022360:	2900      	cmp	r1, #0
 8022362:	d149      	bne.n	80223f8 <__udivmoddi4+0x158>
 8022364:	42ab      	cmp	r3, r5
 8022366:	d302      	bcc.n	802236e <__udivmoddi4+0xce>
 8022368:	4282      	cmp	r2, r0
 802236a:	f200 80f8 	bhi.w	802255e <__udivmoddi4+0x2be>
 802236e:	1a84      	subs	r4, r0, r2
 8022370:	eb65 0203 	sbc.w	r2, r5, r3
 8022374:	2001      	movs	r0, #1
 8022376:	4617      	mov	r7, r2
 8022378:	2e00      	cmp	r6, #0
 802237a:	d0e2      	beq.n	8022342 <__udivmoddi4+0xa2>
 802237c:	e9c6 4700 	strd	r4, r7, [r6]
 8022380:	e7df      	b.n	8022342 <__udivmoddi4+0xa2>
 8022382:	b902      	cbnz	r2, 8022386 <__udivmoddi4+0xe6>
 8022384:	deff      	udf	#255	; 0xff
 8022386:	fab2 f382 	clz	r3, r2
 802238a:	2b00      	cmp	r3, #0
 802238c:	f040 8090 	bne.w	80224b0 <__udivmoddi4+0x210>
 8022390:	1a8a      	subs	r2, r1, r2
 8022392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8022396:	fa1f fe8c 	uxth.w	lr, ip
 802239a:	2101      	movs	r1, #1
 802239c:	fbb2 f5f7 	udiv	r5, r2, r7
 80223a0:	fb07 2015 	mls	r0, r7, r5, r2
 80223a4:	0c22      	lsrs	r2, r4, #16
 80223a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80223aa:	fb0e f005 	mul.w	r0, lr, r5
 80223ae:	4290      	cmp	r0, r2
 80223b0:	d908      	bls.n	80223c4 <__udivmoddi4+0x124>
 80223b2:	eb1c 0202 	adds.w	r2, ip, r2
 80223b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80223ba:	d202      	bcs.n	80223c2 <__udivmoddi4+0x122>
 80223bc:	4290      	cmp	r0, r2
 80223be:	f200 80cb 	bhi.w	8022558 <__udivmoddi4+0x2b8>
 80223c2:	4645      	mov	r5, r8
 80223c4:	1a12      	subs	r2, r2, r0
 80223c6:	b2a4      	uxth	r4, r4
 80223c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80223cc:	fb07 2210 	mls	r2, r7, r0, r2
 80223d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80223d4:	fb0e fe00 	mul.w	lr, lr, r0
 80223d8:	45a6      	cmp	lr, r4
 80223da:	d908      	bls.n	80223ee <__udivmoddi4+0x14e>
 80223dc:	eb1c 0404 	adds.w	r4, ip, r4
 80223e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80223e4:	d202      	bcs.n	80223ec <__udivmoddi4+0x14c>
 80223e6:	45a6      	cmp	lr, r4
 80223e8:	f200 80bb 	bhi.w	8022562 <__udivmoddi4+0x2c2>
 80223ec:	4610      	mov	r0, r2
 80223ee:	eba4 040e 	sub.w	r4, r4, lr
 80223f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80223f6:	e79f      	b.n	8022338 <__udivmoddi4+0x98>
 80223f8:	f1c1 0720 	rsb	r7, r1, #32
 80223fc:	408b      	lsls	r3, r1
 80223fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8022402:	ea4c 0c03 	orr.w	ip, ip, r3
 8022406:	fa05 f401 	lsl.w	r4, r5, r1
 802240a:	fa20 f307 	lsr.w	r3, r0, r7
 802240e:	40fd      	lsrs	r5, r7
 8022410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8022414:	4323      	orrs	r3, r4
 8022416:	fbb5 f8f9 	udiv	r8, r5, r9
 802241a:	fa1f fe8c 	uxth.w	lr, ip
 802241e:	fb09 5518 	mls	r5, r9, r8, r5
 8022422:	0c1c      	lsrs	r4, r3, #16
 8022424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8022428:	fb08 f50e 	mul.w	r5, r8, lr
 802242c:	42a5      	cmp	r5, r4
 802242e:	fa02 f201 	lsl.w	r2, r2, r1
 8022432:	fa00 f001 	lsl.w	r0, r0, r1
 8022436:	d90b      	bls.n	8022450 <__udivmoddi4+0x1b0>
 8022438:	eb1c 0404 	adds.w	r4, ip, r4
 802243c:	f108 3aff 	add.w	sl, r8, #4294967295
 8022440:	f080 8088 	bcs.w	8022554 <__udivmoddi4+0x2b4>
 8022444:	42a5      	cmp	r5, r4
 8022446:	f240 8085 	bls.w	8022554 <__udivmoddi4+0x2b4>
 802244a:	f1a8 0802 	sub.w	r8, r8, #2
 802244e:	4464      	add	r4, ip
 8022450:	1b64      	subs	r4, r4, r5
 8022452:	b29d      	uxth	r5, r3
 8022454:	fbb4 f3f9 	udiv	r3, r4, r9
 8022458:	fb09 4413 	mls	r4, r9, r3, r4
 802245c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8022460:	fb03 fe0e 	mul.w	lr, r3, lr
 8022464:	45a6      	cmp	lr, r4
 8022466:	d908      	bls.n	802247a <__udivmoddi4+0x1da>
 8022468:	eb1c 0404 	adds.w	r4, ip, r4
 802246c:	f103 35ff 	add.w	r5, r3, #4294967295
 8022470:	d26c      	bcs.n	802254c <__udivmoddi4+0x2ac>
 8022472:	45a6      	cmp	lr, r4
 8022474:	d96a      	bls.n	802254c <__udivmoddi4+0x2ac>
 8022476:	3b02      	subs	r3, #2
 8022478:	4464      	add	r4, ip
 802247a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 802247e:	fba3 9502 	umull	r9, r5, r3, r2
 8022482:	eba4 040e 	sub.w	r4, r4, lr
 8022486:	42ac      	cmp	r4, r5
 8022488:	46c8      	mov	r8, r9
 802248a:	46ae      	mov	lr, r5
 802248c:	d356      	bcc.n	802253c <__udivmoddi4+0x29c>
 802248e:	d053      	beq.n	8022538 <__udivmoddi4+0x298>
 8022490:	b156      	cbz	r6, 80224a8 <__udivmoddi4+0x208>
 8022492:	ebb0 0208 	subs.w	r2, r0, r8
 8022496:	eb64 040e 	sbc.w	r4, r4, lr
 802249a:	fa04 f707 	lsl.w	r7, r4, r7
 802249e:	40ca      	lsrs	r2, r1
 80224a0:	40cc      	lsrs	r4, r1
 80224a2:	4317      	orrs	r7, r2
 80224a4:	e9c6 7400 	strd	r7, r4, [r6]
 80224a8:	4618      	mov	r0, r3
 80224aa:	2100      	movs	r1, #0
 80224ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80224b0:	f1c3 0120 	rsb	r1, r3, #32
 80224b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80224b8:	fa20 f201 	lsr.w	r2, r0, r1
 80224bc:	fa25 f101 	lsr.w	r1, r5, r1
 80224c0:	409d      	lsls	r5, r3
 80224c2:	432a      	orrs	r2, r5
 80224c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80224c8:	fa1f fe8c 	uxth.w	lr, ip
 80224cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80224d0:	fb07 1510 	mls	r5, r7, r0, r1
 80224d4:	0c11      	lsrs	r1, r2, #16
 80224d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80224da:	fb00 f50e 	mul.w	r5, r0, lr
 80224de:	428d      	cmp	r5, r1
 80224e0:	fa04 f403 	lsl.w	r4, r4, r3
 80224e4:	d908      	bls.n	80224f8 <__udivmoddi4+0x258>
 80224e6:	eb1c 0101 	adds.w	r1, ip, r1
 80224ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80224ee:	d22f      	bcs.n	8022550 <__udivmoddi4+0x2b0>
 80224f0:	428d      	cmp	r5, r1
 80224f2:	d92d      	bls.n	8022550 <__udivmoddi4+0x2b0>
 80224f4:	3802      	subs	r0, #2
 80224f6:	4461      	add	r1, ip
 80224f8:	1b49      	subs	r1, r1, r5
 80224fa:	b292      	uxth	r2, r2
 80224fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8022500:	fb07 1115 	mls	r1, r7, r5, r1
 8022504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8022508:	fb05 f10e 	mul.w	r1, r5, lr
 802250c:	4291      	cmp	r1, r2
 802250e:	d908      	bls.n	8022522 <__udivmoddi4+0x282>
 8022510:	eb1c 0202 	adds.w	r2, ip, r2
 8022514:	f105 38ff 	add.w	r8, r5, #4294967295
 8022518:	d216      	bcs.n	8022548 <__udivmoddi4+0x2a8>
 802251a:	4291      	cmp	r1, r2
 802251c:	d914      	bls.n	8022548 <__udivmoddi4+0x2a8>
 802251e:	3d02      	subs	r5, #2
 8022520:	4462      	add	r2, ip
 8022522:	1a52      	subs	r2, r2, r1
 8022524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8022528:	e738      	b.n	802239c <__udivmoddi4+0xfc>
 802252a:	4631      	mov	r1, r6
 802252c:	4630      	mov	r0, r6
 802252e:	e708      	b.n	8022342 <__udivmoddi4+0xa2>
 8022530:	4639      	mov	r1, r7
 8022532:	e6e6      	b.n	8022302 <__udivmoddi4+0x62>
 8022534:	4610      	mov	r0, r2
 8022536:	e6fb      	b.n	8022330 <__udivmoddi4+0x90>
 8022538:	4548      	cmp	r0, r9
 802253a:	d2a9      	bcs.n	8022490 <__udivmoddi4+0x1f0>
 802253c:	ebb9 0802 	subs.w	r8, r9, r2
 8022540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8022544:	3b01      	subs	r3, #1
 8022546:	e7a3      	b.n	8022490 <__udivmoddi4+0x1f0>
 8022548:	4645      	mov	r5, r8
 802254a:	e7ea      	b.n	8022522 <__udivmoddi4+0x282>
 802254c:	462b      	mov	r3, r5
 802254e:	e794      	b.n	802247a <__udivmoddi4+0x1da>
 8022550:	4640      	mov	r0, r8
 8022552:	e7d1      	b.n	80224f8 <__udivmoddi4+0x258>
 8022554:	46d0      	mov	r8, sl
 8022556:	e77b      	b.n	8022450 <__udivmoddi4+0x1b0>
 8022558:	3d02      	subs	r5, #2
 802255a:	4462      	add	r2, ip
 802255c:	e732      	b.n	80223c4 <__udivmoddi4+0x124>
 802255e:	4608      	mov	r0, r1
 8022560:	e70a      	b.n	8022378 <__udivmoddi4+0xd8>
 8022562:	4464      	add	r4, ip
 8022564:	3802      	subs	r0, #2
 8022566:	e742      	b.n	80223ee <__udivmoddi4+0x14e>

08022568 <__aeabi_idiv0>:
 8022568:	4770      	bx	lr
 802256a:	bf00      	nop

0802256c <cdc_send>:
#include "cdc_endp.h"

#define SEND_TIMEOUT 0x1000000          // 发送超时时间

static int cdc_send(uint8_t *data, uint32_t len)
{
 802256c:	b580      	push	{r7, lr}
 802256e:	b084      	sub	sp, #16
 8022570:	af00      	add	r7, sp, #0
 8022572:	6078      	str	r0, [r7, #4]
 8022574:	6039      	str	r1, [r7, #0]
    uint32_t timeout = SEND_TIMEOUT;
 8022576:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802257a:	60fb      	str	r3, [r7, #12]

    if (!CDC_IsPacketSent())              // 如果之前的CDC发送未完成
 802257c:	f000 f98e 	bl	802289c <CDC_IsPacketSent>
 8022580:	4603      	mov	r3, r0
 8022582:	2b00      	cmp	r3, #0
 8022584:	d117      	bne.n	80225b6 <cdc_send+0x4a>
    {
        DEBUG_PRINT("Wait for previous CDC TX\r\n");  // 打印调试信息，等待上一次CDC发送完成
 8022586:	4816      	ldr	r0, [pc, #88]	; (80225e0 <cdc_send+0x74>)
 8022588:	f00e fd2c 	bl	8030fe4 <puts>
        while (!CDC_IsPacketSent() && --timeout);    // 等待CDC发送完成，或者超时
 802258c:	bf00      	nop
 802258e:	f000 f985 	bl	802289c <CDC_IsPacketSent>
 8022592:	4603      	mov	r3, r0
 8022594:	2b00      	cmp	r3, #0
 8022596:	d105      	bne.n	80225a4 <cdc_send+0x38>
 8022598:	68fb      	ldr	r3, [r7, #12]
 802259a:	3b01      	subs	r3, #1
 802259c:	60fb      	str	r3, [r7, #12]
 802259e:	68fb      	ldr	r3, [r7, #12]
 80225a0:	2b00      	cmp	r3, #0
 80225a2:	d1f4      	bne.n	802258e <cdc_send+0x22>
        if (!timeout)
 80225a4:	68fb      	ldr	r3, [r7, #12]
 80225a6:	2b00      	cmp	r3, #0
 80225a8:	d105      	bne.n	80225b6 <cdc_send+0x4a>
        {
            ERROR_PRINT("Failed to send data, CDC is busy\r\n");   // 打印错误信息，发送超时，CDC忙碌
 80225aa:	480e      	ldr	r0, [pc, #56]	; (80225e4 <cdc_send+0x78>)
 80225ac:	f00e fd1a 	bl	8030fe4 <puts>
            return -1;                                          // 返回错误代码
 80225b0:	f04f 33ff 	mov.w	r3, #4294967295
 80225b4:	e00f      	b.n	80225d6 <cdc_send+0x6a>
        }
    }

    if (!CDC_Send_DATA(data, len))                              // 发送数据
 80225b6:	683b      	ldr	r3, [r7, #0]
 80225b8:	b2db      	uxtb	r3, r3
 80225ba:	4619      	mov	r1, r3
 80225bc:	6878      	ldr	r0, [r7, #4]
 80225be:	f000 f947 	bl	8022850 <CDC_Send_DATA>
 80225c2:	4603      	mov	r3, r0
 80225c4:	2b00      	cmp	r3, #0
 80225c6:	d105      	bne.n	80225d4 <cdc_send+0x68>
    {
        ERROR_PRINT("Failed to send data\r\n");                  // 打印错误信息，发送数据失败
 80225c8:	4807      	ldr	r0, [pc, #28]	; (80225e8 <cdc_send+0x7c>)
 80225ca:	f00e fd0b 	bl	8030fe4 <puts>
        return -1;                                              // 返回错误代码
 80225ce:	f04f 33ff 	mov.w	r3, #4294967295
 80225d2:	e000      	b.n	80225d6 <cdc_send+0x6a>
    }

    return 0;                                                   // 返回成功代码
 80225d4:	2300      	movs	r3, #0
}
 80225d6:	4618      	mov	r0, r3
 80225d8:	3710      	adds	r7, #16
 80225da:	46bd      	mov	sp, r7
 80225dc:	bd80      	pop	{r7, pc}
 80225de:	bf00      	nop
 80225e0:	08031cec 	.word	0x08031cec
 80225e4:	08031d08 	.word	0x08031d08
 80225e8:	08031d34 	.word	0x08031d34

080225ec <cdc_send_ready>:

static int cdc_send_ready()
{
 80225ec:	b580      	push	{r7, lr}
 80225ee:	af00      	add	r7, sp, #0
    return CDC_IsPacketSent();                                  // 返回CDC是否可发送数据的状态
 80225f0:	f000 f954 	bl	802289c <CDC_IsPacketSent>
 80225f4:	4603      	mov	r3, r0
}
 80225f6:	4618      	mov	r0, r3
 80225f8:	bd80      	pop	{r7, pc}

080225fa <cdc_peek>:

static uint32_t cdc_peek(uint8_t **data)
{
 80225fa:	b580      	push	{r7, lr}
 80225fc:	b082      	sub	sp, #8
 80225fe:	af00      	add	r7, sp, #0
 8022600:	6078      	str	r0, [r7, #4]
    return USB_Data_Peek(data);                                 // 查看USB数据
 8022602:	6878      	ldr	r0, [r7, #4]
 8022604:	f000 f82a 	bl	802265c <USB_Data_Peek>
 8022608:	4603      	mov	r3, r0
}
 802260a:	4618      	mov	r0, r3
 802260c:	3708      	adds	r7, #8
 802260e:	46bd      	mov	sp, r7
 8022610:	bd80      	pop	{r7, pc}

08022612 <cdc_consume>:

static void cdc_consume()
{
 8022612:	b580      	push	{r7, lr}
 8022614:	b082      	sub	sp, #8
 8022616:	af00      	add	r7, sp, #0
    uint8_t *data;

    USB_Data_Get(&data);                                        // 获取USB数据
 8022618:	1d3b      	adds	r3, r7, #4
 802261a:	4618      	mov	r0, r3
 802261c:	f000 f84e 	bl	80226bc <USB_Data_Get>
    USB_DataRx_Sched();                                         // 调度USB数据接收
 8022620:	f000 f8ac 	bl	802277c <USB_DataRx_Sched>
}
 8022624:	bf00      	nop
 8022626:	3708      	adds	r7, #8
 8022628:	46bd      	mov	sp, r7
 802262a:	bd80      	pop	{r7, pc}

0802262c <cdc_init>:
    .peek = cdc_peek,
    .consume = cdc_consume,
};

void cdc_init()
{
 802262c:	b580      	push	{r7, lr}
 802262e:	af00      	add	r7, sp, #0
    np_comm_register(&cdc_comm_cb);                             // 注册CDC通信回调函数
 8022630:	4803      	ldr	r0, [pc, #12]	; (8022640 <cdc_init+0x14>)
 8022632:	f003 fc7d 	bl	8025f30 <np_comm_register>

    /* Enable receive of data */
    CDC_Receive_DATA();                                         // 启用数据接收
 8022636:	f000 f927 	bl	8022888 <CDC_Receive_DATA>
}
 802263a:	bf00      	nop
 802263c:	bd80      	pop	{r7, pc}
 802263e:	bf00      	nop
 8022640:	20000000 	.word	0x20000000

08022644 <EP1_IN_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/

void EP1_IN_Callback ()
{
 8022644:	b480      	push	{r7}
 8022646:	af00      	add	r7, sp, #0
  packet_sent = 1;
 8022648:	4b03      	ldr	r3, [pc, #12]	; (8022658 <EP1_IN_Callback+0x14>)
 802264a:	2201      	movs	r2, #1
 802264c:	601a      	str	r2, [r3, #0]
}
 802264e:	bf00      	nop
 8022650:	46bd      	mov	sp, r7
 8022652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022656:	4770      	bx	lr
 8022658:	20000014 	.word	0x20000014

0802265c <USB_Data_Peek>:

static packet_t circ_buf[CIRC_BUF_SIZE];
static volatile uint8_t head, size, tail = CIRC_BUF_SIZE - 1;

uint32_t USB_Data_Peek(uint8_t **data)
{
 802265c:	b480      	push	{r7}
 802265e:	b083      	sub	sp, #12
 8022660:	af00      	add	r7, sp, #0
 8022662:	6078      	str	r0, [r7, #4]
  if (!size)
 8022664:	4b12      	ldr	r3, [pc, #72]	; (80226b0 <USB_Data_Peek+0x54>)
 8022666:	781b      	ldrb	r3, [r3, #0]
 8022668:	b2db      	uxtb	r3, r3
 802266a:	2b00      	cmp	r3, #0
 802266c:	d101      	bne.n	8022672 <USB_Data_Peek+0x16>
    return 0;
 802266e:	2300      	movs	r3, #0
 8022670:	e017      	b.n	80226a2 <USB_Data_Peek+0x46>

  *data = circ_buf[head].pbuf;
 8022672:	4b10      	ldr	r3, [pc, #64]	; (80226b4 <USB_Data_Peek+0x58>)
 8022674:	781b      	ldrb	r3, [r3, #0]
 8022676:	b2db      	uxtb	r3, r3
 8022678:	461a      	mov	r2, r3
 802267a:	4613      	mov	r3, r2
 802267c:	011b      	lsls	r3, r3, #4
 802267e:	4413      	add	r3, r2
 8022680:	009b      	lsls	r3, r3, #2
 8022682:	4a0d      	ldr	r2, [pc, #52]	; (80226b8 <USB_Data_Peek+0x5c>)
 8022684:	441a      	add	r2, r3
 8022686:	687b      	ldr	r3, [r7, #4]
 8022688:	601a      	str	r2, [r3, #0]

  return circ_buf[head].len;
 802268a:	4b0a      	ldr	r3, [pc, #40]	; (80226b4 <USB_Data_Peek+0x58>)
 802268c:	781b      	ldrb	r3, [r3, #0]
 802268e:	b2db      	uxtb	r3, r3
 8022690:	4619      	mov	r1, r3
 8022692:	4a09      	ldr	r2, [pc, #36]	; (80226b8 <USB_Data_Peek+0x5c>)
 8022694:	460b      	mov	r3, r1
 8022696:	011b      	lsls	r3, r3, #4
 8022698:	440b      	add	r3, r1
 802269a:	009b      	lsls	r3, r3, #2
 802269c:	4413      	add	r3, r2
 802269e:	3340      	adds	r3, #64	; 0x40
 80226a0:	681b      	ldr	r3, [r3, #0]
}
 80226a2:	4618      	mov	r0, r3
 80226a4:	370c      	adds	r7, #12
 80226a6:	46bd      	mov	sp, r7
 80226a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80226ac:	4770      	bx	lr
 80226ae:	bf00      	nop
 80226b0:	20000c01 	.word	0x20000c01
 80226b4:	20000c00 	.word	0x20000c00
 80226b8:	200002f8 	.word	0x200002f8

080226bc <USB_Data_Get>:

uint32_t USB_Data_Get(uint8_t **data)
{
 80226bc:	b480      	push	{r7}
 80226be:	b085      	sub	sp, #20
 80226c0:	af00      	add	r7, sp, #0
 80226c2:	6078      	str	r0, [r7, #4]
  uint32_t len;

  if (!size)
 80226c4:	4b21      	ldr	r3, [pc, #132]	; (802274c <USB_Data_Get+0x90>)
 80226c6:	781b      	ldrb	r3, [r3, #0]
 80226c8:	b2db      	uxtb	r3, r3
 80226ca:	2b00      	cmp	r3, #0
 80226cc:	d101      	bne.n	80226d2 <USB_Data_Get+0x16>
    return 0;
 80226ce:	2300      	movs	r3, #0
 80226d0:	e036      	b.n	8022740 <USB_Data_Get+0x84>

  *data = circ_buf[head].pbuf;
 80226d2:	4b1f      	ldr	r3, [pc, #124]	; (8022750 <USB_Data_Get+0x94>)
 80226d4:	781b      	ldrb	r3, [r3, #0]
 80226d6:	b2db      	uxtb	r3, r3
 80226d8:	461a      	mov	r2, r3
 80226da:	4613      	mov	r3, r2
 80226dc:	011b      	lsls	r3, r3, #4
 80226de:	4413      	add	r3, r2
 80226e0:	009b      	lsls	r3, r3, #2
 80226e2:	4a1c      	ldr	r2, [pc, #112]	; (8022754 <USB_Data_Get+0x98>)
 80226e4:	441a      	add	r2, r3
 80226e6:	687b      	ldr	r3, [r7, #4]
 80226e8:	601a      	str	r2, [r3, #0]
  len = circ_buf[head].len;
 80226ea:	4b19      	ldr	r3, [pc, #100]	; (8022750 <USB_Data_Get+0x94>)
 80226ec:	781b      	ldrb	r3, [r3, #0]
 80226ee:	b2db      	uxtb	r3, r3
 80226f0:	4619      	mov	r1, r3
 80226f2:	4a18      	ldr	r2, [pc, #96]	; (8022754 <USB_Data_Get+0x98>)
 80226f4:	460b      	mov	r3, r1
 80226f6:	011b      	lsls	r3, r3, #4
 80226f8:	440b      	add	r3, r1
 80226fa:	009b      	lsls	r3, r3, #2
 80226fc:	4413      	add	r3, r2
 80226fe:	3340      	adds	r3, #64	; 0x40
 8022700:	681b      	ldr	r3, [r3, #0]
 8022702:	60fb      	str	r3, [r7, #12]
  head = (head + 1) % CIRC_BUF_SIZE;
 8022704:	4b12      	ldr	r3, [pc, #72]	; (8022750 <USB_Data_Get+0x94>)
 8022706:	781b      	ldrb	r3, [r3, #0]
 8022708:	b2db      	uxtb	r3, r3
 802270a:	1c5a      	adds	r2, r3, #1
 802270c:	4b12      	ldr	r3, [pc, #72]	; (8022758 <USB_Data_Get+0x9c>)
 802270e:	fb83 1302 	smull	r1, r3, r3, r2
 8022712:	1119      	asrs	r1, r3, #4
 8022714:	17d3      	asrs	r3, r2, #31
 8022716:	1ac9      	subs	r1, r1, r3
 8022718:	460b      	mov	r3, r1
 802271a:	011b      	lsls	r3, r3, #4
 802271c:	440b      	add	r3, r1
 802271e:	005b      	lsls	r3, r3, #1
 8022720:	1ad1      	subs	r1, r2, r3
 8022722:	b2ca      	uxtb	r2, r1
 8022724:	4b0a      	ldr	r3, [pc, #40]	; (8022750 <USB_Data_Get+0x94>)
 8022726:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8022728:	b672      	cpsid	i
}
 802272a:	bf00      	nop
  __disable_irq();
  size--;
 802272c:	4b07      	ldr	r3, [pc, #28]	; (802274c <USB_Data_Get+0x90>)
 802272e:	781b      	ldrb	r3, [r3, #0]
 8022730:	b2db      	uxtb	r3, r3
 8022732:	3b01      	subs	r3, #1
 8022734:	b2da      	uxtb	r2, r3
 8022736:	4b05      	ldr	r3, [pc, #20]	; (802274c <USB_Data_Get+0x90>)
 8022738:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 802273a:	b662      	cpsie	i
}
 802273c:	bf00      	nop
  __enable_irq();

  return len;
 802273e:	68fb      	ldr	r3, [r7, #12]
}
 8022740:	4618      	mov	r0, r3
 8022742:	3714      	adds	r7, #20
 8022744:	46bd      	mov	sp, r7
 8022746:	f85d 7b04 	ldr.w	r7, [sp], #4
 802274a:	4770      	bx	lr
 802274c:	20000c01 	.word	0x20000c01
 8022750:	20000c00 	.word	0x20000c00
 8022754:	200002f8 	.word	0x200002f8
 8022758:	78787879 	.word	0x78787879

0802275c <USB_DataRx_Sched_Internal>:

static inline void USB_DataRx_Sched_Internal(void)
{
 802275c:	b580      	push	{r7, lr}
 802275e:	af00      	add	r7, sp, #0
  if (size < CIRC_BUF_SIZE)
 8022760:	4b04      	ldr	r3, [pc, #16]	; (8022774 <USB_DataRx_Sched_Internal+0x18>)
 8022762:	781b      	ldrb	r3, [r3, #0]
 8022764:	b2db      	uxtb	r3, r3
 8022766:	2b21      	cmp	r3, #33	; 0x21
 8022768:	d802      	bhi.n	8022770 <USB_DataRx_Sched_Internal+0x14>
//    SetEPRxValid(ENDP3);
	  USBD_CtlReceiveStatus(&hUsbDeviceHS);
 802276a:	4803      	ldr	r0, [pc, #12]	; (8022778 <USB_DataRx_Sched_Internal+0x1c>)
 802276c:	f00d fb7f 	bl	802fe6e <USBD_CtlReceiveStatus>
}
 8022770:	bf00      	nop
 8022772:	bd80      	pop	{r7, pc}
 8022774:	20000c01 	.word	0x20000c01
 8022778:	20005220 	.word	0x20005220

0802277c <USB_DataRx_Sched>:

void USB_DataRx_Sched(void)
{
 802277c:	b580      	push	{r7, lr}
 802277e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8022780:	b672      	cpsid	i
}
 8022782:	bf00      	nop
  __disable_irq();
  USB_DataRx_Sched_Internal();
 8022784:	f7ff ffea 	bl	802275c <USB_DataRx_Sched_Internal>
  __ASM volatile ("cpsie i" : : : "memory");
 8022788:	b662      	cpsie	i
}
 802278a:	bf00      	nop
  __enable_irq();
}
 802278c:	bf00      	nop
 802278e:	bd80      	pop	{r7, pc}

08022790 <EP3_OUT_Callback>:

// CDC接收数据回调函数
/*void EP3_OUT_Callback(void)*/
void EP3_OUT_Callback(uint8_t **Buf, uint32_t *Len)
{
 8022790:	b580      	push	{r7, lr}
 8022792:	b082      	sub	sp, #8
 8022794:	af00      	add	r7, sp, #0
 8022796:	6078      	str	r0, [r7, #4]
 8022798:	6039      	str	r1, [r7, #0]
	Receive_length = USBD_GetRxCount(&hUsbDeviceHS, CDC_OUT_EP);
 802279a:	2101      	movs	r1, #1
 802279c:	4825      	ldr	r0, [pc, #148]	; (8022834 <EP3_OUT_Callback+0xa4>)
 802279e:	f00d fb79 	bl	802fe94 <USBD_GetRxCount>
 80227a2:	4603      	mov	r3, r0
 80227a4:	4a24      	ldr	r2, [pc, #144]	; (8022838 <EP3_OUT_Callback+0xa8>)
 80227a6:	6013      	str	r3, [r2, #0]
    if (size < CIRC_BUF_SIZE)
 80227a8:	4b24      	ldr	r3, [pc, #144]	; (802283c <EP3_OUT_Callback+0xac>)
 80227aa:	781b      	ldrb	r3, [r3, #0]
 80227ac:	b2db      	uxtb	r3, r3
 80227ae:	2b21      	cmp	r3, #33	; 0x21
 80227b0:	d83b      	bhi.n	802282a <EP3_OUT_Callback+0x9a>
    {
    	printf("E3_OUT run \r\n");
 80227b2:	4823      	ldr	r0, [pc, #140]	; (8022840 <EP3_OUT_Callback+0xb0>)
 80227b4:	f00e fc16 	bl	8030fe4 <puts>
        // 循环缓冲区索引移动
        tail = (tail + 1) % CIRC_BUF_SIZE;
 80227b8:	4b22      	ldr	r3, [pc, #136]	; (8022844 <EP3_OUT_Callback+0xb4>)
 80227ba:	781b      	ldrb	r3, [r3, #0]
 80227bc:	b2db      	uxtb	r3, r3
 80227be:	1c5a      	adds	r2, r3, #1
 80227c0:	4b21      	ldr	r3, [pc, #132]	; (8022848 <EP3_OUT_Callback+0xb8>)
 80227c2:	fb83 1302 	smull	r1, r3, r3, r2
 80227c6:	1119      	asrs	r1, r3, #4
 80227c8:	17d3      	asrs	r3, r2, #31
 80227ca:	1ac9      	subs	r1, r1, r3
 80227cc:	460b      	mov	r3, r1
 80227ce:	011b      	lsls	r3, r3, #4
 80227d0:	440b      	add	r3, r1
 80227d2:	005b      	lsls	r3, r3, #1
 80227d4:	1ad1      	subs	r1, r2, r3
 80227d6:	b2ca      	uxtb	r2, r1
 80227d8:	4b1a      	ldr	r3, [pc, #104]	; (8022844 <EP3_OUT_Callback+0xb4>)
 80227da:	701a      	strb	r2, [r3, #0]
        // 将接收到的数据复制到循环缓冲区
        // 将数据从 Buf 复制到 circ_buf[tail].pbuf
        memcpy(circ_buf[tail].pbuf, Buf, Receive_length);
 80227dc:	4b19      	ldr	r3, [pc, #100]	; (8022844 <EP3_OUT_Callback+0xb4>)
 80227de:	781b      	ldrb	r3, [r3, #0]
 80227e0:	b2db      	uxtb	r3, r3
 80227e2:	461a      	mov	r2, r3
 80227e4:	4613      	mov	r3, r2
 80227e6:	011b      	lsls	r3, r3, #4
 80227e8:	4413      	add	r3, r2
 80227ea:	009b      	lsls	r3, r3, #2
 80227ec:	4a17      	ldr	r2, [pc, #92]	; (802284c <EP3_OUT_Callback+0xbc>)
 80227ee:	4413      	add	r3, r2
 80227f0:	4a11      	ldr	r2, [pc, #68]	; (8022838 <EP3_OUT_Callback+0xa8>)
 80227f2:	6812      	ldr	r2, [r2, #0]
 80227f4:	6879      	ldr	r1, [r7, #4]
 80227f6:	4618      	mov	r0, r3
 80227f8:	f00e fd4f 	bl	803129a <memcpy>
        circ_buf[tail].len = Receive_length;
 80227fc:	4b11      	ldr	r3, [pc, #68]	; (8022844 <EP3_OUT_Callback+0xb4>)
 80227fe:	781b      	ldrb	r3, [r3, #0]
 8022800:	b2db      	uxtb	r3, r3
 8022802:	4618      	mov	r0, r3
 8022804:	4b0c      	ldr	r3, [pc, #48]	; (8022838 <EP3_OUT_Callback+0xa8>)
 8022806:	681a      	ldr	r2, [r3, #0]
 8022808:	4910      	ldr	r1, [pc, #64]	; (802284c <EP3_OUT_Callback+0xbc>)
 802280a:	4603      	mov	r3, r0
 802280c:	011b      	lsls	r3, r3, #4
 802280e:	4403      	add	r3, r0
 8022810:	009b      	lsls	r3, r3, #2
 8022812:	440b      	add	r3, r1
 8022814:	3340      	adds	r3, #64	; 0x40
 8022816:	601a      	str	r2, [r3, #0]
        size++;
 8022818:	4b08      	ldr	r3, [pc, #32]	; (802283c <EP3_OUT_Callback+0xac>)
 802281a:	781b      	ldrb	r3, [r3, #0]
 802281c:	b2db      	uxtb	r3, r3
 802281e:	3301      	adds	r3, #1
 8022820:	b2da      	uxtb	r2, r3
 8022822:	4b06      	ldr	r3, [pc, #24]	; (802283c <EP3_OUT_Callback+0xac>)
 8022824:	701a      	strb	r2, [r3, #0]
        USB_DataRx_Sched_Internal();
 8022826:	f7ff ff99 	bl	802275c <USB_DataRx_Sched_Internal>
    // 发送数据到USART1
//    HAL_UART_Transmit(&huart1, circ_buf[tail].pbuf, Receive_length, HAL_MAX_DELAY);

    // 发送数据回USB HS
//    CDC_Transmit_HS(circ_buf[tail].pbuf, Receive_length); // 假设存在一个名为USBD_CDC_Transmit_HS的函数
}
 802282a:	bf00      	nop
 802282c:	3708      	adds	r7, #8
 802282e:	46bd      	mov	sp, r7
 8022830:	bd80      	pop	{r7, pc}
 8022832:	bf00      	nop
 8022834:	20005220 	.word	0x20005220
 8022838:	200002f4 	.word	0x200002f4
 802283c:	20000c01 	.word	0x20000c01
 8022840:	08031d50 	.word	0x08031d50
 8022844:	20000010 	.word	0x20000010
 8022848:	78787879 	.word	0x78787879
 802284c:	200002f8 	.word	0x200002f8

08022850 <CDC_Send_DATA>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
uint32_t CDC_Send_DATA (uint8_t *ptrBuffer, uint8_t Send_length)
{
 8022850:	b580      	push	{r7, lr}
 8022852:	b082      	sub	sp, #8
 8022854:	af00      	add	r7, sp, #0
 8022856:	6078      	str	r0, [r7, #4]
 8022858:	460b      	mov	r3, r1
 802285a:	70fb      	strb	r3, [r7, #3]
  /*if max buffer is Not reached*/
  if(Send_length <= VIRTUAL_COM_PORT_DATA_SIZE)
 802285c:	78fb      	ldrb	r3, [r7, #3]
 802285e:	2b40      	cmp	r3, #64	; 0x40
 8022860:	d80a      	bhi.n	8022878 <CDC_Send_DATA+0x28>
/*packet_sent = 0;
  memcpy(CDC_IN_EP, (unsigned char*)ptrBuffer, Send_length);
  CDC_Transmit_HS((unsigned char*)ptrBuffer, Send_length);
单次发送
 */
	  packet_sent = 0;
 8022862:	4b08      	ldr	r3, [pc, #32]	; (8022884 <CDC_Send_DATA+0x34>)
 8022864:	2200      	movs	r2, #0
 8022866:	601a      	str	r2, [r3, #0]
//      memcpy(CDC_IN_EP, (unsigned char*)ptrBuffer, Send_length);
      CDC_Transmit_HS((unsigned char*)ptrBuffer, Send_length);
 8022868:	78fb      	ldrb	r3, [r7, #3]
 802286a:	b29b      	uxth	r3, r3
 802286c:	4619      	mov	r1, r3
 802286e:	6878      	ldr	r0, [r7, #4]
 8022870:	f00d fcae 	bl	80301d0 <CDC_Transmit_HS>
  }
  else
  {
    return 0;
  }
  return 1;
 8022874:	2301      	movs	r3, #1
 8022876:	e000      	b.n	802287a <CDC_Send_DATA+0x2a>
    return 0;
 8022878:	2300      	movs	r3, #0
}
 802287a:	4618      	mov	r0, r3
 802287c:	3708      	adds	r7, #8
 802287e:	46bd      	mov	sp, r7
 8022880:	bd80      	pop	{r7, pc}
 8022882:	bf00      	nop
 8022884:	20000014 	.word	0x20000014

08022888 <CDC_Receive_DATA>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
uint32_t CDC_Receive_DATA(void)
{
 8022888:	b580      	push	{r7, lr}
 802288a:	af00      	add	r7, sp, #0
  USBD_CtlReceiveStatus(&hUsbDeviceHS);
 802288c:	4802      	ldr	r0, [pc, #8]	; (8022898 <CDC_Receive_DATA+0x10>)
 802288e:	f00d faee 	bl	802fe6e <USBD_CtlReceiveStatus>
  return 1 ;
 8022892:	2301      	movs	r3, #1
}
 8022894:	4618      	mov	r0, r3
 8022896:	bd80      	pop	{r7, pc}
 8022898:	20005220 	.word	0x20005220

0802289c <CDC_IsPacketSent>:
* Input          : None.
* Output         : None.
* Return         : 1/0.
*******************************************************************************/
int CDC_IsPacketSent(void)
{
 802289c:	b480      	push	{r7}
 802289e:	af00      	add	r7, sp, #0
  return packet_sent;
 80228a0:	4b03      	ldr	r3, [pc, #12]	; (80228b0 <CDC_IsPacketSent+0x14>)
 80228a2:	681b      	ldr	r3, [r3, #0]
}
 80228a4:	4618      	mov	r0, r3
 80228a6:	46bd      	mov	sp, r7
 80228a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80228ac:	4770      	bx	lr
 80228ae:	bf00      	nop
 80228b0:	20000014 	.word	0x20000014

080228b4 <is_external_clock_avail>:
 */

#include "clock.h"
#include <stm32f4xx.h>

bool is_external_clock_avail() {
 80228b4:	b480      	push	{r7}
 80228b6:	af00      	add	r7, sp, #0
	return (RCC->CR & RCC_CR_HSERDY) != RESET;
 80228b8:	4b06      	ldr	r3, [pc, #24]	; (80228d4 <is_external_clock_avail+0x20>)
 80228ba:	681b      	ldr	r3, [r3, #0]
 80228bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80228c0:	2b00      	cmp	r3, #0
 80228c2:	bf14      	ite	ne
 80228c4:	2301      	movne	r3, #1
 80228c6:	2300      	moveq	r3, #0
 80228c8:	b2db      	uxtb	r3, r3
}
 80228ca:	4618      	mov	r0, r3
 80228cc:	46bd      	mov	sp, r7
 80228ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80228d2:	4770      	bx	lr
 80228d4:	40023800 	.word	0x40023800

080228d8 <flash_page_erase>:
#include "stm32f4xx_hal.h"
#include <string.h>

// 擦除指定页的Flash存储器
int flash_page_erase(uint32_t page_addr)
{
 80228d8:	b580      	push	{r7, lr}
 80228da:	b088      	sub	sp, #32
 80228dc:	af00      	add	r7, sp, #0
 80228de:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef erase_init;

    // 解锁Flash存储器
    HAL_FLASH_Unlock();
 80228e0:	f005 f962 	bl	8027ba8 <HAL_FLASH_Unlock>

    // 配置擦除初始化结构体
    erase_init.TypeErase = FLASH_TYPEERASE_SECTORS;
 80228e4:	2300      	movs	r3, #0
 80228e6:	60bb      	str	r3, [r7, #8]
    erase_init.Sector = FLASH_SECTOR_0; // 选择要擦除的扇区，可以根据您的需求更改
 80228e8:	2300      	movs	r3, #0
 80228ea:	613b      	str	r3, [r7, #16]
    erase_init.NbSectors = 1; // 要擦除的扇区数量
 80228ec:	2301      	movs	r3, #1
 80228ee:	617b      	str	r3, [r7, #20]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3; // 选择电压范围，可以根据您的需求更改
 80228f0:	2302      	movs	r3, #2
 80228f2:	61bb      	str	r3, [r7, #24]

    status = HAL_FLASHEx_Erase(&erase_init, NULL); // 擦除指定页
 80228f4:	f107 0308 	add.w	r3, r7, #8
 80228f8:	2100      	movs	r1, #0
 80228fa:	4618      	mov	r0, r3
 80228fc:	f005 fab6 	bl	8027e6c <HAL_FLASHEx_Erase>
 8022900:	4603      	mov	r3, r0
 8022902:	77fb      	strb	r3, [r7, #31]

    // 锁定Flash存储器
    HAL_FLASH_Lock();
 8022904:	f005 f972 	bl	8027bec <HAL_FLASH_Lock>

    return status != HAL_OK ? -1 : 0;
 8022908:	7ffb      	ldrb	r3, [r7, #31]
 802290a:	2b00      	cmp	r3, #0
 802290c:	d002      	beq.n	8022914 <flash_page_erase+0x3c>
 802290e:	f04f 33ff 	mov.w	r3, #4294967295
 8022912:	e000      	b.n	8022916 <flash_page_erase+0x3e>
 8022914:	2300      	movs	r3, #0
}
 8022916:	4618      	mov	r0, r3
 8022918:	3720      	adds	r7, #32
 802291a:	46bd      	mov	sp, r7
 802291c:	bd80      	pop	{r7, pc}

0802291e <flash_write>:

// 向Flash存储器写入数据
int flash_write(uint32_t addr, uint8_t *data, uint32_t data_len)
{
 802291e:	b5b0      	push	{r4, r5, r7, lr}
 8022920:	b088      	sub	sp, #32
 8022922:	af00      	add	r7, sp, #0
 8022924:	60f8      	str	r0, [r7, #12]
 8022926:	60b9      	str	r1, [r7, #8]
 8022928:	607a      	str	r2, [r7, #4]
    int ret = -1;
 802292a:	f04f 33ff 	mov.w	r3, #4294967295
 802292e:	61fb      	str	r3, [r7, #28]
    uint32_t data_word;
    uint32_t i;

    // 解锁Flash存储器
    HAL_FLASH_Unlock();
 8022930:	f005 f93a 	bl	8027ba8 <HAL_FLASH_Unlock>

    for (i = 0; i < data_len; i += 4)
 8022934:	2300      	movs	r3, #0
 8022936:	61bb      	str	r3, [r7, #24]
 8022938:	e017      	b.n	802296a <flash_write+0x4c>
    {
        // 从数据缓冲区中读取32位字
        memcpy(&data_word, &data[i], 4);
 802293a:	68ba      	ldr	r2, [r7, #8]
 802293c:	69bb      	ldr	r3, [r7, #24]
 802293e:	4413      	add	r3, r2
 8022940:	681b      	ldr	r3, [r3, #0]
 8022942:	617b      	str	r3, [r7, #20]

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, data_word) != HAL_OK)
 8022944:	697b      	ldr	r3, [r7, #20]
 8022946:	2200      	movs	r2, #0
 8022948:	461c      	mov	r4, r3
 802294a:	4615      	mov	r5, r2
 802294c:	4622      	mov	r2, r4
 802294e:	462b      	mov	r3, r5
 8022950:	68f9      	ldr	r1, [r7, #12]
 8022952:	2002      	movs	r0, #2
 8022954:	f005 f820 	bl	8027998 <HAL_FLASH_Program>
 8022958:	4603      	mov	r3, r0
 802295a:	2b00      	cmp	r3, #0
 802295c:	d10c      	bne.n	8022978 <flash_write+0x5a>
            goto Exit;

        addr += 4; // 更新地址，指向下一个32位字
 802295e:	68fb      	ldr	r3, [r7, #12]
 8022960:	3304      	adds	r3, #4
 8022962:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < data_len; i += 4)
 8022964:	69bb      	ldr	r3, [r7, #24]
 8022966:	3304      	adds	r3, #4
 8022968:	61bb      	str	r3, [r7, #24]
 802296a:	69ba      	ldr	r2, [r7, #24]
 802296c:	687b      	ldr	r3, [r7, #4]
 802296e:	429a      	cmp	r2, r3
 8022970:	d3e3      	bcc.n	802293a <flash_write+0x1c>
    }

    ret = data_len;
 8022972:	687b      	ldr	r3, [r7, #4]
 8022974:	61fb      	str	r3, [r7, #28]
 8022976:	e000      	b.n	802297a <flash_write+0x5c>
            goto Exit;
 8022978:	bf00      	nop
Exit:
    // 锁定Flash存储器
    HAL_FLASH_Lock();
 802297a:	f005 f937 	bl	8027bec <HAL_FLASH_Lock>

    return ret;
 802297e:	69fb      	ldr	r3, [r7, #28]
}
 8022980:	4618      	mov	r0, r3
 8022982:	3720      	adds	r7, #32
 8022984:	46bd      	mov	sp, r7
 8022986:	bdb0      	pop	{r4, r5, r7, pc}

08022988 <flash_read>:

// 从Flash存储器读取数据
int flash_read(uint32_t addr, uint8_t *data, uint32_t data_len)
{
 8022988:	b480      	push	{r7}
 802298a:	b087      	sub	sp, #28
 802298c:	af00      	add	r7, sp, #0
 802298e:	60f8      	str	r0, [r7, #12]
 8022990:	60b9      	str	r1, [r7, #8]
 8022992:	607a      	str	r2, [r7, #4]
    uint32_t i;

    for (i = 0; i < data_len; i++)
 8022994:	2300      	movs	r3, #0
 8022996:	617b      	str	r3, [r7, #20]
 8022998:	e00c      	b.n	80229b4 <flash_read+0x2c>
    {
        data[i] = *(__IO uint8_t *)(addr + i); // 从Flash存储器中读取字节数据
 802299a:	68fa      	ldr	r2, [r7, #12]
 802299c:	697b      	ldr	r3, [r7, #20]
 802299e:	4413      	add	r3, r2
 80229a0:	4619      	mov	r1, r3
 80229a2:	68ba      	ldr	r2, [r7, #8]
 80229a4:	697b      	ldr	r3, [r7, #20]
 80229a6:	4413      	add	r3, r2
 80229a8:	780a      	ldrb	r2, [r1, #0]
 80229aa:	b2d2      	uxtb	r2, r2
 80229ac:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < data_len; i++)
 80229ae:	697b      	ldr	r3, [r7, #20]
 80229b0:	3301      	adds	r3, #1
 80229b2:	617b      	str	r3, [r7, #20]
 80229b4:	697a      	ldr	r2, [r7, #20]
 80229b6:	687b      	ldr	r3, [r7, #4]
 80229b8:	429a      	cmp	r2, r3
 80229ba:	d3ee      	bcc.n	802299a <flash_read+0x12>
    }

    return i;
 80229bc:	697b      	ldr	r3, [r7, #20]
}
 80229be:	4618      	mov	r0, r3
 80229c0:	371c      	adds	r7, #28
 80229c2:	46bd      	mov	sp, r7
 80229c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80229c8:	4770      	bx	lr
	...

080229cc <HAL_FSMC_MspInit>:
  /* USER CODE END FSMC_Init 2 */
}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80229cc:	b580      	push	{r7, lr}
 80229ce:	b086      	sub	sp, #24
 80229d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80229d2:	1d3b      	adds	r3, r7, #4
 80229d4:	2200      	movs	r2, #0
 80229d6:	601a      	str	r2, [r3, #0]
 80229d8:	605a      	str	r2, [r3, #4]
 80229da:	609a      	str	r2, [r3, #8]
 80229dc:	60da      	str	r2, [r3, #12]
 80229de:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80229e0:	4b20      	ldr	r3, [pc, #128]	; (8022a64 <HAL_FSMC_MspInit+0x98>)
 80229e2:	681b      	ldr	r3, [r3, #0]
 80229e4:	2b00      	cmp	r3, #0
 80229e6:	d139      	bne.n	8022a5c <HAL_FSMC_MspInit+0x90>
    return;
  }
  FSMC_Initialized = 1;
 80229e8:	4b1e      	ldr	r3, [pc, #120]	; (8022a64 <HAL_FSMC_MspInit+0x98>)
 80229ea:	2201      	movs	r2, #1
 80229ec:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80229ee:	2300      	movs	r3, #0
 80229f0:	603b      	str	r3, [r7, #0]
 80229f2:	4b1d      	ldr	r3, [pc, #116]	; (8022a68 <HAL_FSMC_MspInit+0x9c>)
 80229f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80229f6:	4a1c      	ldr	r2, [pc, #112]	; (8022a68 <HAL_FSMC_MspInit+0x9c>)
 80229f8:	f043 0301 	orr.w	r3, r3, #1
 80229fc:	6393      	str	r3, [r2, #56]	; 0x38
 80229fe:	4b1a      	ldr	r3, [pc, #104]	; (8022a68 <HAL_FSMC_MspInit+0x9c>)
 8022a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022a02:	f003 0301 	and.w	r3, r3, #1
 8022a06:	603b      	str	r3, [r7, #0]
 8022a08:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PD6   ------> FSMC_NWAIT
  PD7   ------> FSMC_NCE2
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8022a0a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8022a0e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8022a10:	2302      	movs	r3, #2
 8022a12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022a14:	2300      	movs	r3, #0
 8022a16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8022a18:	2303      	movs	r3, #3
 8022a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8022a1c:	230c      	movs	r3, #12
 8022a1e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8022a20:	1d3b      	adds	r3, r7, #4
 8022a22:	4619      	mov	r1, r3
 8022a24:	4811      	ldr	r0, [pc, #68]	; (8022a6c <HAL_FSMC_MspInit+0xa0>)
 8022a26:	f005 fb43 	bl	80280b0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8022a2a:	f64d 73f3 	movw	r3, #57331	; 0xdff3
 8022a2e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8022a30:	2302      	movs	r3, #2
 8022a32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022a34:	2300      	movs	r3, #0
 8022a36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8022a38:	2303      	movs	r3, #3
 8022a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8022a3c:	230c      	movs	r3, #12
 8022a3e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8022a40:	1d3b      	adds	r3, r7, #4
 8022a42:	4619      	mov	r1, r3
 8022a44:	480a      	ldr	r0, [pc, #40]	; (8022a70 <HAL_FSMC_MspInit+0xa4>)
 8022a46:	f005 fb33 	bl	80280b0 <HAL_GPIO_Init>

  /* Peripheral interrupt init */
  HAL_NVIC_SetPriority(FSMC_IRQn, 0, 0);
 8022a4a:	2200      	movs	r2, #0
 8022a4c:	2100      	movs	r1, #0
 8022a4e:	2030      	movs	r0, #48	; 0x30
 8022a50:	f004 fecb 	bl	80277ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FSMC_IRQn);
 8022a54:	2030      	movs	r0, #48	; 0x30
 8022a56:	f004 fee4 	bl	8027822 <HAL_NVIC_EnableIRQ>
 8022a5a:	e000      	b.n	8022a5e <HAL_FSMC_MspInit+0x92>
    return;
 8022a5c:	bf00      	nop
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8022a5e:	3718      	adds	r7, #24
 8022a60:	46bd      	mov	sp, r7
 8022a62:	bd80      	pop	{r7, pc}
 8022a64:	20000c44 	.word	0x20000c44
 8022a68:	40023800 	.word	0x40023800
 8022a6c:	40021000 	.word	0x40021000
 8022a70:	40020c00 	.word	0x40020c00

08022a74 <HAL_NAND_MspInit>:

void HAL_NAND_MspInit(NAND_HandleTypeDef* nandHandle){
 8022a74:	b580      	push	{r7, lr}
 8022a76:	b082      	sub	sp, #8
 8022a78:	af00      	add	r7, sp, #0
 8022a7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NAND_MspInit 0 */

  /* USER CODE END NAND_MspInit 0 */
  HAL_FSMC_MspInit();
 8022a7c:	f7ff ffa6 	bl	80229cc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NAND_MspInit 1 */

  /* USER CODE END NAND_MspInit 1 */
}
 8022a80:	bf00      	nop
 8022a82:	3708      	adds	r7, #8
 8022a84:	46bd      	mov	sp, r7
 8022a86:	bd80      	pop	{r7, pc}

08022a88 <nand_gpio_init>:
static fsmc_conf_t fsmc_conf;   // FSMC NAND Flash的配置结构体

static uint32_t FSMC_Initialized = 0;

static void nand_gpio_init(void)
{
 8022a88:	b580      	push	{r7, lr}
 8022a8a:	b086      	sub	sp, #24
 8022a8c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8022a8e:	1d3b      	adds	r3, r7, #4
 8022a90:	2200      	movs	r2, #0
 8022a92:	601a      	str	r2, [r3, #0]
 8022a94:	605a      	str	r2, [r3, #4]
 8022a96:	609a      	str	r2, [r3, #8]
 8022a98:	60da      	str	r2, [r3, #12]
 8022a9a:	611a      	str	r2, [r3, #16]
	  if (FSMC_Initialized) {
 8022a9c:	4b20      	ldr	r3, [pc, #128]	; (8022b20 <nand_gpio_init+0x98>)
 8022a9e:	681b      	ldr	r3, [r3, #0]
 8022aa0:	2b00      	cmp	r3, #0
 8022aa2:	d139      	bne.n	8022b18 <nand_gpio_init+0x90>
	    return;
	  }
	  FSMC_Initialized = 1;
 8022aa4:	4b1e      	ldr	r3, [pc, #120]	; (8022b20 <nand_gpio_init+0x98>)
 8022aa6:	2201      	movs	r2, #1
 8022aa8:	601a      	str	r2, [r3, #0]

	  /* Peripheral clock enable */
	  __HAL_RCC_FSMC_CLK_ENABLE();
 8022aaa:	2300      	movs	r3, #0
 8022aac:	603b      	str	r3, [r7, #0]
 8022aae:	4b1d      	ldr	r3, [pc, #116]	; (8022b24 <nand_gpio_init+0x9c>)
 8022ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022ab2:	4a1c      	ldr	r2, [pc, #112]	; (8022b24 <nand_gpio_init+0x9c>)
 8022ab4:	f043 0301 	orr.w	r3, r3, #1
 8022ab8:	6393      	str	r3, [r2, #56]	; 0x38
 8022aba:	4b1a      	ldr	r3, [pc, #104]	; (8022b24 <nand_gpio_init+0x9c>)
 8022abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022abe:	f003 0301 	and.w	r3, r3, #1
 8022ac2:	603b      	str	r3, [r7, #0]
 8022ac4:	683b      	ldr	r3, [r7, #0]
	  PD5   ------> FSMC_NWE
	  PD6   ------> FSMC_NWAIT
	  PD7   ------> FSMC_NCE2
	  */
	  /* GPIO_InitStruct */
	  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8022ac6:	f64f 7380 	movw	r3, #65408	; 0xff80
 8022aca:	607b      	str	r3, [r7, #4]
	                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
	                          |GPIO_PIN_15;
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8022acc:	2302      	movs	r3, #2
 8022ace:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022ad0:	2300      	movs	r3, #0
 8022ad2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8022ad4:	2303      	movs	r3, #3
 8022ad6:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8022ad8:	230c      	movs	r3, #12
 8022ada:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8022adc:	1d3b      	adds	r3, r7, #4
 8022ade:	4619      	mov	r1, r3
 8022ae0:	4811      	ldr	r0, [pc, #68]	; (8022b28 <nand_gpio_init+0xa0>)
 8022ae2:	f005 fae5 	bl	80280b0 <HAL_GPIO_Init>

	  /* GPIO_InitStruct */
	  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8022ae6:	f64d 73f3 	movw	r3, #57331	; 0xdff3
 8022aea:	607b      	str	r3, [r7, #4]
	                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
	                          |GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
	                          |GPIO_PIN_7;
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8022aec:	2302      	movs	r3, #2
 8022aee:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8022af0:	2300      	movs	r3, #0
 8022af2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8022af4:	2303      	movs	r3, #3
 8022af6:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8022af8:	230c      	movs	r3, #12
 8022afa:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8022afc:	1d3b      	adds	r3, r7, #4
 8022afe:	4619      	mov	r1, r3
 8022b00:	480a      	ldr	r0, [pc, #40]	; (8022b2c <nand_gpio_init+0xa4>)
 8022b02:	f005 fad5 	bl	80280b0 <HAL_GPIO_Init>

	  /* Peripheral interrupt init */
	  HAL_NVIC_SetPriority(FSMC_IRQn, 0, 0);
 8022b06:	2200      	movs	r2, #0
 8022b08:	2100      	movs	r1, #0
 8022b0a:	2030      	movs	r0, #48	; 0x30
 8022b0c:	f004 fe6d 	bl	80277ea <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(FSMC_IRQn);
 8022b10:	2030      	movs	r0, #48	; 0x30
 8022b12:	f004 fe86 	bl	8027822 <HAL_NVIC_EnableIRQ>
 8022b16:	e000      	b.n	8022b1a <nand_gpio_init+0x92>
	    return;
 8022b18:	bf00      	nop
	  /* USER CODE BEGIN FSMC_MspInit 1 */

	  /* USER CODE END FSMC_MspInit 1 */
}
 8022b1a:	3718      	adds	r7, #24
 8022b1c:	46bd      	mov	sp, r7
 8022b1e:	bd80      	pop	{r7, pc}
 8022b20:	20000c60 	.word	0x20000c60
 8022b24:	40023800 	.word	0x40023800
 8022b28:	40021000 	.word	0x40021000
 8022b2c:	40020c00 	.word	0x40020c00

08022b30 <nand_fsmc_init>:


static void nand_fsmc_init()
{
 8022b30:	b580      	push	{r7, lr}
 8022b32:	b08a      	sub	sp, #40	; 0x28
 8022b34:	af00      	add	r7, sp, #0
//    FSMC_NAND_InitTypeDef fsmc_init;

//    FSMC_NAND_PCC_TimingTypeDef timing_init;
    FSMC_NAND_PCC_TimingTypeDef ComSpaceTiming = {0};
 8022b36:	f107 0318 	add.w	r3, r7, #24
 8022b3a:	2200      	movs	r2, #0
 8022b3c:	601a      	str	r2, [r3, #0]
 8022b3e:	605a      	str	r2, [r3, #4]
 8022b40:	609a      	str	r2, [r3, #8]
 8022b42:	60da      	str	r2, [r3, #12]
    FSMC_NAND_PCC_TimingTypeDef AttSpaceTiming = {0};
 8022b44:	f107 0308 	add.w	r3, r7, #8
 8022b48:	2200      	movs	r2, #0
 8022b4a:	601a      	str	r2, [r3, #0]
 8022b4c:	605a      	str	r2, [r3, #4]
 8022b4e:	609a      	str	r2, [r3, #8]
 8022b50:	60da      	str	r2, [r3, #12]

//    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_FSMC, ENABLE);
//    __HAL_RCC_FSMC_CLK_ENABLE();

    hnand1.Instance = FSMC_NAND_DEVICE;
 8022b52:	4b29      	ldr	r3, [pc, #164]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022b54:	4a29      	ldr	r2, [pc, #164]	; (8022bfc <nand_fsmc_init+0xcc>)
 8022b56:	601a      	str	r2, [r3, #0]
//    fsmc_init.FSMC_Bank = FSMC_Bank2_NAND;  // 设置FSMC NAND Flash的相关参数
    hnand1.Init.NandBank = FSMC_NAND_BANK2;
 8022b58:	4b27      	ldr	r3, [pc, #156]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022b5a:	2210      	movs	r2, #16
 8022b5c:	605a      	str	r2, [r3, #4]
//    fsmc_init.FSMC_Waitfeature = FSMC_Waitfeature_Enable;
    hnand1.Init.Waitfeature = FSMC_NAND_PCC_WAIT_FEATURE_ENABLE;
 8022b5e:	4b26      	ldr	r3, [pc, #152]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022b60:	2202      	movs	r2, #2
 8022b62:	609a      	str	r2, [r3, #8]
//    fsmc_init.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
    hnand1.Init.MemoryDataWidth = FSMC_NAND_PCC_MEM_BUS_WIDTH_8;
 8022b64:	4b24      	ldr	r3, [pc, #144]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022b66:	2200      	movs	r2, #0
 8022b68:	60da      	str	r2, [r3, #12]
//    fsmc_init.FSMC_ECC = FSMC_ECC_Enable;
    hnand1.Init.EccComputation = FSMC_NAND_ECC_DISABLE;
 8022b6a:	4b23      	ldr	r3, [pc, #140]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022b6c:	2200      	movs	r2, #0
 8022b6e:	611a      	str	r2, [r3, #16]
//    fsmc_init.FSMC_ECCPageSize = FSMC_ECCPageSize_2048Bytes;
    hnand1.Init.ECCPageSize = FSMC_NAND_ECC_PAGE_SIZE_256BYTE;
 8022b70:	4b21      	ldr	r3, [pc, #132]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022b72:	2200      	movs	r2, #0
 8022b74:	615a      	str	r2, [r3, #20]
//    fsmc_init.FSMC_TCLRSetupTime = fsmc_conf.clr_setup_time;
    hnand1.Init.TCLRSetupTime = fsmc_conf.clr_setup_time;
 8022b76:	4b22      	ldr	r3, [pc, #136]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022b78:	791b      	ldrb	r3, [r3, #4]
 8022b7a:	461a      	mov	r2, r3
 8022b7c:	4b1e      	ldr	r3, [pc, #120]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022b7e:	619a      	str	r2, [r3, #24]
//    fsmc_init.FSMC_TARSetupTime = fsmc_conf.ar_setup_time;
    hnand1.Init.TARSetupTime = fsmc_conf.ar_setup_time;
 8022b80:	4b1f      	ldr	r3, [pc, #124]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022b82:	795b      	ldrb	r3, [r3, #5]
 8022b84:	461a      	mov	r2, r3
 8022b86:	4b1c      	ldr	r3, [pc, #112]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022b88:	61da      	str	r2, [r3, #28]
    /* ComSpaceTiming */
//    timing_init.FSMC_SetupTime = fsmc_conf.setup_time;  // 设置时序参数
    ComSpaceTiming.SetupTime = fsmc_conf.setup_time;  // 设置时序参数
 8022b8a:	4b1d      	ldr	r3, [pc, #116]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022b8c:	781b      	ldrb	r3, [r3, #0]
 8022b8e:	61bb      	str	r3, [r7, #24]
//    timing_init.FSMC_WaitSetupTime = fsmc_conf.wait_setup_time;
    ComSpaceTiming.WaitSetupTime = fsmc_conf.wait_setup_time;
 8022b90:	4b1b      	ldr	r3, [pc, #108]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022b92:	785b      	ldrb	r3, [r3, #1]
 8022b94:	61fb      	str	r3, [r7, #28]
//    timing_init.FSMC_HoldSetupTime = fsmc_conf.hold_setup_time;
    ComSpaceTiming.HoldSetupTime = fsmc_conf.hold_setup_time;
 8022b96:	4b1a      	ldr	r3, [pc, #104]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022b98:	789b      	ldrb	r3, [r3, #2]
 8022b9a:	623b      	str	r3, [r7, #32]
//    timing_init.FSMC_HiZSetupTime = fsmc_conf.hi_z_setup_time;
    ComSpaceTiming.HiZSetupTime = fsmc_conf.hi_z_setup_time;
 8022b9c:	4b18      	ldr	r3, [pc, #96]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022b9e:	78db      	ldrb	r3, [r3, #3]
 8022ba0:	627b      	str	r3, [r7, #36]	; 0x24
    /* AttSpaceTiming */
    AttSpaceTiming.SetupTime = fsmc_conf.setup_time;
 8022ba2:	4b17      	ldr	r3, [pc, #92]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022ba4:	781b      	ldrb	r3, [r3, #0]
 8022ba6:	60bb      	str	r3, [r7, #8]
    AttSpaceTiming.WaitSetupTime = fsmc_conf.wait_setup_time;
 8022ba8:	4b15      	ldr	r3, [pc, #84]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022baa:	785b      	ldrb	r3, [r3, #1]
 8022bac:	60fb      	str	r3, [r7, #12]
    AttSpaceTiming.HoldSetupTime = fsmc_conf.hold_setup_time;
 8022bae:	4b14      	ldr	r3, [pc, #80]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022bb0:	789b      	ldrb	r3, [r3, #2]
 8022bb2:	613b      	str	r3, [r7, #16]
    AttSpaceTiming.HiZSetupTime = fsmc_conf.hi_z_setup_time;
 8022bb4:	4b12      	ldr	r3, [pc, #72]	; (8022c00 <nand_fsmc_init+0xd0>)
 8022bb6:	78db      	ldrb	r3, [r3, #3]
 8022bb8:	617b      	str	r3, [r7, #20]

    if (HAL_NAND_Init(&hnand1, &ComSpaceTiming, &AttSpaceTiming) != HAL_OK)
 8022bba:	f107 0208 	add.w	r2, r7, #8
 8022bbe:	f107 0318 	add.w	r3, r7, #24
 8022bc2:	4619      	mov	r1, r3
 8022bc4:	480c      	ldr	r0, [pc, #48]	; (8022bf8 <nand_fsmc_init+0xc8>)
 8022bc6:	f005 fd24 	bl	8028612 <HAL_NAND_Init>
 8022bca:	4603      	mov	r3, r0
 8022bcc:	2b00      	cmp	r3, #0
 8022bce:	d001      	beq.n	8022bd4 <nand_fsmc_init+0xa4>
    {
      Error_Handler( );
 8022bd0:	f000 fed6 	bl	8023980 <Error_Handler>
    }  // 初始化FSMC NAND Flash

//    FSMC_NANDCmd(FSMC_Bank_NAND, ENABLE);  // 使能FSMC NAND Flash
    __HAL_RCC_FSMC_CLK_ENABLE();
 8022bd4:	2300      	movs	r3, #0
 8022bd6:	607b      	str	r3, [r7, #4]
 8022bd8:	4b0a      	ldr	r3, [pc, #40]	; (8022c04 <nand_fsmc_init+0xd4>)
 8022bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022bdc:	4a09      	ldr	r2, [pc, #36]	; (8022c04 <nand_fsmc_init+0xd4>)
 8022bde:	f043 0301 	orr.w	r3, r3, #1
 8022be2:	6393      	str	r3, [r2, #56]	; 0x38
 8022be4:	4b07      	ldr	r3, [pc, #28]	; (8022c04 <nand_fsmc_init+0xd4>)
 8022be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022be8:	f003 0301 	and.w	r3, r3, #1
 8022bec:	607b      	str	r3, [r7, #4]
 8022bee:	687b      	ldr	r3, [r7, #4]
}
 8022bf0:	bf00      	nop
 8022bf2:	3728      	adds	r7, #40	; 0x28
 8022bf4:	46bd      	mov	sp, r7
 8022bf6:	bd80      	pop	{r7, pc}
 8022bf8:	20000c04 	.word	0x20000c04
 8022bfc:	a0000060 	.word	0xa0000060
 8022c00:	20000c48 	.word	0x20000c48
 8022c04:	40023800 	.word	0x40023800

08022c08 <nand_print_fsmc_info>:

static void nand_print_fsmc_info()
{
 8022c08:	b580      	push	{r7, lr}
 8022c0a:	af00      	add	r7, sp, #0
    DEBUG_PRINT("Setup time: %d\r\n", fsmc_conf.setup_time);
 8022c0c:	4b42      	ldr	r3, [pc, #264]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c0e:	781b      	ldrb	r3, [r3, #0]
 8022c10:	4619      	mov	r1, r3
 8022c12:	4842      	ldr	r0, [pc, #264]	; (8022d1c <nand_print_fsmc_info+0x114>)
 8022c14:	f00e f980 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Wait setup time: %d\r\n", fsmc_conf.wait_setup_time);
 8022c18:	4b3f      	ldr	r3, [pc, #252]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c1a:	785b      	ldrb	r3, [r3, #1]
 8022c1c:	4619      	mov	r1, r3
 8022c1e:	4840      	ldr	r0, [pc, #256]	; (8022d20 <nand_print_fsmc_info+0x118>)
 8022c20:	f00e f97a 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Hold setup time: %d\r\n", fsmc_conf.hold_setup_time);
 8022c24:	4b3c      	ldr	r3, [pc, #240]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c26:	789b      	ldrb	r3, [r3, #2]
 8022c28:	4619      	mov	r1, r3
 8022c2a:	483e      	ldr	r0, [pc, #248]	; (8022d24 <nand_print_fsmc_info+0x11c>)
 8022c2c:	f00e f974 	bl	8030f18 <iprintf>
    DEBUG_PRINT("HiZ setup time: %d\r\n", fsmc_conf.hi_z_setup_time);
 8022c30:	4b39      	ldr	r3, [pc, #228]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c32:	78db      	ldrb	r3, [r3, #3]
 8022c34:	4619      	mov	r1, r3
 8022c36:	483c      	ldr	r0, [pc, #240]	; (8022d28 <nand_print_fsmc_info+0x120>)
 8022c38:	f00e f96e 	bl	8030f18 <iprintf>
    DEBUG_PRINT("CLR setup time: %d\r\n", fsmc_conf.clr_setup_time);
 8022c3c:	4b36      	ldr	r3, [pc, #216]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c3e:	791b      	ldrb	r3, [r3, #4]
 8022c40:	4619      	mov	r1, r3
 8022c42:	483a      	ldr	r0, [pc, #232]	; (8022d2c <nand_print_fsmc_info+0x124>)
 8022c44:	f00e f968 	bl	8030f18 <iprintf>
    DEBUG_PRINT("AR setup time: %d\r\n", fsmc_conf.ar_setup_time);
 8022c48:	4b33      	ldr	r3, [pc, #204]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c4a:	795b      	ldrb	r3, [r3, #5]
 8022c4c:	4619      	mov	r1, r3
 8022c4e:	4838      	ldr	r0, [pc, #224]	; (8022d30 <nand_print_fsmc_info+0x128>)
 8022c50:	f00e f962 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Row cycles: %d\r\n", fsmc_conf.row_cycles);
 8022c54:	4b30      	ldr	r3, [pc, #192]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c56:	799b      	ldrb	r3, [r3, #6]
 8022c58:	4619      	mov	r1, r3
 8022c5a:	4836      	ldr	r0, [pc, #216]	; (8022d34 <nand_print_fsmc_info+0x12c>)
 8022c5c:	f00e f95c 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Col. cycles: %d\r\n", fsmc_conf.col_cycles);
 8022c60:	4b2d      	ldr	r3, [pc, #180]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c62:	79db      	ldrb	r3, [r3, #7]
 8022c64:	4619      	mov	r1, r3
 8022c66:	4834      	ldr	r0, [pc, #208]	; (8022d38 <nand_print_fsmc_info+0x130>)
 8022c68:	f00e f956 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Read command 1: %d\r\n", fsmc_conf.read1_cmd);
 8022c6c:	4b2a      	ldr	r3, [pc, #168]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c6e:	7a1b      	ldrb	r3, [r3, #8]
 8022c70:	4619      	mov	r1, r3
 8022c72:	4832      	ldr	r0, [pc, #200]	; (8022d3c <nand_print_fsmc_info+0x134>)
 8022c74:	f00e f950 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Read command 2: %d\r\n", fsmc_conf.read2_cmd);
 8022c78:	4b27      	ldr	r3, [pc, #156]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c7a:	7a5b      	ldrb	r3, [r3, #9]
 8022c7c:	4619      	mov	r1, r3
 8022c7e:	4830      	ldr	r0, [pc, #192]	; (8022d40 <nand_print_fsmc_info+0x138>)
 8022c80:	f00e f94a 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Read spare command: %d\r\n", fsmc_conf.read_spare_cmd);    
 8022c84:	4b24      	ldr	r3, [pc, #144]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c86:	7a9b      	ldrb	r3, [r3, #10]
 8022c88:	4619      	mov	r1, r3
 8022c8a:	482e      	ldr	r0, [pc, #184]	; (8022d44 <nand_print_fsmc_info+0x13c>)
 8022c8c:	f00e f944 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Read ID command: %d\r\n", fsmc_conf.read_id_cmd);
 8022c90:	4b21      	ldr	r3, [pc, #132]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c92:	7adb      	ldrb	r3, [r3, #11]
 8022c94:	4619      	mov	r1, r3
 8022c96:	482c      	ldr	r0, [pc, #176]	; (8022d48 <nand_print_fsmc_info+0x140>)
 8022c98:	f00e f93e 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Reset command: %d\r\n", fsmc_conf.reset_cmd);
 8022c9c:	4b1e      	ldr	r3, [pc, #120]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022c9e:	7b1b      	ldrb	r3, [r3, #12]
 8022ca0:	4619      	mov	r1, r3
 8022ca2:	482a      	ldr	r0, [pc, #168]	; (8022d4c <nand_print_fsmc_info+0x144>)
 8022ca4:	f00e f938 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Write 1 command: %d\r\n", fsmc_conf.write1_cmd);
 8022ca8:	4b1b      	ldr	r3, [pc, #108]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022caa:	7b5b      	ldrb	r3, [r3, #13]
 8022cac:	4619      	mov	r1, r3
 8022cae:	4828      	ldr	r0, [pc, #160]	; (8022d50 <nand_print_fsmc_info+0x148>)
 8022cb0:	f00e f932 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Write 2 command: %d\r\n", fsmc_conf.write2_cmd);
 8022cb4:	4b18      	ldr	r3, [pc, #96]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022cb6:	7b9b      	ldrb	r3, [r3, #14]
 8022cb8:	4619      	mov	r1, r3
 8022cba:	4826      	ldr	r0, [pc, #152]	; (8022d54 <nand_print_fsmc_info+0x14c>)
 8022cbc:	f00e f92c 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Erase 1 command: %d\r\n", fsmc_conf.erase1_cmd);
 8022cc0:	4b15      	ldr	r3, [pc, #84]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022cc2:	7bdb      	ldrb	r3, [r3, #15]
 8022cc4:	4619      	mov	r1, r3
 8022cc6:	4824      	ldr	r0, [pc, #144]	; (8022d58 <nand_print_fsmc_info+0x150>)
 8022cc8:	f00e f926 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Erase 2 command: %d\r\n", fsmc_conf.erase2_cmd);
 8022ccc:	4b12      	ldr	r3, [pc, #72]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022cce:	7c1b      	ldrb	r3, [r3, #16]
 8022cd0:	4619      	mov	r1, r3
 8022cd2:	4822      	ldr	r0, [pc, #136]	; (8022d5c <nand_print_fsmc_info+0x154>)
 8022cd4:	f00e f920 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Status command: %d\r\n", fsmc_conf.status_cmd);
 8022cd8:	4b0f      	ldr	r3, [pc, #60]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022cda:	7c5b      	ldrb	r3, [r3, #17]
 8022cdc:	4619      	mov	r1, r3
 8022cde:	4820      	ldr	r0, [pc, #128]	; (8022d60 <nand_print_fsmc_info+0x158>)
 8022ce0:	f00e f91a 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Set feature command: %d\r\n", fsmc_conf.set_features_cmd);
 8022ce4:	4b0c      	ldr	r3, [pc, #48]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022ce6:	7c9b      	ldrb	r3, [r3, #18]
 8022ce8:	4619      	mov	r1, r3
 8022cea:	481e      	ldr	r0, [pc, #120]	; (8022d64 <nand_print_fsmc_info+0x15c>)
 8022cec:	f00e f914 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Enable ECC address: %d\r\n", fsmc_conf.enable_ecc_addr);
 8022cf0:	4b09      	ldr	r3, [pc, #36]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022cf2:	7cdb      	ldrb	r3, [r3, #19]
 8022cf4:	4619      	mov	r1, r3
 8022cf6:	481c      	ldr	r0, [pc, #112]	; (8022d68 <nand_print_fsmc_info+0x160>)
 8022cf8:	f00e f90e 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Enable ECC value: %d\r\n", fsmc_conf.enable_ecc_value);
 8022cfc:	4b06      	ldr	r3, [pc, #24]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022cfe:	7d1b      	ldrb	r3, [r3, #20]
 8022d00:	4619      	mov	r1, r3
 8022d02:	481a      	ldr	r0, [pc, #104]	; (8022d6c <nand_print_fsmc_info+0x164>)
 8022d04:	f00e f908 	bl	8030f18 <iprintf>
    DEBUG_PRINT("Disable ECC value: %d\r\n", fsmc_conf.disable_ecc_value);
 8022d08:	4b03      	ldr	r3, [pc, #12]	; (8022d18 <nand_print_fsmc_info+0x110>)
 8022d0a:	7d5b      	ldrb	r3, [r3, #21]
 8022d0c:	4619      	mov	r1, r3
 8022d0e:	4818      	ldr	r0, [pc, #96]	; (8022d70 <nand_print_fsmc_info+0x168>)
 8022d10:	f00e f902 	bl	8030f18 <iprintf>
}
 8022d14:	bf00      	nop
 8022d16:	bd80      	pop	{r7, pc}
 8022d18:	20000c48 	.word	0x20000c48
 8022d1c:	08031d60 	.word	0x08031d60
 8022d20:	08031d74 	.word	0x08031d74
 8022d24:	08031d8c 	.word	0x08031d8c
 8022d28:	08031da4 	.word	0x08031da4
 8022d2c:	08031dbc 	.word	0x08031dbc
 8022d30:	08031dd4 	.word	0x08031dd4
 8022d34:	08031de8 	.word	0x08031de8
 8022d38:	08031dfc 	.word	0x08031dfc
 8022d3c:	08031e10 	.word	0x08031e10
 8022d40:	08031e28 	.word	0x08031e28
 8022d44:	08031e40 	.word	0x08031e40
 8022d48:	08031e5c 	.word	0x08031e5c
 8022d4c:	08031e74 	.word	0x08031e74
 8022d50:	08031e88 	.word	0x08031e88
 8022d54:	08031ea0 	.word	0x08031ea0
 8022d58:	08031eb8 	.word	0x08031eb8
 8022d5c:	08031ed0 	.word	0x08031ed0
 8022d60:	08031ee8 	.word	0x08031ee8
 8022d64:	08031f00 	.word	0x08031f00
 8022d68:	08031f1c 	.word	0x08031f1c
 8022d6c:	08031f38 	.word	0x08031f38
 8022d70:	08031f50 	.word	0x08031f50

08022d74 <nand_reset>:

static void nand_reset()
{
 8022d74:	b480      	push	{r7}
 8022d76:	af00      	add	r7, sp, #0
    *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.reset_cmd;  // 发送复位命令给NAND Flash
 8022d78:	4b04      	ldr	r3, [pc, #16]	; (8022d8c <nand_reset+0x18>)
 8022d7a:	4a05      	ldr	r2, [pc, #20]	; (8022d90 <nand_reset+0x1c>)
 8022d7c:	7b12      	ldrb	r2, [r2, #12]
 8022d7e:	701a      	strb	r2, [r3, #0]
}
 8022d80:	bf00      	nop
 8022d82:	46bd      	mov	sp, r7
 8022d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022d88:	4770      	bx	lr
 8022d8a:	bf00      	nop
 8022d8c:	70010000 	.word	0x70010000
 8022d90:	20000c48 	.word	0x20000c48

08022d94 <nand_init>:

static int nand_init(void *conf, uint32_t conf_size)
{
 8022d94:	b5b0      	push	{r4, r5, r7, lr}
 8022d96:	b082      	sub	sp, #8
 8022d98:	af00      	add	r7, sp, #0
 8022d9a:	6078      	str	r0, [r7, #4]
 8022d9c:	6039      	str	r1, [r7, #0]
    if (conf_size < sizeof(fsmc_conf_t))
 8022d9e:	683b      	ldr	r3, [r7, #0]
 8022da0:	2b15      	cmp	r3, #21
 8022da2:	d802      	bhi.n	8022daa <nand_init+0x16>
        return -1;
 8022da4:	f04f 33ff 	mov.w	r3, #4294967295
 8022da8:	e015      	b.n	8022dd6 <nand_init+0x42>
   
    fsmc_conf = *(fsmc_conf_t *)conf;  // 从传入的配置结构体中获取配置参数
 8022daa:	4a0d      	ldr	r2, [pc, #52]	; (8022de0 <nand_init+0x4c>)
 8022dac:	687b      	ldr	r3, [r7, #4]
 8022dae:	4614      	mov	r4, r2
 8022db0:	461d      	mov	r5, r3
 8022db2:	6828      	ldr	r0, [r5, #0]
 8022db4:	6869      	ldr	r1, [r5, #4]
 8022db6:	68aa      	ldr	r2, [r5, #8]
 8022db8:	68eb      	ldr	r3, [r5, #12]
 8022dba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8022dbc:	6928      	ldr	r0, [r5, #16]
 8022dbe:	6020      	str	r0, [r4, #0]
 8022dc0:	8aab      	ldrh	r3, [r5, #20]
 8022dc2:	80a3      	strh	r3, [r4, #4]

    nand_gpio_init();  // 初始化GPIO引脚
 8022dc4:	f7ff fe60 	bl	8022a88 <nand_gpio_init>
    nand_fsmc_init();  // 初始化FSMC NAND Flash
 8022dc8:	f7ff feb2 	bl	8022b30 <nand_fsmc_init>
    nand_print_fsmc_info();  // 打印FSMC的配置信息
 8022dcc:	f7ff ff1c 	bl	8022c08 <nand_print_fsmc_info>
    nand_reset();  // 复位NAND Flash
 8022dd0:	f7ff ffd0 	bl	8022d74 <nand_reset>

    return 0;
 8022dd4:	2300      	movs	r3, #0
}
 8022dd6:	4618      	mov	r0, r3
 8022dd8:	3708      	adds	r7, #8
 8022dda:	46bd      	mov	sp, r7
 8022ddc:	bdb0      	pop	{r4, r5, r7, pc}
 8022dde:	bf00      	nop
 8022de0:	20000c48 	.word	0x20000c48

08022de4 <nand_uninit>:

static void nand_uninit()
{
 8022de4:	b480      	push	{r7}
 8022de6:	af00      	add	r7, sp, #0
    //TODO
}
 8022de8:	bf00      	nop
 8022dea:	46bd      	mov	sp, r7
 8022dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022df0:	4770      	bx	lr
	...

08022df4 <nand_read_status>:

static uint32_t nand_read_status()
{
 8022df4:	b480      	push	{r7}
 8022df6:	b083      	sub	sp, #12
 8022df8:	af00      	add	r7, sp, #0
    uint32_t data, status;

    *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.status_cmd;  // 发送状态命令给NAND Flash
 8022dfa:	4b11      	ldr	r3, [pc, #68]	; (8022e40 <nand_read_status+0x4c>)
 8022dfc:	4a11      	ldr	r2, [pc, #68]	; (8022e44 <nand_read_status+0x50>)
 8022dfe:	7c52      	ldrb	r2, [r2, #17]
 8022e00:	701a      	strb	r2, [r3, #0]
    data = *(__IO uint8_t *)(Bank_NAND_ADDR);
 8022e02:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8022e06:	781b      	ldrb	r3, [r3, #0]
 8022e08:	b2db      	uxtb	r3, r3
 8022e0a:	603b      	str	r3, [r7, #0]

    if ((data & NAND_ERROR) == NAND_ERROR)
 8022e0c:	683b      	ldr	r3, [r7, #0]
 8022e0e:	f003 0301 	and.w	r3, r3, #1
 8022e12:	2b00      	cmp	r3, #0
 8022e14:	d002      	beq.n	8022e1c <nand_read_status+0x28>
        status = FLASH_STATUS_ERROR;
 8022e16:	2302      	movs	r3, #2
 8022e18:	607b      	str	r3, [r7, #4]
 8022e1a:	e009      	b.n	8022e30 <nand_read_status+0x3c>
    else if ((data & NAND_READY) == NAND_READY)
 8022e1c:	683b      	ldr	r3, [r7, #0]
 8022e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8022e22:	2b00      	cmp	r3, #0
 8022e24:	d002      	beq.n	8022e2c <nand_read_status+0x38>
        status = FLASH_STATUS_READY;
 8022e26:	2300      	movs	r3, #0
 8022e28:	607b      	str	r3, [r7, #4]
 8022e2a:	e001      	b.n	8022e30 <nand_read_status+0x3c>
    else
        status = FLASH_STATUS_BUSY;
 8022e2c:	2301      	movs	r3, #1
 8022e2e:	607b      	str	r3, [r7, #4]

    return status;  // 返回NAND Flash的状态
 8022e30:	687b      	ldr	r3, [r7, #4]
}
 8022e32:	4618      	mov	r0, r3
 8022e34:	370c      	adds	r7, #12
 8022e36:	46bd      	mov	sp, r7
 8022e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022e3c:	4770      	bx	lr
 8022e3e:	bf00      	nop
 8022e40:	70010000 	.word	0x70010000
 8022e44:	20000c48 	.word	0x20000c48

08022e48 <nand_get_status>:

static uint32_t nand_get_status()
{
 8022e48:	b580      	push	{r7, lr}
 8022e4a:	b082      	sub	sp, #8
 8022e4c:	af00      	add	r7, sp, #0
    uint32_t status, timeout = 0x1000000;
 8022e4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8022e52:	603b      	str	r3, [r7, #0]

    status = nand_read_status();
 8022e54:	f7ff ffce 	bl	8022df4 <nand_read_status>
 8022e58:	6078      	str	r0, [r7, #4]

    /* 等待NAND操作完成或超时发生 */
    while (status == FLASH_STATUS_BUSY && timeout)
 8022e5a:	e005      	b.n	8022e68 <nand_get_status+0x20>
    {
        status = nand_read_status();
 8022e5c:	f7ff ffca 	bl	8022df4 <nand_read_status>
 8022e60:	6078      	str	r0, [r7, #4]
        timeout --;
 8022e62:	683b      	ldr	r3, [r7, #0]
 8022e64:	3b01      	subs	r3, #1
 8022e66:	603b      	str	r3, [r7, #0]
    while (status == FLASH_STATUS_BUSY && timeout)
 8022e68:	687b      	ldr	r3, [r7, #4]
 8022e6a:	2b01      	cmp	r3, #1
 8022e6c:	d102      	bne.n	8022e74 <nand_get_status+0x2c>
 8022e6e:	683b      	ldr	r3, [r7, #0]
 8022e70:	2b00      	cmp	r3, #0
 8022e72:	d1f3      	bne.n	8022e5c <nand_get_status+0x14>
    }

    if (!timeout)
 8022e74:	683b      	ldr	r3, [r7, #0]
 8022e76:	2b00      	cmp	r3, #0
 8022e78:	d101      	bne.n	8022e7e <nand_get_status+0x36>
        status = FLASH_STATUS_TIMEOUT;
 8022e7a:	2303      	movs	r3, #3
 8022e7c:	607b      	str	r3, [r7, #4]

    return status;  // 返回NAND Flash的最终状态
 8022e7e:	687b      	ldr	r3, [r7, #4]
}
 8022e80:	4618      	mov	r0, r3
 8022e82:	3708      	adds	r7, #8
 8022e84:	46bd      	mov	sp, r7
 8022e86:	bd80      	pop	{r7, pc}

08022e88 <nand_read_id>:

// 从NAND Flash读取ID
static void nand_read_id(chip_id_t *nand_id)
{
 8022e88:	b480      	push	{r7}
 8022e8a:	b085      	sub	sp, #20
 8022e8c:	af00      	add	r7, sp, #0
 8022e8e:	6078      	str	r0, [r7, #4]
    uint32_t data = 0;
 8022e90:	2300      	movs	r3, #0
 8022e92:	60fb      	str	r3, [r7, #12]

    *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.read_id_cmd;  // 发送读取ID的命令给NAND Flash
 8022e94:	4b17      	ldr	r3, [pc, #92]	; (8022ef4 <nand_read_id+0x6c>)
 8022e96:	4a18      	ldr	r2, [pc, #96]	; (8022ef8 <nand_read_id+0x70>)
 8022e98:	7ad2      	ldrb	r2, [r2, #11]
 8022e9a:	701a      	strb	r2, [r3, #0]
    *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022e9c:	4b17      	ldr	r3, [pc, #92]	; (8022efc <nand_read_id+0x74>)
 8022e9e:	2200      	movs	r2, #0
 8022ea0:	701a      	strb	r2, [r3, #0]

    /* 从NAND Flash读取ID的序列 */
    data = *(__IO uint32_t *)(Bank_NAND_ADDR | DATA_AREA);
 8022ea2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8022ea6:	681b      	ldr	r3, [r3, #0]
 8022ea8:	60fb      	str	r3, [r7, #12]
    nand_id->maker_id   = ADDR_1st_CYCLE(data);  // 读取制造商ID
 8022eaa:	68fb      	ldr	r3, [r7, #12]
 8022eac:	b2da      	uxtb	r2, r3
 8022eae:	687b      	ldr	r3, [r7, #4]
 8022eb0:	701a      	strb	r2, [r3, #0]
    nand_id->device_id  = ADDR_2nd_CYCLE(data);  // 读取设备ID
 8022eb2:	68fb      	ldr	r3, [r7, #12]
 8022eb4:	0a1b      	lsrs	r3, r3, #8
 8022eb6:	b2da      	uxtb	r2, r3
 8022eb8:	687b      	ldr	r3, [r7, #4]
 8022eba:	705a      	strb	r2, [r3, #1]
    nand_id->third_id   = ADDR_3rd_CYCLE(data);  // 读取第三个ID
 8022ebc:	68fb      	ldr	r3, [r7, #12]
 8022ebe:	0c1b      	lsrs	r3, r3, #16
 8022ec0:	b2da      	uxtb	r2, r3
 8022ec2:	687b      	ldr	r3, [r7, #4]
 8022ec4:	709a      	strb	r2, [r3, #2]
    nand_id->fourth_id  = ADDR_4th_CYCLE(data);  // 读取第四个ID
 8022ec6:	68fb      	ldr	r3, [r7, #12]
 8022ec8:	0e1b      	lsrs	r3, r3, #24
 8022eca:	b2da      	uxtb	r2, r3
 8022ecc:	687b      	ldr	r3, [r7, #4]
 8022ece:	70da      	strb	r2, [r3, #3]

    data = *((__IO uint32_t *)(Bank_NAND_ADDR | DATA_AREA) + 1);
 8022ed0:	4b0b      	ldr	r3, [pc, #44]	; (8022f00 <nand_read_id+0x78>)
 8022ed2:	681b      	ldr	r3, [r3, #0]
 8022ed4:	60fb      	str	r3, [r7, #12]
    nand_id->fifth_id   = ADDR_1st_CYCLE(data);  // 读取第五个ID
 8022ed6:	68fb      	ldr	r3, [r7, #12]
 8022ed8:	b2da      	uxtb	r2, r3
 8022eda:	687b      	ldr	r3, [r7, #4]
 8022edc:	711a      	strb	r2, [r3, #4]
    nand_id->sixth_id   = ADDR_2nd_CYCLE(data);  // 读取第六个ID
 8022ede:	68fb      	ldr	r3, [r7, #12]
 8022ee0:	0a1b      	lsrs	r3, r3, #8
 8022ee2:	b2da      	uxtb	r2, r3
 8022ee4:	687b      	ldr	r3, [r7, #4]
 8022ee6:	715a      	strb	r2, [r3, #5]
}
 8022ee8:	bf00      	nop
 8022eea:	3714      	adds	r7, #20
 8022eec:	46bd      	mov	sp, r7
 8022eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ef2:	4770      	bx	lr
 8022ef4:	70010000 	.word	0x70010000
 8022ef8:	20000c48 	.word	0x20000c48
 8022efc:	70020000 	.word	0x70020000
 8022f00:	70000004 	.word	0x70000004

08022f04 <nand_write_page_async>:

// 异步方式写入NAND Flash的页数据
static void nand_write_page_async(uint8_t *buf, uint32_t page, uint32_t page_size)
{
 8022f04:	b480      	push	{r7}
 8022f06:	b087      	sub	sp, #28
 8022f08:	af00      	add	r7, sp, #0
 8022f0a:	60f8      	str	r0, [r7, #12]
 8022f0c:	60b9      	str	r1, [r7, #8]
 8022f0e:	607a      	str	r2, [r7, #4]
    uint32_t i;

    *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.write1_cmd;  // 发送写入命令给NAND Flash
 8022f10:	4b4c      	ldr	r3, [pc, #304]	; (8023044 <nand_write_page_async+0x140>)
 8022f12:	4a4d      	ldr	r2, [pc, #308]	; (8023048 <nand_write_page_async+0x144>)
 8022f14:	7b52      	ldrb	r2, [r2, #13]
 8022f16:	701a      	strb	r2, [r3, #0]

    switch (fsmc_conf.col_cycles)
 8022f18:	4b4b      	ldr	r3, [pc, #300]	; (8023048 <nand_write_page_async+0x144>)
 8022f1a:	79db      	ldrb	r3, [r3, #7]
 8022f1c:	3b01      	subs	r3, #1
 8022f1e:	2b03      	cmp	r3, #3
 8022f20:	d82c      	bhi.n	8022f7c <nand_write_page_async+0x78>
 8022f22:	a201      	add	r2, pc, #4	; (adr r2, 8022f28 <nand_write_page_async+0x24>)
 8022f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022f28:	08022f39 	.word	0x08022f39
 8022f2c:	08022f41 	.word	0x08022f41
 8022f30:	08022f4f 	.word	0x08022f4f
 8022f34:	08022f63 	.word	0x08022f63
    {
    case 1:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f38:	4b44      	ldr	r3, [pc, #272]	; (802304c <nand_write_page_async+0x148>)
 8022f3a:	2200      	movs	r2, #0
 8022f3c:	701a      	strb	r2, [r3, #0]
        break;
 8022f3e:	e01e      	b.n	8022f7e <nand_write_page_async+0x7a>
    case 2:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f40:	4b42      	ldr	r3, [pc, #264]	; (802304c <nand_write_page_async+0x148>)
 8022f42:	2200      	movs	r2, #0
 8022f44:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f46:	4b41      	ldr	r3, [pc, #260]	; (802304c <nand_write_page_async+0x148>)
 8022f48:	2200      	movs	r2, #0
 8022f4a:	701a      	strb	r2, [r3, #0]
        break;
 8022f4c:	e017      	b.n	8022f7e <nand_write_page_async+0x7a>
    case 3:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f4e:	4b3f      	ldr	r3, [pc, #252]	; (802304c <nand_write_page_async+0x148>)
 8022f50:	2200      	movs	r2, #0
 8022f52:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f54:	4b3d      	ldr	r3, [pc, #244]	; (802304c <nand_write_page_async+0x148>)
 8022f56:	2200      	movs	r2, #0
 8022f58:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f5a:	4b3c      	ldr	r3, [pc, #240]	; (802304c <nand_write_page_async+0x148>)
 8022f5c:	2200      	movs	r2, #0
 8022f5e:	701a      	strb	r2, [r3, #0]
        break;
 8022f60:	e00d      	b.n	8022f7e <nand_write_page_async+0x7a>
    case 4:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f62:	4b3a      	ldr	r3, [pc, #232]	; (802304c <nand_write_page_async+0x148>)
 8022f64:	2200      	movs	r2, #0
 8022f66:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f68:	4b38      	ldr	r3, [pc, #224]	; (802304c <nand_write_page_async+0x148>)
 8022f6a:	2200      	movs	r2, #0
 8022f6c:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f6e:	4b37      	ldr	r3, [pc, #220]	; (802304c <nand_write_page_async+0x148>)
 8022f70:	2200      	movs	r2, #0
 8022f72:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = 0x00;
 8022f74:	4b35      	ldr	r3, [pc, #212]	; (802304c <nand_write_page_async+0x148>)
 8022f76:	2200      	movs	r2, #0
 8022f78:	701a      	strb	r2, [r3, #0]
        break;
 8022f7a:	e000      	b.n	8022f7e <nand_write_page_async+0x7a>
    default:
        break;
 8022f7c:	bf00      	nop
    }

    switch (fsmc_conf.row_cycles)
 8022f7e:	4b32      	ldr	r3, [pc, #200]	; (8023048 <nand_write_page_async+0x144>)
 8022f80:	799b      	ldrb	r3, [r3, #6]
 8022f82:	3b01      	subs	r3, #1
 8022f84:	2b03      	cmp	r3, #3
 8022f86:	d83d      	bhi.n	8023004 <nand_write_page_async+0x100>
 8022f88:	a201      	add	r2, pc, #4	; (adr r2, 8022f90 <nand_write_page_async+0x8c>)
 8022f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022f8e:	bf00      	nop
 8022f90:	08022fa1 	.word	0x08022fa1
 8022f94:	08022fab 	.word	0x08022fab
 8022f98:	08022fbf 	.word	0x08022fbf
 8022f9c:	08022fdd 	.word	0x08022fdd
    {
    case 1:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);
 8022fa0:	4b2a      	ldr	r3, [pc, #168]	; (802304c <nand_write_page_async+0x148>)
 8022fa2:	68ba      	ldr	r2, [r7, #8]
 8022fa4:	b2d2      	uxtb	r2, r2
 8022fa6:	701a      	strb	r2, [r3, #0]
        break;
 8022fa8:	e02d      	b.n	8023006 <nand_write_page_async+0x102>
    case 2:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);
 8022faa:	4b28      	ldr	r3, [pc, #160]	; (802304c <nand_write_page_async+0x148>)
 8022fac:	68ba      	ldr	r2, [r7, #8]
 8022fae:	b2d2      	uxtb	r2, r2
 8022fb0:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);
 8022fb2:	68bb      	ldr	r3, [r7, #8]
 8022fb4:	0a1a      	lsrs	r2, r3, #8
 8022fb6:	4b25      	ldr	r3, [pc, #148]	; (802304c <nand_write_page_async+0x148>)
 8022fb8:	b2d2      	uxtb	r2, r2
 8022fba:	701a      	strb	r2, [r3, #0]
        break;
 8022fbc:	e023      	b.n	8023006 <nand_write_page_async+0x102>
    case 3:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);
 8022fbe:	4b23      	ldr	r3, [pc, #140]	; (802304c <nand_write_page_async+0x148>)
 8022fc0:	68ba      	ldr	r2, [r7, #8]
 8022fc2:	b2d2      	uxtb	r2, r2
 8022fc4:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);
 8022fc6:	68bb      	ldr	r3, [r7, #8]
 8022fc8:	0a1a      	lsrs	r2, r3, #8
 8022fca:	4b20      	ldr	r3, [pc, #128]	; (802304c <nand_write_page_async+0x148>)
 8022fcc:	b2d2      	uxtb	r2, r2
 8022fce:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page);
 8022fd0:	68bb      	ldr	r3, [r7, #8]
 8022fd2:	0c1a      	lsrs	r2, r3, #16
 8022fd4:	4b1d      	ldr	r3, [pc, #116]	; (802304c <nand_write_page_async+0x148>)
 8022fd6:	b2d2      	uxtb	r2, r2
 8022fd8:	701a      	strb	r2, [r3, #0]
        break;
 8022fda:	e014      	b.n	8023006 <nand_write_page_async+0x102>
    case 4:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);
 8022fdc:	4b1b      	ldr	r3, [pc, #108]	; (802304c <nand_write_page_async+0x148>)
 8022fde:	68ba      	ldr	r2, [r7, #8]
 8022fe0:	b2d2      	uxtb	r2, r2
 8022fe2:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);
 8022fe4:	68bb      	ldr	r3, [r7, #8]
 8022fe6:	0a1a      	lsrs	r2, r3, #8
 8022fe8:	4b18      	ldr	r3, [pc, #96]	; (802304c <nand_write_page_async+0x148>)
 8022fea:	b2d2      	uxtb	r2, r2
 8022fec:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page);
 8022fee:	68bb      	ldr	r3, [r7, #8]
 8022ff0:	0c1a      	lsrs	r2, r3, #16
 8022ff2:	4b16      	ldr	r3, [pc, #88]	; (802304c <nand_write_page_async+0x148>)
 8022ff4:	b2d2      	uxtb	r2, r2
 8022ff6:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_4th_CYCLE(page);
 8022ff8:	68bb      	ldr	r3, [r7, #8]
 8022ffa:	0e1a      	lsrs	r2, r3, #24
 8022ffc:	4b13      	ldr	r3, [pc, #76]	; (802304c <nand_write_page_async+0x148>)
 8022ffe:	b2d2      	uxtb	r2, r2
 8023000:	701a      	strb	r2, [r3, #0]
        break;
 8023002:	e000      	b.n	8023006 <nand_write_page_async+0x102>
    default:
        break;
 8023004:	bf00      	nop
    }

    for(i = 0; i < page_size; i++)
 8023006:	2300      	movs	r3, #0
 8023008:	617b      	str	r3, [r7, #20]
 802300a:	e009      	b.n	8023020 <nand_write_page_async+0x11c>
        *(__IO uint8_t *)(Bank_NAND_ADDR | DATA_AREA) = buf[i];  // 逐字节写入数据到NAND Flash的数据区
 802300c:	68fa      	ldr	r2, [r7, #12]
 802300e:	697b      	ldr	r3, [r7, #20]
 8023010:	4413      	add	r3, r2
 8023012:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8023016:	781b      	ldrb	r3, [r3, #0]
 8023018:	7013      	strb	r3, [r2, #0]
    for(i = 0; i < page_size; i++)
 802301a:	697b      	ldr	r3, [r7, #20]
 802301c:	3301      	adds	r3, #1
 802301e:	617b      	str	r3, [r7, #20]
 8023020:	697a      	ldr	r2, [r7, #20]
 8023022:	687b      	ldr	r3, [r7, #4]
 8023024:	429a      	cmp	r2, r3
 8023026:	d3f1      	bcc.n	802300c <nand_write_page_async+0x108>

    if (fsmc_conf.write2_cmd != UNDEFINED_CMD)
 8023028:	4b07      	ldr	r3, [pc, #28]	; (8023048 <nand_write_page_async+0x144>)
 802302a:	7b9b      	ldrb	r3, [r3, #14]
 802302c:	2bff      	cmp	r3, #255	; 0xff
 802302e:	d003      	beq.n	8023038 <nand_write_page_async+0x134>
        *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.write2_cmd;  // 发送写入命令2给NAND Flash
 8023030:	4b04      	ldr	r3, [pc, #16]	; (8023044 <nand_write_page_async+0x140>)
 8023032:	4a05      	ldr	r2, [pc, #20]	; (8023048 <nand_write_page_async+0x144>)
 8023034:	7b92      	ldrb	r2, [r2, #14]
 8023036:	701a      	strb	r2, [r3, #0]
}
 8023038:	bf00      	nop
 802303a:	371c      	adds	r7, #28
 802303c:	46bd      	mov	sp, r7
 802303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023042:	4770      	bx	lr
 8023044:	70010000 	.word	0x70010000
 8023048:	20000c48 	.word	0x20000c48
 802304c:	70020000 	.word	0x70020000

08023050 <nand_read_data>:

// 从NAND Flash读取数据
static uint32_t nand_read_data(uint8_t *buf, uint32_t page, uint32_t page_offset, uint32_t data_size)
{
 8023050:	b580      	push	{r7, lr}
 8023052:	b086      	sub	sp, #24
 8023054:	af00      	add	r7, sp, #0
 8023056:	60f8      	str	r0, [r7, #12]
 8023058:	60b9      	str	r1, [r7, #8]
 802305a:	607a      	str	r2, [r7, #4]
 802305c:	603b      	str	r3, [r7, #0]
    uint32_t i;

    *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.read1_cmd;  // 发送读取命令给NAND Flash
 802305e:	4b55      	ldr	r3, [pc, #340]	; (80231b4 <nand_read_data+0x164>)
 8023060:	4a55      	ldr	r2, [pc, #340]	; (80231b8 <nand_read_data+0x168>)
 8023062:	7a12      	ldrb	r2, [r2, #8]
 8023064:	701a      	strb	r2, [r3, #0]

    switch (fsmc_conf.col_cycles)
 8023066:	4b54      	ldr	r3, [pc, #336]	; (80231b8 <nand_read_data+0x168>)
 8023068:	79db      	ldrb	r3, [r3, #7]
 802306a:	3b01      	subs	r3, #1
 802306c:	2b03      	cmp	r3, #3
 802306e:	d83c      	bhi.n	80230ea <nand_read_data+0x9a>
 8023070:	a201      	add	r2, pc, #4	; (adr r2, 8023078 <nand_read_data+0x28>)
 8023072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023076:	bf00      	nop
 8023078:	08023089 	.word	0x08023089
 802307c:	08023093 	.word	0x08023093
 8023080:	080230a7 	.word	0x080230a7
 8023084:	080230c5 	.word	0x080230c5
    {
    case 1:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page_offset);
 8023088:	4b4c      	ldr	r3, [pc, #304]	; (80231bc <nand_read_data+0x16c>)
 802308a:	687a      	ldr	r2, [r7, #4]
 802308c:	b2d2      	uxtb	r2, r2
 802308e:	701a      	strb	r2, [r3, #0]
        break;
 8023090:	e02c      	b.n	80230ec <nand_read_data+0x9c>
    case 2:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page_offset);
 8023092:	4b4a      	ldr	r3, [pc, #296]	; (80231bc <nand_read_data+0x16c>)
 8023094:	687a      	ldr	r2, [r7, #4]
 8023096:	b2d2      	uxtb	r2, r2
 8023098:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page_offset);
 802309a:	687b      	ldr	r3, [r7, #4]
 802309c:	0a1a      	lsrs	r2, r3, #8
 802309e:	4b47      	ldr	r3, [pc, #284]	; (80231bc <nand_read_data+0x16c>)
 80230a0:	b2d2      	uxtb	r2, r2
 80230a2:	701a      	strb	r2, [r3, #0]
        break;
 80230a4:	e022      	b.n	80230ec <nand_read_data+0x9c>
    case 3:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page_offset);
 80230a6:	4b45      	ldr	r3, [pc, #276]	; (80231bc <nand_read_data+0x16c>)
 80230a8:	687a      	ldr	r2, [r7, #4]
 80230aa:	b2d2      	uxtb	r2, r2
 80230ac:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page_offset);
 80230ae:	687b      	ldr	r3, [r7, #4]
 80230b0:	0a1a      	lsrs	r2, r3, #8
 80230b2:	4b42      	ldr	r3, [pc, #264]	; (80231bc <nand_read_data+0x16c>)
 80230b4:	b2d2      	uxtb	r2, r2
 80230b6:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page_offset);
 80230b8:	687b      	ldr	r3, [r7, #4]
 80230ba:	0c1a      	lsrs	r2, r3, #16
 80230bc:	4b3f      	ldr	r3, [pc, #252]	; (80231bc <nand_read_data+0x16c>)
 80230be:	b2d2      	uxtb	r2, r2
 80230c0:	701a      	strb	r2, [r3, #0]
        break;
 80230c2:	e013      	b.n	80230ec <nand_read_data+0x9c>
    case 4:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page_offset);
 80230c4:	4b3d      	ldr	r3, [pc, #244]	; (80231bc <nand_read_data+0x16c>)
 80230c6:	687a      	ldr	r2, [r7, #4]
 80230c8:	b2d2      	uxtb	r2, r2
 80230ca:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page_offset);
 80230cc:	687b      	ldr	r3, [r7, #4]
 80230ce:	0a1a      	lsrs	r2, r3, #8
 80230d0:	4b3a      	ldr	r3, [pc, #232]	; (80231bc <nand_read_data+0x16c>)
 80230d2:	b2d2      	uxtb	r2, r2
 80230d4:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page_offset);
 80230d6:	687b      	ldr	r3, [r7, #4]
 80230d8:	0c1a      	lsrs	r2, r3, #16
 80230da:	4b38      	ldr	r3, [pc, #224]	; (80231bc <nand_read_data+0x16c>)
 80230dc:	b2d2      	uxtb	r2, r2
 80230de:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_4th_CYCLE(page_offset);
 80230e0:	687b      	ldr	r3, [r7, #4]
 80230e2:	0e1a      	lsrs	r2, r3, #24
 80230e4:	4b35      	ldr	r3, [pc, #212]	; (80231bc <nand_read_data+0x16c>)
 80230e6:	b2d2      	uxtb	r2, r2
 80230e8:	701a      	strb	r2, [r3, #0]
    default:
        break;
 80230ea:	bf00      	nop
    }

    switch (fsmc_conf.row_cycles)
 80230ec:	4b32      	ldr	r3, [pc, #200]	; (80231b8 <nand_read_data+0x168>)
 80230ee:	799b      	ldrb	r3, [r3, #6]
 80230f0:	3b01      	subs	r3, #1
 80230f2:	2b03      	cmp	r3, #3
 80230f4:	d83c      	bhi.n	8023170 <nand_read_data+0x120>
 80230f6:	a201      	add	r2, pc, #4	; (adr r2, 80230fc <nand_read_data+0xac>)
 80230f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80230fc:	0802310d 	.word	0x0802310d
 8023100:	08023117 	.word	0x08023117
 8023104:	0802312b 	.word	0x0802312b
 8023108:	08023149 	.word	0x08023149
    {
    case 1:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);
 802310c:	4b2b      	ldr	r3, [pc, #172]	; (80231bc <nand_read_data+0x16c>)
 802310e:	68ba      	ldr	r2, [r7, #8]
 8023110:	b2d2      	uxtb	r2, r2
 8023112:	701a      	strb	r2, [r3, #0]
        break;
 8023114:	e02d      	b.n	8023172 <nand_read_data+0x122>
    case 2:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);
 8023116:	4b29      	ldr	r3, [pc, #164]	; (80231bc <nand_read_data+0x16c>)
 8023118:	68ba      	ldr	r2, [r7, #8]
 802311a:	b2d2      	uxtb	r2, r2
 802311c:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);
 802311e:	68bb      	ldr	r3, [r7, #8]
 8023120:	0a1a      	lsrs	r2, r3, #8
 8023122:	4b26      	ldr	r3, [pc, #152]	; (80231bc <nand_read_data+0x16c>)
 8023124:	b2d2      	uxtb	r2, r2
 8023126:	701a      	strb	r2, [r3, #0]
        break;
 8023128:	e023      	b.n	8023172 <nand_read_data+0x122>
    case 3:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);
 802312a:	4b24      	ldr	r3, [pc, #144]	; (80231bc <nand_read_data+0x16c>)
 802312c:	68ba      	ldr	r2, [r7, #8]
 802312e:	b2d2      	uxtb	r2, r2
 8023130:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);
 8023132:	68bb      	ldr	r3, [r7, #8]
 8023134:	0a1a      	lsrs	r2, r3, #8
 8023136:	4b21      	ldr	r3, [pc, #132]	; (80231bc <nand_read_data+0x16c>)
 8023138:	b2d2      	uxtb	r2, r2
 802313a:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page);
 802313c:	68bb      	ldr	r3, [r7, #8]
 802313e:	0c1a      	lsrs	r2, r3, #16
 8023140:	4b1e      	ldr	r3, [pc, #120]	; (80231bc <nand_read_data+0x16c>)
 8023142:	b2d2      	uxtb	r2, r2
 8023144:	701a      	strb	r2, [r3, #0]
        break;
 8023146:	e014      	b.n	8023172 <nand_read_data+0x122>
    case 4:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);
 8023148:	4b1c      	ldr	r3, [pc, #112]	; (80231bc <nand_read_data+0x16c>)
 802314a:	68ba      	ldr	r2, [r7, #8]
 802314c:	b2d2      	uxtb	r2, r2
 802314e:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);
 8023150:	68bb      	ldr	r3, [r7, #8]
 8023152:	0a1a      	lsrs	r2, r3, #8
 8023154:	4b19      	ldr	r3, [pc, #100]	; (80231bc <nand_read_data+0x16c>)
 8023156:	b2d2      	uxtb	r2, r2
 8023158:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page);
 802315a:	68bb      	ldr	r3, [r7, #8]
 802315c:	0c1a      	lsrs	r2, r3, #16
 802315e:	4b17      	ldr	r3, [pc, #92]	; (80231bc <nand_read_data+0x16c>)
 8023160:	b2d2      	uxtb	r2, r2
 8023162:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_4th_CYCLE(page);
 8023164:	68bb      	ldr	r3, [r7, #8]
 8023166:	0e1a      	lsrs	r2, r3, #24
 8023168:	4b14      	ldr	r3, [pc, #80]	; (80231bc <nand_read_data+0x16c>)
 802316a:	b2d2      	uxtb	r2, r2
 802316c:	701a      	strb	r2, [r3, #0]
        break;
 802316e:	e000      	b.n	8023172 <nand_read_data+0x122>
    default:
        break;
 8023170:	bf00      	nop
    }

    if (fsmc_conf.read2_cmd != UNDEFINED_CMD)
 8023172:	4b11      	ldr	r3, [pc, #68]	; (80231b8 <nand_read_data+0x168>)
 8023174:	7a5b      	ldrb	r3, [r3, #9]
 8023176:	2bff      	cmp	r3, #255	; 0xff
 8023178:	d003      	beq.n	8023182 <nand_read_data+0x132>
        *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.read2_cmd;  // 发送读取命令2给NAND Flash
 802317a:	4b0e      	ldr	r3, [pc, #56]	; (80231b4 <nand_read_data+0x164>)
 802317c:	4a0e      	ldr	r2, [pc, #56]	; (80231b8 <nand_read_data+0x168>)
 802317e:	7a52      	ldrb	r2, [r2, #9]
 8023180:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < data_size; i++)
 8023182:	2300      	movs	r3, #0
 8023184:	617b      	str	r3, [r7, #20]
 8023186:	e00a      	b.n	802319e <nand_read_data+0x14e>
        buf[i] = *(__IO uint8_t *)(Bank_NAND_ADDR | DATA_AREA);  // 逐字节从NAND Flash的数据区读取数据
 8023188:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 802318c:	68fa      	ldr	r2, [r7, #12]
 802318e:	697b      	ldr	r3, [r7, #20]
 8023190:	4413      	add	r3, r2
 8023192:	780a      	ldrb	r2, [r1, #0]
 8023194:	b2d2      	uxtb	r2, r2
 8023196:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < data_size; i++)
 8023198:	697b      	ldr	r3, [r7, #20]
 802319a:	3301      	adds	r3, #1
 802319c:	617b      	str	r3, [r7, #20]
 802319e:	697a      	ldr	r2, [r7, #20]
 80231a0:	683b      	ldr	r3, [r7, #0]
 80231a2:	429a      	cmp	r2, r3
 80231a4:	d3f0      	bcc.n	8023188 <nand_read_data+0x138>

    return nand_get_status();  // 获取NAND Flash的状态
 80231a6:	f7ff fe4f 	bl	8022e48 <nand_get_status>
 80231aa:	4603      	mov	r3, r0
}
 80231ac:	4618      	mov	r0, r3
 80231ae:	3718      	adds	r7, #24
 80231b0:	46bd      	mov	sp, r7
 80231b2:	bd80      	pop	{r7, pc}
 80231b4:	70010000 	.word	0x70010000
 80231b8:	20000c48 	.word	0x20000c48
 80231bc:	70020000 	.word	0x70020000

080231c0 <nand_read_page>:

// 从NAND Flash读取数据页
static uint32_t nand_read_page(uint8_t *buf, uint32_t page, uint32_t page_size)
{
 80231c0:	b580      	push	{r7, lr}
 80231c2:	b084      	sub	sp, #16
 80231c4:	af00      	add	r7, sp, #0
 80231c6:	60f8      	str	r0, [r7, #12]
 80231c8:	60b9      	str	r1, [r7, #8]
 80231ca:	607a      	str	r2, [r7, #4]
    return nand_read_data(buf, page, 0, page_size);
 80231cc:	687b      	ldr	r3, [r7, #4]
 80231ce:	2200      	movs	r2, #0
 80231d0:	68b9      	ldr	r1, [r7, #8]
 80231d2:	68f8      	ldr	r0, [r7, #12]
 80231d4:	f7ff ff3c 	bl	8023050 <nand_read_data>
 80231d8:	4603      	mov	r3, r0
}
 80231da:	4618      	mov	r0, r3
 80231dc:	3710      	adds	r7, #16
 80231de:	46bd      	mov	sp, r7
 80231e0:	bd80      	pop	{r7, pc}
	...

080231e4 <nand_read_spare_data>:

// 从NAND Flash读取备用数据
static uint32_t nand_read_spare_data(uint8_t *buf, uint32_t page, uint32_t offset, uint32_t data_size)
{
 80231e4:	b580      	push	{r7, lr}
 80231e6:	b086      	sub	sp, #24
 80231e8:	af00      	add	r7, sp, #0
 80231ea:	60f8      	str	r0, [r7, #12]
 80231ec:	60b9      	str	r1, [r7, #8]
 80231ee:	607a      	str	r2, [r7, #4]
 80231f0:	603b      	str	r3, [r7, #0]
    uint32_t i;

    if (fsmc_conf.read_spare_cmd == UNDEFINED_CMD)
 80231f2:	4b54      	ldr	r3, [pc, #336]	; (8023344 <nand_read_spare_data+0x160>)
 80231f4:	7a9b      	ldrb	r3, [r3, #10]
 80231f6:	2bff      	cmp	r3, #255	; 0xff
 80231f8:	d101      	bne.n	80231fe <nand_read_spare_data+0x1a>
        return FLASH_STATUS_INVALID_CMD;
 80231fa:	2304      	movs	r3, #4
 80231fc:	e09e      	b.n	802333c <nand_read_spare_data+0x158>

    *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.read_spare_cmd;  // 发送读取备用数据命令给NAND Flash
 80231fe:	4b52      	ldr	r3, [pc, #328]	; (8023348 <nand_read_spare_data+0x164>)
 8023200:	4a50      	ldr	r2, [pc, #320]	; (8023344 <nand_read_spare_data+0x160>)
 8023202:	7a92      	ldrb	r2, [r2, #10]
 8023204:	701a      	strb	r2, [r3, #0]

    switch (fsmc_conf.col_cycles)
 8023206:	4b4f      	ldr	r3, [pc, #316]	; (8023344 <nand_read_spare_data+0x160>)
 8023208:	79db      	ldrb	r3, [r3, #7]
 802320a:	3b01      	subs	r3, #1
 802320c:	2b03      	cmp	r3, #3
 802320e:	d83c      	bhi.n	802328a <nand_read_spare_data+0xa6>
 8023210:	a201      	add	r2, pc, #4	; (adr r2, 8023218 <nand_read_spare_data+0x34>)
 8023212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023216:	bf00      	nop
 8023218:	08023229 	.word	0x08023229
 802321c:	08023233 	.word	0x08023233
 8023220:	08023247 	.word	0x08023247
 8023224:	08023265 	.word	0x08023265
    {
    case 1:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(offset);  // 发送列地址的第1个周期
 8023228:	4b48      	ldr	r3, [pc, #288]	; (802334c <nand_read_spare_data+0x168>)
 802322a:	687a      	ldr	r2, [r7, #4]
 802322c:	b2d2      	uxtb	r2, r2
 802322e:	701a      	strb	r2, [r3, #0]
        break;
 8023230:	e02c      	b.n	802328c <nand_read_spare_data+0xa8>
    case 2:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(offset);  // 发送列地址的第1个周期
 8023232:	4b46      	ldr	r3, [pc, #280]	; (802334c <nand_read_spare_data+0x168>)
 8023234:	687a      	ldr	r2, [r7, #4]
 8023236:	b2d2      	uxtb	r2, r2
 8023238:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(offset);  // 发送列地址的第2个周期
 802323a:	687b      	ldr	r3, [r7, #4]
 802323c:	0a1a      	lsrs	r2, r3, #8
 802323e:	4b43      	ldr	r3, [pc, #268]	; (802334c <nand_read_spare_data+0x168>)
 8023240:	b2d2      	uxtb	r2, r2
 8023242:	701a      	strb	r2, [r3, #0]
        break;
 8023244:	e022      	b.n	802328c <nand_read_spare_data+0xa8>
    case 3:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(offset);  // 发送列地址的第1个周期
 8023246:	4b41      	ldr	r3, [pc, #260]	; (802334c <nand_read_spare_data+0x168>)
 8023248:	687a      	ldr	r2, [r7, #4]
 802324a:	b2d2      	uxtb	r2, r2
 802324c:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(offset);  // 发送列地址的第2个周期
 802324e:	687b      	ldr	r3, [r7, #4]
 8023250:	0a1a      	lsrs	r2, r3, #8
 8023252:	4b3e      	ldr	r3, [pc, #248]	; (802334c <nand_read_spare_data+0x168>)
 8023254:	b2d2      	uxtb	r2, r2
 8023256:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(offset);  // 发送列地址的第3个周期
 8023258:	687b      	ldr	r3, [r7, #4]
 802325a:	0c1a      	lsrs	r2, r3, #16
 802325c:	4b3b      	ldr	r3, [pc, #236]	; (802334c <nand_read_spare_data+0x168>)
 802325e:	b2d2      	uxtb	r2, r2
 8023260:	701a      	strb	r2, [r3, #0]
        break;
 8023262:	e013      	b.n	802328c <nand_read_spare_data+0xa8>
    case 4:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(offset);  // 发送列地址的第1个周期
 8023264:	4b39      	ldr	r3, [pc, #228]	; (802334c <nand_read_spare_data+0x168>)
 8023266:	687a      	ldr	r2, [r7, #4]
 8023268:	b2d2      	uxtb	r2, r2
 802326a:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(offset);  // 发送列地址的第2个周期
 802326c:	687b      	ldr	r3, [r7, #4]
 802326e:	0a1a      	lsrs	r2, r3, #8
 8023270:	4b36      	ldr	r3, [pc, #216]	; (802334c <nand_read_spare_data+0x168>)
 8023272:	b2d2      	uxtb	r2, r2
 8023274:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(offset);  // 发送列地址的第3个周期
 8023276:	687b      	ldr	r3, [r7, #4]
 8023278:	0c1a      	lsrs	r2, r3, #16
 802327a:	4b34      	ldr	r3, [pc, #208]	; (802334c <nand_read_spare_data+0x168>)
 802327c:	b2d2      	uxtb	r2, r2
 802327e:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_4th_CYCLE(offset);  // 发送列地址的第4个周期
 8023280:	687b      	ldr	r3, [r7, #4]
 8023282:	0e1a      	lsrs	r2, r3, #24
 8023284:	4b31      	ldr	r3, [pc, #196]	; (802334c <nand_read_spare_data+0x168>)
 8023286:	b2d2      	uxtb	r2, r2
 8023288:	701a      	strb	r2, [r3, #0]
    default:
        break;
 802328a:	bf00      	nop
    }

    switch (fsmc_conf.row_cycles)
 802328c:	4b2d      	ldr	r3, [pc, #180]	; (8023344 <nand_read_spare_data+0x160>)
 802328e:	799b      	ldrb	r3, [r3, #6]
 8023290:	3b01      	subs	r3, #1
 8023292:	2b03      	cmp	r3, #3
 8023294:	d83c      	bhi.n	8023310 <nand_read_spare_data+0x12c>
 8023296:	a201      	add	r2, pc, #4	; (adr r2, 802329c <nand_read_spare_data+0xb8>)
 8023298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802329c:	080232ad 	.word	0x080232ad
 80232a0:	080232b7 	.word	0x080232b7
 80232a4:	080232cb 	.word	0x080232cb
 80232a8:	080232e9 	.word	0x080232e9
    {
    case 1:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);  // 发送行地址的第1个周期
 80232ac:	4b27      	ldr	r3, [pc, #156]	; (802334c <nand_read_spare_data+0x168>)
 80232ae:	68ba      	ldr	r2, [r7, #8]
 80232b0:	b2d2      	uxtb	r2, r2
 80232b2:	701a      	strb	r2, [r3, #0]
        break;
 80232b4:	e02d      	b.n	8023312 <nand_read_spare_data+0x12e>
    case 2:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);  // 发送行地址的第1个周期
 80232b6:	4b25      	ldr	r3, [pc, #148]	; (802334c <nand_read_spare_data+0x168>)
 80232b8:	68ba      	ldr	r2, [r7, #8]
 80232ba:	b2d2      	uxtb	r2, r2
 80232bc:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);  // 发送行地址的第2个周期
 80232be:	68bb      	ldr	r3, [r7, #8]
 80232c0:	0a1a      	lsrs	r2, r3, #8
 80232c2:	4b22      	ldr	r3, [pc, #136]	; (802334c <nand_read_spare_data+0x168>)
 80232c4:	b2d2      	uxtb	r2, r2
 80232c6:	701a      	strb	r2, [r3, #0]
        break;
 80232c8:	e023      	b.n	8023312 <nand_read_spare_data+0x12e>
    case 3:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);  // 发送行地址的第1个周期
 80232ca:	4b20      	ldr	r3, [pc, #128]	; (802334c <nand_read_spare_data+0x168>)
 80232cc:	68ba      	ldr	r2, [r7, #8]
 80232ce:	b2d2      	uxtb	r2, r2
 80232d0:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);  // 发送行地址的第2个周期
 80232d2:	68bb      	ldr	r3, [r7, #8]
 80232d4:	0a1a      	lsrs	r2, r3, #8
 80232d6:	4b1d      	ldr	r3, [pc, #116]	; (802334c <nand_read_spare_data+0x168>)
 80232d8:	b2d2      	uxtb	r2, r2
 80232da:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page);  // 发送行地址的第3个周期
 80232dc:	68bb      	ldr	r3, [r7, #8]
 80232de:	0c1a      	lsrs	r2, r3, #16
 80232e0:	4b1a      	ldr	r3, [pc, #104]	; (802334c <nand_read_spare_data+0x168>)
 80232e2:	b2d2      	uxtb	r2, r2
 80232e4:	701a      	strb	r2, [r3, #0]
        break;
 80232e6:	e014      	b.n	8023312 <nand_read_spare_data+0x12e>
    case 4:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);  // 发送行地址的第1个周期
 80232e8:	4b18      	ldr	r3, [pc, #96]	; (802334c <nand_read_spare_data+0x168>)
 80232ea:	68ba      	ldr	r2, [r7, #8]
 80232ec:	b2d2      	uxtb	r2, r2
 80232ee:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);  // 发送行地址的第2个周期
 80232f0:	68bb      	ldr	r3, [r7, #8]
 80232f2:	0a1a      	lsrs	r2, r3, #8
 80232f4:	4b15      	ldr	r3, [pc, #84]	; (802334c <nand_read_spare_data+0x168>)
 80232f6:	b2d2      	uxtb	r2, r2
 80232f8:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page);  // 发送行地址的第3个周期
 80232fa:	68bb      	ldr	r3, [r7, #8]
 80232fc:	0c1a      	lsrs	r2, r3, #16
 80232fe:	4b13      	ldr	r3, [pc, #76]	; (802334c <nand_read_spare_data+0x168>)
 8023300:	b2d2      	uxtb	r2, r2
 8023302:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_4th_CYCLE(page);  // 发送行地址的第4个周期
 8023304:	68bb      	ldr	r3, [r7, #8]
 8023306:	0e1a      	lsrs	r2, r3, #24
 8023308:	4b10      	ldr	r3, [pc, #64]	; (802334c <nand_read_spare_data+0x168>)
 802330a:	b2d2      	uxtb	r2, r2
 802330c:	701a      	strb	r2, [r3, #0]
        break;
 802330e:	e000      	b.n	8023312 <nand_read_spare_data+0x12e>
    default:
        break;
 8023310:	bf00      	nop
    }

    for (i = 0; i < data_size; i++)
 8023312:	2300      	movs	r3, #0
 8023314:	617b      	str	r3, [r7, #20]
 8023316:	e00a      	b.n	802332e <nand_read_spare_data+0x14a>
        buf[i] = *(__IO uint8_t *)(Bank_NAND_ADDR | DATA_AREA);  // 逐字节从NAND Flash的数据区读取数据
 8023318:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 802331c:	68fa      	ldr	r2, [r7, #12]
 802331e:	697b      	ldr	r3, [r7, #20]
 8023320:	4413      	add	r3, r2
 8023322:	780a      	ldrb	r2, [r1, #0]
 8023324:	b2d2      	uxtb	r2, r2
 8023326:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < data_size; i++)
 8023328:	697b      	ldr	r3, [r7, #20]
 802332a:	3301      	adds	r3, #1
 802332c:	617b      	str	r3, [r7, #20]
 802332e:	697a      	ldr	r2, [r7, #20]
 8023330:	683b      	ldr	r3, [r7, #0]
 8023332:	429a      	cmp	r2, r3
 8023334:	d3f0      	bcc.n	8023318 <nand_read_spare_data+0x134>

    return nand_get_status();  // 获取NAND Flash的状态
 8023336:	f7ff fd87 	bl	8022e48 <nand_get_status>
 802333a:	4603      	mov	r3, r0
}
 802333c:	4618      	mov	r0, r3
 802333e:	3718      	adds	r7, #24
 8023340:	46bd      	mov	sp, r7
 8023342:	bd80      	pop	{r7, pc}
 8023344:	20000c48 	.word	0x20000c48
 8023348:	70010000 	.word	0x70010000
 802334c:	70020000 	.word	0x70020000

08023350 <nand_erase_block>:

// 擦除NAND Flash的块
static uint32_t nand_erase_block(uint32_t page)
{
 8023350:	b580      	push	{r7, lr}
 8023352:	b082      	sub	sp, #8
 8023354:	af00      	add	r7, sp, #0
 8023356:	6078      	str	r0, [r7, #4]
    *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.erase1_cmd;  // 发送擦除命令1给NAND Flash
 8023358:	4b2a      	ldr	r3, [pc, #168]	; (8023404 <nand_erase_block+0xb4>)
 802335a:	4a2b      	ldr	r2, [pc, #172]	; (8023408 <nand_erase_block+0xb8>)
 802335c:	7bd2      	ldrb	r2, [r2, #15]
 802335e:	701a      	strb	r2, [r3, #0]

    switch (fsmc_conf.row_cycles)
 8023360:	4b29      	ldr	r3, [pc, #164]	; (8023408 <nand_erase_block+0xb8>)
 8023362:	799b      	ldrb	r3, [r3, #6]
 8023364:	3b01      	subs	r3, #1
 8023366:	2b03      	cmp	r3, #3
 8023368:	d83c      	bhi.n	80233e4 <nand_erase_block+0x94>
 802336a:	a201      	add	r2, pc, #4	; (adr r2, 8023370 <nand_erase_block+0x20>)
 802336c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023370:	08023381 	.word	0x08023381
 8023374:	0802338b 	.word	0x0802338b
 8023378:	0802339f 	.word	0x0802339f
 802337c:	080233bd 	.word	0x080233bd
    {
    case 1:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);  // 发送行地址的第1个周期
 8023380:	4b22      	ldr	r3, [pc, #136]	; (802340c <nand_erase_block+0xbc>)
 8023382:	687a      	ldr	r2, [r7, #4]
 8023384:	b2d2      	uxtb	r2, r2
 8023386:	701a      	strb	r2, [r3, #0]
        break;
 8023388:	e02d      	b.n	80233e6 <nand_erase_block+0x96>
    case 2:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);  // 发送行地址的第1个周期
 802338a:	4b20      	ldr	r3, [pc, #128]	; (802340c <nand_erase_block+0xbc>)
 802338c:	687a      	ldr	r2, [r7, #4]
 802338e:	b2d2      	uxtb	r2, r2
 8023390:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);  // 发送行地址的第2个周期
 8023392:	687b      	ldr	r3, [r7, #4]
 8023394:	0a1a      	lsrs	r2, r3, #8
 8023396:	4b1d      	ldr	r3, [pc, #116]	; (802340c <nand_erase_block+0xbc>)
 8023398:	b2d2      	uxtb	r2, r2
 802339a:	701a      	strb	r2, [r3, #0]
        break;
 802339c:	e023      	b.n	80233e6 <nand_erase_block+0x96>
    case 3:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);  // 发送行地址的第1个周期
 802339e:	4b1b      	ldr	r3, [pc, #108]	; (802340c <nand_erase_block+0xbc>)
 80233a0:	687a      	ldr	r2, [r7, #4]
 80233a2:	b2d2      	uxtb	r2, r2
 80233a4:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);  // 发送行地址的第2个周期
 80233a6:	687b      	ldr	r3, [r7, #4]
 80233a8:	0a1a      	lsrs	r2, r3, #8
 80233aa:	4b18      	ldr	r3, [pc, #96]	; (802340c <nand_erase_block+0xbc>)
 80233ac:	b2d2      	uxtb	r2, r2
 80233ae:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page);  // 发送行地址的第3个周期
 80233b0:	687b      	ldr	r3, [r7, #4]
 80233b2:	0c1a      	lsrs	r2, r3, #16
 80233b4:	4b15      	ldr	r3, [pc, #84]	; (802340c <nand_erase_block+0xbc>)
 80233b6:	b2d2      	uxtb	r2, r2
 80233b8:	701a      	strb	r2, [r3, #0]
        break;
 80233ba:	e014      	b.n	80233e6 <nand_erase_block+0x96>
    case 4:
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_1st_CYCLE(page);  // 发送行地址的第1个周期
 80233bc:	4b13      	ldr	r3, [pc, #76]	; (802340c <nand_erase_block+0xbc>)
 80233be:	687a      	ldr	r2, [r7, #4]
 80233c0:	b2d2      	uxtb	r2, r2
 80233c2:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_2nd_CYCLE(page);  // 发送行地址的第2个周期
 80233c4:	687b      	ldr	r3, [r7, #4]
 80233c6:	0a1a      	lsrs	r2, r3, #8
 80233c8:	4b10      	ldr	r3, [pc, #64]	; (802340c <nand_erase_block+0xbc>)
 80233ca:	b2d2      	uxtb	r2, r2
 80233cc:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_3rd_CYCLE(page);  // 发送行地址的第3个周期
 80233ce:	687b      	ldr	r3, [r7, #4]
 80233d0:	0c1a      	lsrs	r2, r3, #16
 80233d2:	4b0e      	ldr	r3, [pc, #56]	; (802340c <nand_erase_block+0xbc>)
 80233d4:	b2d2      	uxtb	r2, r2
 80233d6:	701a      	strb	r2, [r3, #0]
        *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = ADDR_4th_CYCLE(page);  // 发送行地址的第4个周期
 80233d8:	687b      	ldr	r3, [r7, #4]
 80233da:	0e1a      	lsrs	r2, r3, #24
 80233dc:	4b0b      	ldr	r3, [pc, #44]	; (802340c <nand_erase_block+0xbc>)
 80233de:	b2d2      	uxtb	r2, r2
 80233e0:	701a      	strb	r2, [r3, #0]
        break;
 80233e2:	e000      	b.n	80233e6 <nand_erase_block+0x96>
    default:
        break;
 80233e4:	bf00      	nop
    }

    if (fsmc_conf.erase2_cmd != UNDEFINED_CMD)
 80233e6:	4b08      	ldr	r3, [pc, #32]	; (8023408 <nand_erase_block+0xb8>)
 80233e8:	7c1b      	ldrb	r3, [r3, #16]
 80233ea:	2bff      	cmp	r3, #255	; 0xff
 80233ec:	d003      	beq.n	80233f6 <nand_erase_block+0xa6>
        *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.erase2_cmd;  // 发送擦除命令2给NAND Flash
 80233ee:	4b05      	ldr	r3, [pc, #20]	; (8023404 <nand_erase_block+0xb4>)
 80233f0:	4a05      	ldr	r2, [pc, #20]	; (8023408 <nand_erase_block+0xb8>)
 80233f2:	7c12      	ldrb	r2, [r2, #16]
 80233f4:	701a      	strb	r2, [r3, #0]

    return nand_get_status();  // 获取NAND Flash的状态
 80233f6:	f7ff fd27 	bl	8022e48 <nand_get_status>
 80233fa:	4603      	mov	r3, r0
}
 80233fc:	4618      	mov	r0, r3
 80233fe:	3708      	adds	r7, #8
 8023400:	46bd      	mov	sp, r7
 8023402:	bd80      	pop	{r7, pc}
 8023404:	70010000 	.word	0x70010000
 8023408:	20000c48 	.word	0x20000c48
 802340c:	70020000 	.word	0x70020000

08023410 <nand_is_bb_supported>:

// 检查是否支持坏块
static inline bool nand_is_bb_supported()
{
 8023410:	b480      	push	{r7}
 8023412:	af00      	add	r7, sp, #0
    return true;
 8023414:	2301      	movs	r3, #1
}
 8023416:	4618      	mov	r0, r3
 8023418:	46bd      	mov	sp, r7
 802341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802341e:	4770      	bx	lr

08023420 <nand_enable_hw_ecc>:

// 启用或禁用硬件ECC
static uint32_t nand_enable_hw_ecc(bool enable)
{
 8023420:	b480      	push	{r7}
 8023422:	b085      	sub	sp, #20
 8023424:	af00      	add	r7, sp, #0
 8023426:	4603      	mov	r3, r0
 8023428:	71fb      	strb	r3, [r7, #7]
    uint8_t enable_ecc;

    if (fsmc_conf.set_features_cmd == UNDEFINED_CMD)
 802342a:	4b17      	ldr	r3, [pc, #92]	; (8023488 <nand_enable_hw_ecc+0x68>)
 802342c:	7c9b      	ldrb	r3, [r3, #18]
 802342e:	2bff      	cmp	r3, #255	; 0xff
 8023430:	d101      	bne.n	8023436 <nand_enable_hw_ecc+0x16>
        return FLASH_STATUS_INVALID_CMD;
 8023432:	2304      	movs	r3, #4
 8023434:	e021      	b.n	802347a <nand_enable_hw_ecc+0x5a>

    enable_ecc = enable ? fsmc_conf.enable_ecc_value : fsmc_conf.disable_ecc_value;
 8023436:	79fb      	ldrb	r3, [r7, #7]
 8023438:	2b00      	cmp	r3, #0
 802343a:	d002      	beq.n	8023442 <nand_enable_hw_ecc+0x22>
 802343c:	4b12      	ldr	r3, [pc, #72]	; (8023488 <nand_enable_hw_ecc+0x68>)
 802343e:	7d1b      	ldrb	r3, [r3, #20]
 8023440:	e001      	b.n	8023446 <nand_enable_hw_ecc+0x26>
 8023442:	4b11      	ldr	r3, [pc, #68]	; (8023488 <nand_enable_hw_ecc+0x68>)
 8023444:	7d5b      	ldrb	r3, [r3, #21]
 8023446:	73fb      	strb	r3, [r7, #15]

    *(__IO uint8_t *)(Bank_NAND_ADDR | CMD_AREA) = fsmc_conf.set_features_cmd;  // 发送设置特性命令给NAND Flash
 8023448:	4b10      	ldr	r3, [pc, #64]	; (802348c <nand_enable_hw_ecc+0x6c>)
 802344a:	4a0f      	ldr	r2, [pc, #60]	; (8023488 <nand_enable_hw_ecc+0x68>)
 802344c:	7c92      	ldrb	r2, [r2, #18]
 802344e:	701a      	strb	r2, [r3, #0]
    *(__IO uint8_t *)(Bank_NAND_ADDR | ADDR_AREA) = fsmc_conf.enable_ecc_addr;  // 发送使能ECC地址
 8023450:	4b0f      	ldr	r3, [pc, #60]	; (8023490 <nand_enable_hw_ecc+0x70>)
 8023452:	4a0d      	ldr	r2, [pc, #52]	; (8023488 <nand_enable_hw_ecc+0x68>)
 8023454:	7cd2      	ldrb	r2, [r2, #19]
 8023456:	701a      	strb	r2, [r3, #0]
    *(__IO uint8_t *)(Bank_NAND_ADDR | DATA_AREA) = enable_ecc;  // 发送使能ECC的值
 8023458:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 802345c:	7bfb      	ldrb	r3, [r7, #15]
 802345e:	7013      	strb	r3, [r2, #0]
    *(__IO uint8_t *)(Bank_NAND_ADDR | DATA_AREA) = 0;
 8023460:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8023464:	2200      	movs	r2, #0
 8023466:	701a      	strb	r2, [r3, #0]
    *(__IO uint8_t *)(Bank_NAND_ADDR | DATA_AREA) = 0;
 8023468:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 802346c:	2200      	movs	r2, #0
 802346e:	701a      	strb	r2, [r3, #0]
    *(__IO uint8_t *)(Bank_NAND_ADDR | DATA_AREA) = 0;
 8023470:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8023474:	2200      	movs	r2, #0
 8023476:	701a      	strb	r2, [r3, #0]

    return 0;
 8023478:	2300      	movs	r3, #0
}
 802347a:	4618      	mov	r0, r3
 802347c:	3714      	adds	r7, #20
 802347e:	46bd      	mov	sp, r7
 8023480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023484:	4770      	bx	lr
 8023486:	bf00      	nop
 8023488:	20000c48 	.word	0x20000c48
 802348c:	70010000 	.word	0x70010000
 8023490:	70020000 	.word	0x70020000

08023494 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8023494:	b580      	push	{r7, lr}
 8023496:	b08c      	sub	sp, #48	; 0x30
 8023498:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802349a:	f107 031c 	add.w	r3, r7, #28
 802349e:	2200      	movs	r2, #0
 80234a0:	601a      	str	r2, [r3, #0]
 80234a2:	605a      	str	r2, [r3, #4]
 80234a4:	609a      	str	r2, [r3, #8]
 80234a6:	60da      	str	r2, [r3, #12]
 80234a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80234aa:	2300      	movs	r3, #0
 80234ac:	61bb      	str	r3, [r7, #24]
 80234ae:	4b6b      	ldr	r3, [pc, #428]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80234b2:	4a6a      	ldr	r2, [pc, #424]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234b4:	f043 0310 	orr.w	r3, r3, #16
 80234b8:	6313      	str	r3, [r2, #48]	; 0x30
 80234ba:	4b68      	ldr	r3, [pc, #416]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80234be:	f003 0310 	and.w	r3, r3, #16
 80234c2:	61bb      	str	r3, [r7, #24]
 80234c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80234c6:	2300      	movs	r3, #0
 80234c8:	617b      	str	r3, [r7, #20]
 80234ca:	4b64      	ldr	r3, [pc, #400]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80234ce:	4a63      	ldr	r2, [pc, #396]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234d0:	f043 0304 	orr.w	r3, r3, #4
 80234d4:	6313      	str	r3, [r2, #48]	; 0x30
 80234d6:	4b61      	ldr	r3, [pc, #388]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80234da:	f003 0304 	and.w	r3, r3, #4
 80234de:	617b      	str	r3, [r7, #20]
 80234e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80234e2:	2300      	movs	r3, #0
 80234e4:	613b      	str	r3, [r7, #16]
 80234e6:	4b5d      	ldr	r3, [pc, #372]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80234ea:	4a5c      	ldr	r2, [pc, #368]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80234f0:	6313      	str	r3, [r2, #48]	; 0x30
 80234f2:	4b5a      	ldr	r3, [pc, #360]	; (802365c <MX_GPIO_Init+0x1c8>)
 80234f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80234f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80234fa:	613b      	str	r3, [r7, #16]
 80234fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80234fe:	2300      	movs	r3, #0
 8023500:	60fb      	str	r3, [r7, #12]
 8023502:	4b56      	ldr	r3, [pc, #344]	; (802365c <MX_GPIO_Init+0x1c8>)
 8023504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023506:	4a55      	ldr	r2, [pc, #340]	; (802365c <MX_GPIO_Init+0x1c8>)
 8023508:	f043 0301 	orr.w	r3, r3, #1
 802350c:	6313      	str	r3, [r2, #48]	; 0x30
 802350e:	4b53      	ldr	r3, [pc, #332]	; (802365c <MX_GPIO_Init+0x1c8>)
 8023510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023512:	f003 0301 	and.w	r3, r3, #1
 8023516:	60fb      	str	r3, [r7, #12]
 8023518:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 802351a:	2300      	movs	r3, #0
 802351c:	60bb      	str	r3, [r7, #8]
 802351e:	4b4f      	ldr	r3, [pc, #316]	; (802365c <MX_GPIO_Init+0x1c8>)
 8023520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023522:	4a4e      	ldr	r2, [pc, #312]	; (802365c <MX_GPIO_Init+0x1c8>)
 8023524:	f043 0302 	orr.w	r3, r3, #2
 8023528:	6313      	str	r3, [r2, #48]	; 0x30
 802352a:	4b4c      	ldr	r3, [pc, #304]	; (802365c <MX_GPIO_Init+0x1c8>)
 802352c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802352e:	f003 0302 	and.w	r3, r3, #2
 8023532:	60bb      	str	r3, [r7, #8]
 8023534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8023536:	2300      	movs	r3, #0
 8023538:	607b      	str	r3, [r7, #4]
 802353a:	4b48      	ldr	r3, [pc, #288]	; (802365c <MX_GPIO_Init+0x1c8>)
 802353c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802353e:	4a47      	ldr	r2, [pc, #284]	; (802365c <MX_GPIO_Init+0x1c8>)
 8023540:	f043 0308 	orr.w	r3, r3, #8
 8023544:	6313      	str	r3, [r2, #48]	; 0x30
 8023546:	4b45      	ldr	r3, [pc, #276]	; (802365c <MX_GPIO_Init+0x1c8>)
 8023548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802354a:	f003 0308 	and.w	r3, r3, #8
 802354e:	607b      	str	r3, [r7, #4]
 8023550:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 8023552:	2201      	movs	r2, #1
 8023554:	2140      	movs	r1, #64	; 0x40
 8023556:	4842      	ldr	r0, [pc, #264]	; (8023660 <MX_GPIO_Init+0x1cc>)
 8023558:	f005 f842 	bl	80285e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 802355c:	2200      	movs	r2, #0
 802355e:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8023562:	4840      	ldr	r0, [pc, #256]	; (8023664 <MX_GPIO_Init+0x1d0>)
 8023564:	f005 f83c 	bl	80285e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8023568:	2201      	movs	r2, #1
 802356a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 802356e:	483d      	ldr	r0, [pc, #244]	; (8023664 <MX_GPIO_Init+0x1d0>)
 8023570:	f005 f836 	bl	80285e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8023574:	2201      	movs	r2, #1
 8023576:	2110      	movs	r1, #16
 8023578:	483b      	ldr	r0, [pc, #236]	; (8023668 <MX_GPIO_Init+0x1d4>)
 802357a:	f005 f831 	bl	80285e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 802357e:	233f      	movs	r3, #63	; 0x3f
 8023580:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8023582:	2303      	movs	r3, #3
 8023584:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8023586:	2300      	movs	r3, #0
 8023588:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 802358a:	f107 031c 	add.w	r3, r7, #28
 802358e:	4619      	mov	r1, r3
 8023590:	4833      	ldr	r0, [pc, #204]	; (8023660 <MX_GPIO_Init+0x1cc>)
 8023592:	f004 fd8d 	bl	80280b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED4_Pin;
 8023596:	2340      	movs	r3, #64	; 0x40
 8023598:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802359a:	2301      	movs	r3, #1
 802359c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 802359e:	2301      	movs	r3, #1
 80235a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80235a2:	2300      	movs	r3, #0
 80235a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 80235a6:	f107 031c 	add.w	r3, r7, #28
 80235aa:	4619      	mov	r1, r3
 80235ac:	482c      	ldr	r0, [pc, #176]	; (8023660 <MX_GPIO_Init+0x1cc>)
 80235ae:	f004 fd7f 	bl	80280b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 80235b2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80235b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80235b8:	2301      	movs	r3, #1
 80235ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80235bc:	2301      	movs	r3, #1
 80235be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80235c0:	2300      	movs	r3, #0
 80235c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80235c4:	f107 031c 	add.w	r3, r7, #28
 80235c8:	4619      	mov	r1, r3
 80235ca:	4826      	ldr	r0, [pc, #152]	; (8023664 <MX_GPIO_Init+0x1d0>)
 80235cc:	f004 fd70 	bl	80280b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80235d0:	f641 73f2 	movw	r3, #8178	; 0x1ff2
 80235d4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80235d6:	2303      	movs	r3, #3
 80235d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80235da:	2300      	movs	r3, #0
 80235dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80235de:	f107 031c 	add.w	r3, r7, #28
 80235e2:	4619      	mov	r1, r3
 80235e4:	481f      	ldr	r0, [pc, #124]	; (8023664 <MX_GPIO_Init+0x1d0>)
 80235e6:	f004 fd63 	bl	80280b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA8
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_8
 80235ea:	f248 1307 	movw	r3, #33031	; 0x8107
 80235ee:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80235f0:	2303      	movs	r3, #3
 80235f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80235f4:	2300      	movs	r3, #0
 80235f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80235f8:	f107 031c 	add.w	r3, r7, #28
 80235fc:	4619      	mov	r1, r3
 80235fe:	481a      	ldr	r0, [pc, #104]	; (8023668 <MX_GPIO_Init+0x1d4>)
 8023600:	f004 fd56 	bl	80280b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8023604:	2310      	movs	r3, #16
 8023606:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8023608:	2301      	movs	r3, #1
 802360a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 802360c:	2301      	movs	r3, #1
 802360e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8023610:	2303      	movs	r3, #3
 8023612:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8023614:	f107 031c 	add.w	r3, r7, #28
 8023618:	4619      	mov	r1, r3
 802361a:	4813      	ldr	r0, [pc, #76]	; (8023668 <MX_GPIO_Init+0x1d4>)
 802361c:	f004 fd48 	bl	80280b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB14 PB15 PB4
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
 8023620:	f24c 33d4 	movw	r3, #50132	; 0xc3d4
 8023624:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8023626:	2303      	movs	r3, #3
 8023628:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802362a:	2300      	movs	r3, #0
 802362c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802362e:	f107 031c 	add.w	r3, r7, #28
 8023632:	4619      	mov	r1, r3
 8023634:	480d      	ldr	r0, [pc, #52]	; (802366c <MX_GPIO_Init+0x1d8>)
 8023636:	f004 fd3b 	bl	80280b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3;
 802363a:	f242 030c 	movw	r3, #8204	; 0x200c
 802363e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8023640:	2303      	movs	r3, #3
 8023642:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8023644:	2300      	movs	r3, #0
 8023646:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8023648:	f107 031c 	add.w	r3, r7, #28
 802364c:	4619      	mov	r1, r3
 802364e:	4808      	ldr	r0, [pc, #32]	; (8023670 <MX_GPIO_Init+0x1dc>)
 8023650:	f004 fd2e 	bl	80280b0 <HAL_GPIO_Init>

}
 8023654:	bf00      	nop
 8023656:	3730      	adds	r7, #48	; 0x30
 8023658:	46bd      	mov	sp, r7
 802365a:	bd80      	pop	{r7, pc}
 802365c:	40023800 	.word	0x40023800
 8023660:	40021000 	.word	0x40021000
 8023664:	40020800 	.word	0x40020800
 8023668:	40020000 	.word	0x40020000
 802366c:	40020400 	.word	0x40020400
 8023670:	40020c00 	.word	0x40020c00

08023674 <jtag_init>:
 */

#include <stm32f4xx.h>

void jtag_init()
{
 8023674:	b580      	push	{r7, lr}
 8023676:	af00      	add	r7, sp, #0
    /* Enable JTAG in low power mode */
    HAL_DBGMCU_EnableDBGSleepMode();
 8023678:	f003 ff88 	bl	802758c <HAL_DBGMCU_EnableDBGSleepMode>
    HAL_DBGMCU_EnableDBGStandbyMode();
 802367c:	f003 ffa6 	bl	80275cc <HAL_DBGMCU_EnableDBGStandbyMode>
    HAL_DBGMCU_EnableDBGStopMode();
 8023680:	f003 ff94 	bl	80275ac <HAL_DBGMCU_EnableDBGStopMode>
}
 8023684:	bf00      	nop
 8023686:	bd80      	pop	{r7, pc}

08023688 <led_init>:

#include "led.h"
#include "gpio.h"

void led_init()
{
 8023688:	b580      	push	{r7, lr}
 802368a:	b088      	sub	sp, #32
 802368c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 802368e:	f107 030c 	add.w	r3, r7, #12
 8023692:	2200      	movs	r2, #0
 8023694:	601a      	str	r2, [r3, #0]
 8023696:	605a      	str	r2, [r3, #4]
 8023698:	609a      	str	r2, [r3, #8]
 802369a:	60da      	str	r2, [r3, #12]
 802369c:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE(); // 初始化GPIOE时钟
 802369e:	2300      	movs	r3, #0
 80236a0:	60bb      	str	r3, [r7, #8]
 80236a2:	4b26      	ldr	r3, [pc, #152]	; (802373c <led_init+0xb4>)
 80236a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80236a6:	4a25      	ldr	r2, [pc, #148]	; (802373c <led_init+0xb4>)
 80236a8:	f043 0310 	orr.w	r3, r3, #16
 80236ac:	6313      	str	r3, [r2, #48]	; 0x30
 80236ae:	4b23      	ldr	r3, [pc, #140]	; (802373c <led_init+0xb4>)
 80236b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80236b2:	f003 0310 	and.w	r3, r3, #16
 80236b6:	60bb      	str	r3, [r7, #8]
 80236b8:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE(); // 初始化GPIOC时钟
 80236ba:	2300      	movs	r3, #0
 80236bc:	607b      	str	r3, [r7, #4]
 80236be:	4b1f      	ldr	r3, [pc, #124]	; (802373c <led_init+0xb4>)
 80236c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80236c2:	4a1e      	ldr	r2, [pc, #120]	; (802373c <led_init+0xb4>)
 80236c4:	f043 0304 	orr.w	r3, r3, #4
 80236c8:	6313      	str	r3, [r2, #48]	; 0x30
 80236ca:	4b1c      	ldr	r3, [pc, #112]	; (802373c <led_init+0xb4>)
 80236cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80236ce:	f003 0304 	and.w	r3, r3, #4
 80236d2:	607b      	str	r3, [r7, #4]
 80236d4:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 80236d6:	2201      	movs	r2, #1
 80236d8:	2140      	movs	r1, #64	; 0x40
 80236da:	4819      	ldr	r0, [pc, #100]	; (8023740 <led_init+0xb8>)
 80236dc:	f004 ff80 	bl	80285e0 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_SET);
 80236e0:	2201      	movs	r2, #1
 80236e2:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80236e6:	4817      	ldr	r0, [pc, #92]	; (8023744 <led_init+0xbc>)
 80236e8:	f004 ff7a 	bl	80285e0 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = LED4_Pin;
 80236ec:	2340      	movs	r3, #64	; 0x40
 80236ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80236f0:	2301      	movs	r3, #1
 80236f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80236f4:	2301      	movs	r3, #1
 80236f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80236f8:	2300      	movs	r3, #0
 80236fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 80236fc:	f107 030c 	add.w	r3, r7, #12
 8023700:	4619      	mov	r1, r3
 8023702:	480f      	ldr	r0, [pc, #60]	; (8023740 <led_init+0xb8>)
 8023704:	f004 fcd4 	bl	80280b0 <HAL_GPIO_Init>

    /*Configure GPIO pins : PCPin PCPin PCPin */
    GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8023708:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 802370c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802370e:	2301      	movs	r3, #1
 8023710:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8023712:	2301      	movs	r3, #1
 8023714:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8023716:	2300      	movs	r3, #0
 8023718:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802371a:	f107 030c 	add.w	r3, r7, #12
 802371e:	4619      	mov	r1, r3
 8023720:	4808      	ldr	r0, [pc, #32]	; (8023744 <led_init+0xbc>)
 8023722:	f004 fcc5 	bl	80280b0 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOC, LED1_Pin | LED2_Pin, GPIO_PIN_RESET); // 将引脚0和引脚1的状态置为低电平
 8023726:	2200      	movs	r2, #0
 8023728:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 802372c:	4805      	ldr	r0, [pc, #20]	; (8023744 <led_init+0xbc>)
 802372e:	f004 ff57 	bl	80285e0 <HAL_GPIO_WritePin>
}
 8023732:	bf00      	nop
 8023734:	3720      	adds	r7, #32
 8023736:	46bd      	mov	sp, r7
 8023738:	bd80      	pop	{r7, pc}
 802373a:	bf00      	nop
 802373c:	40023800 	.word	0x40023800
 8023740:	40021000 	.word	0x40021000
 8023744:	40020800 	.word	0x40020800

08023748 <led_set>:

static void led_set(GPIO_TypeDef *gpiox, uint16_t pin, bool on)
{
 8023748:	b580      	push	{r7, lr}
 802374a:	b082      	sub	sp, #8
 802374c:	af00      	add	r7, sp, #0
 802374e:	6078      	str	r0, [r7, #4]
 8023750:	460b      	mov	r3, r1
 8023752:	807b      	strh	r3, [r7, #2]
 8023754:	4613      	mov	r3, r2
 8023756:	707b      	strb	r3, [r7, #1]
    if (on)
 8023758:	787b      	ldrb	r3, [r7, #1]
 802375a:	2b00      	cmp	r3, #0
 802375c:	d006      	beq.n	802376c <led_set+0x24>
    	HAL_GPIO_WritePin(gpiox, pin, GPIO_PIN_SET); // 设置引脚为高电平
 802375e:	887b      	ldrh	r3, [r7, #2]
 8023760:	2201      	movs	r2, #1
 8023762:	4619      	mov	r1, r3
 8023764:	6878      	ldr	r0, [r7, #4]
 8023766:	f004 ff3b 	bl	80285e0 <HAL_GPIO_WritePin>
    else
    	HAL_GPIO_WritePin(gpiox, pin, GPIO_PIN_RESET); // 设置引脚为低电平
}
 802376a:	e005      	b.n	8023778 <led_set+0x30>
    	HAL_GPIO_WritePin(gpiox, pin, GPIO_PIN_RESET); // 设置引脚为低电平
 802376c:	887b      	ldrh	r3, [r7, #2]
 802376e:	2200      	movs	r2, #0
 8023770:	4619      	mov	r1, r3
 8023772:	6878      	ldr	r0, [r7, #4]
 8023774:	f004 ff34 	bl	80285e0 <HAL_GPIO_WritePin>
}
 8023778:	bf00      	nop
 802377a:	3708      	adds	r7, #8
 802377c:	46bd      	mov	sp, r7
 802377e:	bd80      	pop	{r7, pc}

08023780 <led_wr_set>:

void led_wr_set(bool on)
{
 8023780:	b580      	push	{r7, lr}
 8023782:	b082      	sub	sp, #8
 8023784:	af00      	add	r7, sp, #0
 8023786:	4603      	mov	r3, r0
 8023788:	71fb      	strb	r3, [r7, #7]
    led_set(GPIOC, LED1_Pin, on); // 设置引脚LED1的状态
 802378a:	79fb      	ldrb	r3, [r7, #7]
 802378c:	461a      	mov	r2, r3
 802378e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8023792:	4803      	ldr	r0, [pc, #12]	; (80237a0 <led_wr_set+0x20>)
 8023794:	f7ff ffd8 	bl	8023748 <led_set>
}
 8023798:	bf00      	nop
 802379a:	3708      	adds	r7, #8
 802379c:	46bd      	mov	sp, r7
 802379e:	bd80      	pop	{r7, pc}
 80237a0:	40020800 	.word	0x40020800

080237a4 <led_rd_set>:

void led_rd_set(bool on)
{
 80237a4:	b580      	push	{r7, lr}
 80237a6:	b082      	sub	sp, #8
 80237a8:	af00      	add	r7, sp, #0
 80237aa:	4603      	mov	r3, r0
 80237ac:	71fb      	strb	r3, [r7, #7]
    led_set(GPIOC, LED2_Pin, on); // 设置引脚LED2的状态
 80237ae:	79fb      	ldrb	r3, [r7, #7]
 80237b0:	461a      	mov	r2, r3
 80237b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80237b6:	4803      	ldr	r0, [pc, #12]	; (80237c4 <led_rd_set+0x20>)
 80237b8:	f7ff ffc6 	bl	8023748 <led_set>
}
 80237bc:	bf00      	nop
 80237be:	3708      	adds	r7, #8
 80237c0:	46bd      	mov	sp, r7
 80237c2:	bd80      	pop	{r7, pc}
 80237c4:	40020800 	.word	0x40020800

080237c8 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80237c8:	b580      	push	{r7, lr}
 80237ca:	b084      	sub	sp, #16
 80237cc:	af00      	add	r7, sp, #0
 80237ce:	60f8      	str	r0, [r7, #12]
 80237d0:	60b9      	str	r1, [r7, #8]
 80237d2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80237d4:	687b      	ldr	r3, [r7, #4]
 80237d6:	b29a      	uxth	r2, r3
 80237d8:	f04f 33ff 	mov.w	r3, #4294967295
 80237dc:	68b9      	ldr	r1, [r7, #8]
 80237de:	4804      	ldr	r0, [pc, #16]	; (80237f0 <_write+0x28>)
 80237e0:	f007 fec5 	bl	802b56e <HAL_UART_Transmit>
    return len;
 80237e4:	687b      	ldr	r3, [r7, #4]
}
 80237e6:	4618      	mov	r0, r3
 80237e8:	3710      	adds	r7, #16
 80237ea:	46bd      	mov	sp, r7
 80237ec:	bd80      	pop	{r7, pc}
 80237ee:	bf00      	nop
 80237f0:	200051b4 	.word	0x200051b4

080237f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80237f4:	b580      	push	{r7, lr}
 80237f6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 80237f8:	b662      	cpsie	i
}
 80237fa:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80237fc:	f003 fe30 	bl	8027460 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8023800:	f000 f852 	bl	80238a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8023804:	f7ff fe46 	bl	8023494 <MX_GPIO_Init>
//  MX_FSMC_Init();
  MX_RTC_Init();
 8023808:	f002 fba2 	bl	8025f50 <MX_RTC_Init>
//  MX_SPI1_Init();
  MX_USART1_UART_Init();
 802380c:	f003 fd84 	bl	8027318 <MX_USART1_UART_Init>
//  MX_USB_DEVICE_Init();
  /* USER CODE BEGIN 2 */
  printf("\r\nNAND programmer ver: %d.%d.%d\r\n", SW_VERSION_MAJOR,
 8023810:	2300      	movs	r3, #0
 8023812:	2205      	movs	r2, #5
 8023814:	2103      	movs	r1, #3
 8023816:	481c      	ldr	r0, [pc, #112]	; (8023888 <main+0x94>)
 8023818:	f00d fb7e 	bl	8030f18 <iprintf>
      SW_VERSION_MINOR, SW_VERSION_BUILD);

  if (!is_external_clock_avail())
 802381c:	f7ff f84a 	bl	80228b4 <is_external_clock_avail>
 8023820:	4603      	mov	r3, r0
 8023822:	f083 0301 	eor.w	r3, r3, #1
 8023826:	b2db      	uxtb	r3, r3
 8023828:	2b00      	cmp	r3, #0
 802382a:	d002      	beq.n	8023832 <main+0x3e>
      printf("External clock not detected. Fallback to internal clock.\r\n");
 802382c:	4817      	ldr	r0, [pc, #92]	; (802388c <main+0x98>)
 802382e:	f00d fbd9 	bl	8030fe4 <puts>

  printf("JTAG init...");
 8023832:	4817      	ldr	r0, [pc, #92]	; (8023890 <main+0x9c>)
 8023834:	f00d fb70 	bl	8030f18 <iprintf>
  jtag_init();
 8023838:	f7ff ff1c 	bl	8023674 <jtag_init>
  printf("done.\r\n");
 802383c:	4815      	ldr	r0, [pc, #84]	; (8023894 <main+0xa0>)
 802383e:	f00d fbd1 	bl	8030fe4 <puts>

  printf("LED init...");
 8023842:	4815      	ldr	r0, [pc, #84]	; (8023898 <main+0xa4>)
 8023844:	f00d fb68 	bl	8030f18 <iprintf>
  led_init();
 8023848:	f7ff ff1e 	bl	8023688 <led_init>
  printf("done.\r\n");
 802384c:	4811      	ldr	r0, [pc, #68]	; (8023894 <main+0xa0>)
 802384e:	f00d fbc9 	bl	8030fe4 <puts>

  printf("USB init...");
 8023852:	4812      	ldr	r0, [pc, #72]	; (802389c <main+0xa8>)
 8023854:	f00d fb60 	bl	8030f18 <iprintf>
  MX_USB_DEVICE_Init();
 8023858:	f00c fb2c 	bl	802feb4 <MX_USB_DEVICE_Init>
  printf("done.\r\n");
 802385c:	480d      	ldr	r0, [pc, #52]	; (8023894 <main+0xa0>)
 802385e:	f00d fbc1 	bl	8030fe4 <puts>

  printf("CDC init...");
 8023862:	480f      	ldr	r0, [pc, #60]	; (80238a0 <main+0xac>)
 8023864:	f00d fb58 	bl	8030f18 <iprintf>
  cdc_init();
 8023868:	f7fe fee0 	bl	802262c <cdc_init>
  printf("done.\r\n");
 802386c:	4809      	ldr	r0, [pc, #36]	; (8023894 <main+0xa0>)
 802386e:	f00d fbb9 	bl	8030fe4 <puts>

  printf("Programmer init...");
 8023872:	480c      	ldr	r0, [pc, #48]	; (80238a4 <main+0xb0>)
 8023874:	f00d fb50 	bl	8030f18 <iprintf>
  np_init();
 8023878:	f002 fb3e 	bl	8025ef8 <np_init>
  printf("done.\r\n");
 802387c:	4805      	ldr	r0, [pc, #20]	; (8023894 <main+0xa0>)
 802387e:	f00d fbb1 	bl	8030fe4 <puts>
	else
		printf(" W25Q256JV QuadSPI Test False\r\n");
*/

  while (1)
      np_handler();
 8023882:	f002 fb49 	bl	8025f18 <np_handler>
 8023886:	e7fc      	b.n	8023882 <main+0x8e>
 8023888:	08031f68 	.word	0x08031f68
 802388c:	08031f8c 	.word	0x08031f8c
 8023890:	08031fc8 	.word	0x08031fc8
 8023894:	08031fd8 	.word	0x08031fd8
 8023898:	08031fe0 	.word	0x08031fe0
 802389c:	08031fec 	.word	0x08031fec
 80238a0:	08031ff8 	.word	0x08031ff8
 80238a4:	08032004 	.word	0x08032004

080238a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80238a8:	b580      	push	{r7, lr}
 80238aa:	b094      	sub	sp, #80	; 0x50
 80238ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80238ae:	f107 0320 	add.w	r3, r7, #32
 80238b2:	2230      	movs	r2, #48	; 0x30
 80238b4:	2100      	movs	r1, #0
 80238b6:	4618      	mov	r0, r3
 80238b8:	f00d fc74 	bl	80311a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80238bc:	f107 030c 	add.w	r3, r7, #12
 80238c0:	2200      	movs	r2, #0
 80238c2:	601a      	str	r2, [r3, #0]
 80238c4:	605a      	str	r2, [r3, #4]
 80238c6:	609a      	str	r2, [r3, #8]
 80238c8:	60da      	str	r2, [r3, #12]
 80238ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80238cc:	2300      	movs	r3, #0
 80238ce:	60bb      	str	r3, [r7, #8]
 80238d0:	4b29      	ldr	r3, [pc, #164]	; (8023978 <SystemClock_Config+0xd0>)
 80238d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80238d4:	4a28      	ldr	r2, [pc, #160]	; (8023978 <SystemClock_Config+0xd0>)
 80238d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80238da:	6413      	str	r3, [r2, #64]	; 0x40
 80238dc:	4b26      	ldr	r3, [pc, #152]	; (8023978 <SystemClock_Config+0xd0>)
 80238de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80238e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80238e4:	60bb      	str	r3, [r7, #8]
 80238e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80238e8:	2300      	movs	r3, #0
 80238ea:	607b      	str	r3, [r7, #4]
 80238ec:	4b23      	ldr	r3, [pc, #140]	; (802397c <SystemClock_Config+0xd4>)
 80238ee:	681b      	ldr	r3, [r3, #0]
 80238f0:	4a22      	ldr	r2, [pc, #136]	; (802397c <SystemClock_Config+0xd4>)
 80238f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80238f6:	6013      	str	r3, [r2, #0]
 80238f8:	4b20      	ldr	r3, [pc, #128]	; (802397c <SystemClock_Config+0xd4>)
 80238fa:	681b      	ldr	r3, [r3, #0]
 80238fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023900:	607b      	str	r3, [r7, #4]
 8023902:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8023904:	2309      	movs	r3, #9
 8023906:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8023908:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802390c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 802390e:	2301      	movs	r3, #1
 8023910:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8023912:	2302      	movs	r3, #2
 8023914:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8023916:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802391a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 5;
 802391c:	2305      	movs	r3, #5
 802391e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8023920:	23a8      	movs	r3, #168	; 0xa8
 8023922:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8023924:	2302      	movs	r3, #2
 8023926:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8023928:	2307      	movs	r3, #7
 802392a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 802392c:	f107 0320 	add.w	r3, r7, #32
 8023930:	4618      	mov	r0, r3
 8023932:	f006 fa31 	bl	8029d98 <HAL_RCC_OscConfig>
 8023936:	4603      	mov	r3, r0
 8023938:	2b00      	cmp	r3, #0
 802393a:	d001      	beq.n	8023940 <SystemClock_Config+0x98>
  {
    Error_Handler();
 802393c:	f000 f820 	bl	8023980 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8023940:	230f      	movs	r3, #15
 8023942:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8023944:	2302      	movs	r3, #2
 8023946:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8023948:	2300      	movs	r3, #0
 802394a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 802394c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8023950:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8023952:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023956:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8023958:	f107 030c 	add.w	r3, r7, #12
 802395c:	2105      	movs	r1, #5
 802395e:	4618      	mov	r0, r3
 8023960:	f006 fc92 	bl	802a288 <HAL_RCC_ClockConfig>
 8023964:	4603      	mov	r3, r0
 8023966:	2b00      	cmp	r3, #0
 8023968:	d001      	beq.n	802396e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 802396a:	f000 f809 	bl	8023980 <Error_Handler>
  }
}
 802396e:	bf00      	nop
 8023970:	3750      	adds	r7, #80	; 0x50
 8023972:	46bd      	mov	sp, r7
 8023974:	bd80      	pop	{r7, pc}
 8023976:	bf00      	nop
 8023978:	40023800 	.word	0x40023800
 802397c:	40007000 	.word	0x40007000

08023980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8023980:	b480      	push	{r7}
 8023982:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8023984:	b672      	cpsid	i
}
 8023986:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8023988:	e7fe      	b.n	8023988 <Error_Handler+0x8>
	...

0802398c <nand_bad_block_table_init>:

static uint32_t nand_bad_block_table_count; // NAND 坏块表中的块计数
static uint32_t nand_bad_block_table[NAND_BAD_BLOCK_TABLE_SIZE]; // NAND 坏块表

void nand_bad_block_table_init()
{
 802398c:	b580      	push	{r7, lr}
 802398e:	af00      	add	r7, sp, #0
    memset(nand_bad_block_table, 0, sizeof(nand_bad_block_table)); // 初始化 NAND 坏块表为 0
 8023990:	2250      	movs	r2, #80	; 0x50
 8023992:	2100      	movs	r1, #0
 8023994:	4803      	ldr	r0, [pc, #12]	; (80239a4 <nand_bad_block_table_init+0x18>)
 8023996:	f00d fc05 	bl	80311a4 <memset>
    nand_bad_block_table_count = 0; // 初始化 NAND 坏块计数为 0
 802399a:	4b03      	ldr	r3, [pc, #12]	; (80239a8 <nand_bad_block_table_init+0x1c>)
 802399c:	2200      	movs	r2, #0
 802399e:	601a      	str	r2, [r3, #0]
}
 80239a0:	bf00      	nop
 80239a2:	bd80      	pop	{r7, pc}
 80239a4:	20000c68 	.word	0x20000c68
 80239a8:	20000c64 	.word	0x20000c64

080239ac <nand_bad_block_table_add>:

int nand_bad_block_table_add(uint32_t page)
{
 80239ac:	b480      	push	{r7}
 80239ae:	b083      	sub	sp, #12
 80239b0:	af00      	add	r7, sp, #0
 80239b2:	6078      	str	r0, [r7, #4]
    if (nand_bad_block_table_count == NAND_BAD_BLOCK_TABLE_SIZE)
 80239b4:	4b0b      	ldr	r3, [pc, #44]	; (80239e4 <nand_bad_block_table_add+0x38>)
 80239b6:	681b      	ldr	r3, [r3, #0]
 80239b8:	2b14      	cmp	r3, #20
 80239ba:	d102      	bne.n	80239c2 <nand_bad_block_table_add+0x16>
        return -1; // 坏块表已满，无法添加
 80239bc:	f04f 33ff 	mov.w	r3, #4294967295
 80239c0:	e009      	b.n	80239d6 <nand_bad_block_table_add+0x2a>

    nand_bad_block_table[nand_bad_block_table_count++] = page; // 在坏块表末尾添加新的块
 80239c2:	4b08      	ldr	r3, [pc, #32]	; (80239e4 <nand_bad_block_table_add+0x38>)
 80239c4:	681b      	ldr	r3, [r3, #0]
 80239c6:	1c5a      	adds	r2, r3, #1
 80239c8:	4906      	ldr	r1, [pc, #24]	; (80239e4 <nand_bad_block_table_add+0x38>)
 80239ca:	600a      	str	r2, [r1, #0]
 80239cc:	4906      	ldr	r1, [pc, #24]	; (80239e8 <nand_bad_block_table_add+0x3c>)
 80239ce:	687a      	ldr	r2, [r7, #4]
 80239d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return 0; // 添加成功
 80239d4:	2300      	movs	r3, #0
}
 80239d6:	4618      	mov	r0, r3
 80239d8:	370c      	adds	r7, #12
 80239da:	46bd      	mov	sp, r7
 80239dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80239e0:	4770      	bx	lr
 80239e2:	bf00      	nop
 80239e4:	20000c64 	.word	0x20000c64
 80239e8:	20000c68 	.word	0x20000c68

080239ec <nand_bad_block_table_lookup>:

bool nand_bad_block_table_lookup(uint32_t page)
{
 80239ec:	b480      	push	{r7}
 80239ee:	b085      	sub	sp, #20
 80239f0:	af00      	add	r7, sp, #0
 80239f2:	6078      	str	r0, [r7, #4]
    uint32_t i;

    for (i = 0; i < nand_bad_block_table_count; i++)
 80239f4:	2300      	movs	r3, #0
 80239f6:	60fb      	str	r3, [r7, #12]
 80239f8:	e00b      	b.n	8023a12 <nand_bad_block_table_lookup+0x26>
    {
        if (nand_bad_block_table[i] == page)
 80239fa:	4a0c      	ldr	r2, [pc, #48]	; (8023a2c <nand_bad_block_table_lookup+0x40>)
 80239fc:	68fb      	ldr	r3, [r7, #12]
 80239fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8023a02:	687a      	ldr	r2, [r7, #4]
 8023a04:	429a      	cmp	r2, r3
 8023a06:	d101      	bne.n	8023a0c <nand_bad_block_table_lookup+0x20>
            return true; // 在坏块表中找到了对应的块
 8023a08:	2301      	movs	r3, #1
 8023a0a:	e008      	b.n	8023a1e <nand_bad_block_table_lookup+0x32>
    for (i = 0; i < nand_bad_block_table_count; i++)
 8023a0c:	68fb      	ldr	r3, [r7, #12]
 8023a0e:	3301      	adds	r3, #1
 8023a10:	60fb      	str	r3, [r7, #12]
 8023a12:	4b07      	ldr	r3, [pc, #28]	; (8023a30 <nand_bad_block_table_lookup+0x44>)
 8023a14:	681b      	ldr	r3, [r3, #0]
 8023a16:	68fa      	ldr	r2, [r7, #12]
 8023a18:	429a      	cmp	r2, r3
 8023a1a:	d3ee      	bcc.n	80239fa <nand_bad_block_table_lookup+0xe>
    }

    return false; // 在坏块表中未找到对应的块
 8023a1c:	2300      	movs	r3, #0
}
 8023a1e:	4618      	mov	r0, r3
 8023a20:	3714      	adds	r7, #20
 8023a22:	46bd      	mov	sp, r7
 8023a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a28:	4770      	bx	lr
 8023a2a:	bf00      	nop
 8023a2c:	20000c68 	.word	0x20000c68
 8023a30:	20000c64 	.word	0x20000c64

08023a34 <nand_bad_block_table_iter_alloc>:

void *nand_bad_block_table_iter_alloc(uint32_t *page)
{
 8023a34:	b480      	push	{r7}
 8023a36:	b083      	sub	sp, #12
 8023a38:	af00      	add	r7, sp, #0
 8023a3a:	6078      	str	r0, [r7, #4]
    if (!nand_bad_block_table_count)
 8023a3c:	4b08      	ldr	r3, [pc, #32]	; (8023a60 <nand_bad_block_table_iter_alloc+0x2c>)
 8023a3e:	681b      	ldr	r3, [r3, #0]
 8023a40:	2b00      	cmp	r3, #0
 8023a42:	d101      	bne.n	8023a48 <nand_bad_block_table_iter_alloc+0x14>
        return NULL; // 坏块表为空，无法进行迭代
 8023a44:	2300      	movs	r3, #0
 8023a46:	e004      	b.n	8023a52 <nand_bad_block_table_iter_alloc+0x1e>

    *page = nand_bad_block_table[0]; // 将坏块表的第一个块赋值给 page
 8023a48:	4b06      	ldr	r3, [pc, #24]	; (8023a64 <nand_bad_block_table_iter_alloc+0x30>)
 8023a4a:	681a      	ldr	r2, [r3, #0]
 8023a4c:	687b      	ldr	r3, [r7, #4]
 8023a4e:	601a      	str	r2, [r3, #0]

    return &nand_bad_block_table[0]; // 返回坏块表的第一个块的地址作为迭代器
 8023a50:	4b04      	ldr	r3, [pc, #16]	; (8023a64 <nand_bad_block_table_iter_alloc+0x30>)
}
 8023a52:	4618      	mov	r0, r3
 8023a54:	370c      	adds	r7, #12
 8023a56:	46bd      	mov	sp, r7
 8023a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a5c:	4770      	bx	lr
 8023a5e:	bf00      	nop
 8023a60:	20000c64 	.word	0x20000c64
 8023a64:	20000c68 	.word	0x20000c68

08023a68 <nand_bad_block_table_iter_next>:

void *nand_bad_block_table_iter_next(void *iter, uint32_t *page)
{
 8023a68:	b480      	push	{r7}
 8023a6a:	b085      	sub	sp, #20
 8023a6c:	af00      	add	r7, sp, #0
 8023a6e:	6078      	str	r0, [r7, #4]
 8023a70:	6039      	str	r1, [r7, #0]
    uint32_t *bbt_iter = iter;
 8023a72:	687b      	ldr	r3, [r7, #4]
 8023a74:	60fb      	str	r3, [r7, #12]

    if (!bbt_iter)
 8023a76:	68fb      	ldr	r3, [r7, #12]
 8023a78:	2b00      	cmp	r3, #0
 8023a7a:	d101      	bne.n	8023a80 <nand_bad_block_table_iter_next+0x18>
       return NULL; // 无效的迭代器，无法进行下一次迭代
 8023a7c:	2300      	movs	r3, #0
 8023a7e:	e012      	b.n	8023aa6 <nand_bad_block_table_iter_next+0x3e>

    bbt_iter++; // 迭代器指向下一个块
 8023a80:	68fb      	ldr	r3, [r7, #12]
 8023a82:	3304      	adds	r3, #4
 8023a84:	60fb      	str	r3, [r7, #12]

    if (bbt_iter - &nand_bad_block_table[0] >= nand_bad_block_table_count)
 8023a86:	68fb      	ldr	r3, [r7, #12]
 8023a88:	4a0a      	ldr	r2, [pc, #40]	; (8023ab4 <nand_bad_block_table_iter_next+0x4c>)
 8023a8a:	1a9b      	subs	r3, r3, r2
 8023a8c:	109b      	asrs	r3, r3, #2
 8023a8e:	461a      	mov	r2, r3
 8023a90:	4b09      	ldr	r3, [pc, #36]	; (8023ab8 <nand_bad_block_table_iter_next+0x50>)
 8023a92:	681b      	ldr	r3, [r3, #0]
 8023a94:	429a      	cmp	r2, r3
 8023a96:	d301      	bcc.n	8023a9c <nand_bad_block_table_iter_next+0x34>
        return NULL; // 已达到坏块表的末尾，无法进行下一次迭代
 8023a98:	2300      	movs	r3, #0
 8023a9a:	e004      	b.n	8023aa6 <nand_bad_block_table_iter_next+0x3e>

    *page = *bbt_iter; // 将当前迭代的块赋值给 page
 8023a9c:	68fb      	ldr	r3, [r7, #12]
 8023a9e:	681a      	ldr	r2, [r3, #0]
 8023aa0:	683b      	ldr	r3, [r7, #0]
 8023aa2:	601a      	str	r2, [r3, #0]

    return bbt_iter; // 返回下一次迭代的迭代器
 8023aa4:	68fb      	ldr	r3, [r7, #12]
}
 8023aa6:	4618      	mov	r0, r3
 8023aa8:	3714      	adds	r7, #20
 8023aaa:	46bd      	mov	sp, r7
 8023aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023ab0:	4770      	bx	lr
 8023ab2:	bf00      	nop
 8023ab4:	20000c68 	.word	0x20000c68
 8023ab8:	20000c64 	.word	0x20000c64

08023abc <np_send_ok_status>:
static flash_hal_t *hal[] = { &hal_fsmc, &hal_spi_nor, &hal_spi_nand };  // HAL 驱动数组

uint8_t np_packet_send_buf[NP_PACKET_BUF_SIZE];    // 发送数据包缓冲区

static int np_send_ok_status()
{
 8023abc:	b580      	push	{r7, lr}
 8023abe:	b082      	sub	sp, #8
 8023ac0:	af00      	add	r7, sp, #0
    np_resp_t status = { NP_RESP_STATUS, NP_STATUS_OK };       // 正常状态响应
 8023ac2:	2301      	movs	r3, #1
 8023ac4:	703b      	strb	r3, [r7, #0]
 8023ac6:	2300      	movs	r3, #0
 8023ac8:	707b      	strb	r3, [r7, #1]
    size_t len = sizeof(status);
 8023aca:	2302      	movs	r3, #2
 8023acc:	607b      	str	r3, [r7, #4]

    if (np_comm_cb)
 8023ace:	4b08      	ldr	r3, [pc, #32]	; (8023af0 <np_send_ok_status+0x34>)
 8023ad0:	681b      	ldr	r3, [r3, #0]
 8023ad2:	2b00      	cmp	r3, #0
 8023ad4:	d006      	beq.n	8023ae4 <np_send_ok_status+0x28>
        np_comm_cb->send((uint8_t *)&status, len);             // 发送响应数据
 8023ad6:	4b06      	ldr	r3, [pc, #24]	; (8023af0 <np_send_ok_status+0x34>)
 8023ad8:	681b      	ldr	r3, [r3, #0]
 8023ada:	681b      	ldr	r3, [r3, #0]
 8023adc:	463a      	mov	r2, r7
 8023ade:	6879      	ldr	r1, [r7, #4]
 8023ae0:	4610      	mov	r0, r2
 8023ae2:	4798      	blx	r3

    return 0;
 8023ae4:	2300      	movs	r3, #0
}
 8023ae6:	4618      	mov	r0, r3
 8023ae8:	3708      	adds	r7, #8
 8023aea:	46bd      	mov	sp, r7
 8023aec:	bd80      	pop	{r7, pc}
 8023aee:	bf00      	nop
 8023af0:	20000cb8 	.word	0x20000cb8

08023af4 <np_send_error>:

static int np_send_error(uint8_t err_code)
{
 8023af4:	b580      	push	{r7, lr}
 8023af6:	b086      	sub	sp, #24
 8023af8:	af00      	add	r7, sp, #0
 8023afa:	4603      	mov	r3, r0
 8023afc:	71fb      	strb	r3, [r7, #7]
    np_resp_t status = { NP_RESP_STATUS, NP_STATUS_ERROR };    // 错误状态响应
 8023afe:	4b0d      	ldr	r3, [pc, #52]	; (8023b34 <np_send_error+0x40>)
 8023b00:	881b      	ldrh	r3, [r3, #0]
 8023b02:	823b      	strh	r3, [r7, #16]
    np_resp_err_t err_status = { status, err_code };           // 错误状态信息
 8023b04:	8a3b      	ldrh	r3, [r7, #16]
 8023b06:	81bb      	strh	r3, [r7, #12]
 8023b08:	79fb      	ldrb	r3, [r7, #7]
 8023b0a:	73bb      	strb	r3, [r7, #14]
    size_t len = sizeof(err_status);
 8023b0c:	2303      	movs	r3, #3
 8023b0e:	617b      	str	r3, [r7, #20]

    if (np_comm_cb)
 8023b10:	4b09      	ldr	r3, [pc, #36]	; (8023b38 <np_send_error+0x44>)
 8023b12:	681b      	ldr	r3, [r3, #0]
 8023b14:	2b00      	cmp	r3, #0
 8023b16:	d007      	beq.n	8023b28 <np_send_error+0x34>
        np_comm_cb->send((uint8_t *)&err_status, len);         // 发送错误响应数据
 8023b18:	4b07      	ldr	r3, [pc, #28]	; (8023b38 <np_send_error+0x44>)
 8023b1a:	681b      	ldr	r3, [r3, #0]
 8023b1c:	681b      	ldr	r3, [r3, #0]
 8023b1e:	f107 020c 	add.w	r2, r7, #12
 8023b22:	6979      	ldr	r1, [r7, #20]
 8023b24:	4610      	mov	r0, r2
 8023b26:	4798      	blx	r3

    return 0;
 8023b28:	2300      	movs	r3, #0
}
 8023b2a:	4618      	mov	r0, r3
 8023b2c:	3718      	adds	r7, #24
 8023b2e:	46bd      	mov	sp, r7
 8023b30:	bd80      	pop	{r7, pc}
 8023b32:	bf00      	nop
 8023b34:	08032018 	.word	0x08032018
 8023b38:	20000cb8 	.word	0x20000cb8

08023b3c <np_send_bad_block_info>:

// 发送坏块信息函数，参数为块地址、大小和是否跳过标志
static int np_send_bad_block_info(uint64_t addr, uint32_t size, bool is_skipped)
{
 8023b3c:	b580      	push	{r7, lr}
 8023b3e:	b08a      	sub	sp, #40	; 0x28
 8023b40:	af00      	add	r7, sp, #0
 8023b42:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8023b46:	607a      	str	r2, [r7, #4]
 8023b48:	70fb      	strb	r3, [r7, #3]
    // 根据是否跳过标志确定info的值
    uint8_t info = is_skipped ? NP_STATUS_BB_SKIP : NP_STATUS_BB;
 8023b4a:	78fb      	ldrb	r3, [r7, #3]
 8023b4c:	2b00      	cmp	r3, #0
 8023b4e:	d001      	beq.n	8023b54 <np_send_bad_block_info+0x18>
 8023b50:	2304      	movs	r3, #4
 8023b52:	e000      	b.n	8023b56 <np_send_bad_block_info+0x1a>
 8023b54:	2302      	movs	r3, #2
 8023b56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // 构造响应头部
    np_resp_t resp_header = { NP_RESP_STATUS, info };
 8023b5a:	2301      	movs	r3, #1
 8023b5c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8023b60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8023b64:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

    // 构造坏块信息
    np_resp_bad_block_t bad_block = { resp_header, addr, size };
 8023b68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8023b6a:	82bb      	strh	r3, [r7, #20]
 8023b6c:	f107 0318 	add.w	r3, r7, #24
 8023b70:	3b02      	subs	r3, #2
 8023b72:	68ba      	ldr	r2, [r7, #8]
 8023b74:	601a      	str	r2, [r3, #0]
 8023b76:	68fa      	ldr	r2, [r7, #12]
 8023b78:	605a      	str	r2, [r3, #4]
 8023b7a:	687b      	ldr	r3, [r7, #4]
 8023b7c:	f8c7 301e 	str.w	r3, [r7, #30]

    // 调用回调函数发送坏块信息，如果发送成功返回-1
    if (np_comm_cb->send((uint8_t *)&bad_block, sizeof(bad_block)))
 8023b80:	4b09      	ldr	r3, [pc, #36]	; (8023ba8 <np_send_bad_block_info+0x6c>)
 8023b82:	681b      	ldr	r3, [r3, #0]
 8023b84:	681b      	ldr	r3, [r3, #0]
 8023b86:	f107 0214 	add.w	r2, r7, #20
 8023b8a:	210e      	movs	r1, #14
 8023b8c:	4610      	mov	r0, r2
 8023b8e:	4798      	blx	r3
 8023b90:	4603      	mov	r3, r0
 8023b92:	2b00      	cmp	r3, #0
 8023b94:	d002      	beq.n	8023b9c <np_send_bad_block_info+0x60>
        return -1;
 8023b96:	f04f 33ff 	mov.w	r3, #4294967295
 8023b9a:	e000      	b.n	8023b9e <np_send_bad_block_info+0x62>

    return 0;
 8023b9c:	2300      	movs	r3, #0
}
 8023b9e:	4618      	mov	r0, r3
 8023ba0:	3728      	adds	r7, #40	; 0x28
 8023ba2:	46bd      	mov	sp, r7
 8023ba4:	bd80      	pop	{r7, pc}
 8023ba6:	bf00      	nop
 8023ba8:	20000cb8 	.word	0x20000cb8

08023bac <np_send_progress>:

// 发送进度信息函数，参数为进度值
static int np_send_progress(uint64_t progress)
{
 8023bac:	b580      	push	{r7, lr}
 8023bae:	b086      	sub	sp, #24
 8023bb0:	af00      	add	r7, sp, #0
 8023bb2:	e9c7 0100 	strd	r0, r1, [r7]
    // 构造响应头部
    np_resp_t resp_header = { NP_RESP_STATUS, NP_STATUS_PROGRESS };
 8023bb6:	4b0f      	ldr	r3, [pc, #60]	; (8023bf4 <np_send_progress+0x48>)
 8023bb8:	881b      	ldrh	r3, [r3, #0]
 8023bba:	82bb      	strh	r3, [r7, #20]

    // 构造进度信息
    np_resp_progress_t resp_progress = { resp_header, progress };
 8023bbc:	8abb      	ldrh	r3, [r7, #20]
 8023bbe:	813b      	strh	r3, [r7, #8]
 8023bc0:	f107 0308 	add.w	r3, r7, #8
 8023bc4:	3302      	adds	r3, #2
 8023bc6:	683a      	ldr	r2, [r7, #0]
 8023bc8:	601a      	str	r2, [r3, #0]
 8023bca:	687a      	ldr	r2, [r7, #4]
 8023bcc:	605a      	str	r2, [r3, #4]

    // 调用回调函数发送进度信息，如果发送成功返回-1
    if (np_comm_cb->send((uint8_t *)&resp_progress, sizeof(resp_progress)))
 8023bce:	4b0a      	ldr	r3, [pc, #40]	; (8023bf8 <np_send_progress+0x4c>)
 8023bd0:	681b      	ldr	r3, [r3, #0]
 8023bd2:	681b      	ldr	r3, [r3, #0]
 8023bd4:	f107 0208 	add.w	r2, r7, #8
 8023bd8:	210a      	movs	r1, #10
 8023bda:	4610      	mov	r0, r2
 8023bdc:	4798      	blx	r3
 8023bde:	4603      	mov	r3, r0
 8023be0:	2b00      	cmp	r3, #0
 8023be2:	d002      	beq.n	8023bea <np_send_progress+0x3e>
        return -1;
 8023be4:	f04f 33ff 	mov.w	r3, #4294967295
 8023be8:	e000      	b.n	8023bec <np_send_progress+0x40>

    return 0;
 8023bea:	2300      	movs	r3, #0
}
 8023bec:	4618      	mov	r0, r3
 8023bee:	3718      	adds	r7, #24
 8023bf0:	46bd      	mov	sp, r7
 8023bf2:	bd80      	pop	{r7, pc}
 8023bf4:	0803201c 	.word	0x0803201c
 8023bf8:	20000cb8 	.word	0x20000cb8

08023bfc <_np_cmd_nand_read_id>:

// 内部函数，用于执行NAND读取ID的命令
static int _np_cmd_nand_read_id(np_prog_t *prog)
{
 8023bfc:	b5b0      	push	{r4, r5, r7, lr}
 8023bfe:	b08a      	sub	sp, #40	; 0x28
 8023c00:	af04      	add	r7, sp, #16
 8023c02:	6078      	str	r0, [r7, #4]
    np_resp_id_t resp;
    size_t resp_len = sizeof(resp);
 8023c04:	2308      	movs	r3, #8
 8023c06:	617b      	str	r3, [r7, #20]

    DEBUG_PRINT("Read ID command\r\n");
 8023c08:	481d      	ldr	r0, [pc, #116]	; (8023c80 <_np_cmd_nand_read_id+0x84>)
 8023c0a:	f00d f9eb 	bl	8030fe4 <puts>

    // 设置响应头部的code和info字段
    resp.header.code = NP_RESP_DATA;
 8023c0e:	2300      	movs	r3, #0
 8023c10:	733b      	strb	r3, [r7, #12]
    resp.header.info = resp_len - sizeof(resp.header);
 8023c12:	697b      	ldr	r3, [r7, #20]
 8023c14:	b2db      	uxtb	r3, r3
 8023c16:	3b02      	subs	r3, #2
 8023c18:	b2db      	uxtb	r3, r3
 8023c1a:	737b      	strb	r3, [r7, #13]

    // 调用硬件抽象层的读取ID函数
    hal[prog->hal]->read_id(&resp.nand_id);
 8023c1c:	687b      	ldr	r3, [r7, #4]
 8023c1e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023c22:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8023c26:	461a      	mov	r2, r3
 8023c28:	4b16      	ldr	r3, [pc, #88]	; (8023c84 <_np_cmd_nand_read_id+0x88>)
 8023c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023c2e:	689b      	ldr	r3, [r3, #8]
 8023c30:	f107 020c 	add.w	r2, r7, #12
 8023c34:	3202      	adds	r2, #2
 8023c36:	4610      	mov	r0, r2
 8023c38:	4798      	blx	r3

    // 如果设置了通信回调函数，则发送响应数据
    if (np_comm_cb)
 8023c3a:	4b13      	ldr	r3, [pc, #76]	; (8023c88 <_np_cmd_nand_read_id+0x8c>)
 8023c3c:	681b      	ldr	r3, [r3, #0]
 8023c3e:	2b00      	cmp	r3, #0
 8023c40:	d007      	beq.n	8023c52 <_np_cmd_nand_read_id+0x56>
        np_comm_cb->send((uint8_t *)&resp, resp_len);
 8023c42:	4b11      	ldr	r3, [pc, #68]	; (8023c88 <_np_cmd_nand_read_id+0x8c>)
 8023c44:	681b      	ldr	r3, [r3, #0]
 8023c46:	681b      	ldr	r3, [r3, #0]
 8023c48:	f107 020c 	add.w	r2, r7, #12
 8023c4c:	6979      	ldr	r1, [r7, #20]
 8023c4e:	4610      	mov	r0, r2
 8023c50:	4798      	blx	r3

    DEBUG_PRINT("Chip ID: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\r\n",
        resp.nand_id.maker_id, resp.nand_id.device_id, resp.nand_id.third_id,
 8023c52:	7bbb      	ldrb	r3, [r7, #14]
    DEBUG_PRINT("Chip ID: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\r\n",
 8023c54:	4618      	mov	r0, r3
        resp.nand_id.maker_id, resp.nand_id.device_id, resp.nand_id.third_id,
 8023c56:	7bfb      	ldrb	r3, [r7, #15]
    DEBUG_PRINT("Chip ID: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\r\n",
 8023c58:	461c      	mov	r4, r3
        resp.nand_id.maker_id, resp.nand_id.device_id, resp.nand_id.third_id,
 8023c5a:	7c3b      	ldrb	r3, [r7, #16]
    DEBUG_PRINT("Chip ID: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\r\n",
 8023c5c:	461d      	mov	r5, r3
        resp.nand_id.fourth_id, resp.nand_id.fifth_id, resp.nand_id.sixth_id);
 8023c5e:	7c7b      	ldrb	r3, [r7, #17]
 8023c60:	7cba      	ldrb	r2, [r7, #18]
 8023c62:	7cf9      	ldrb	r1, [r7, #19]
    DEBUG_PRINT("Chip ID: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x\r\n",
 8023c64:	9102      	str	r1, [sp, #8]
 8023c66:	9201      	str	r2, [sp, #4]
 8023c68:	9300      	str	r3, [sp, #0]
 8023c6a:	462b      	mov	r3, r5
 8023c6c:	4622      	mov	r2, r4
 8023c6e:	4601      	mov	r1, r0
 8023c70:	4806      	ldr	r0, [pc, #24]	; (8023c8c <_np_cmd_nand_read_id+0x90>)
 8023c72:	f00d f951 	bl	8030f18 <iprintf>

    return 0;
 8023c76:	2300      	movs	r3, #0
}
 8023c78:	4618      	mov	r0, r3
 8023c7a:	3718      	adds	r7, #24
 8023c7c:	46bd      	mov	sp, r7
 8023c7e:	bdb0      	pop	{r4, r5, r7, pc}
 8023c80:	08032020 	.word	0x08032020
 8023c84:	20000040 	.word	0x20000040
 8023c88:	20000cb8 	.word	0x20000cb8
 8023c8c:	08032034 	.word	0x08032034

08023c90 <np_cmd_nand_read_id>:

// 执行NAND读取ID的命令
static int np_cmd_nand_read_id(np_prog_t *prog)
{
 8023c90:	b580      	push	{r7, lr}
 8023c92:	b084      	sub	sp, #16
 8023c94:	af00      	add	r7, sp, #0
 8023c96:	6078      	str	r0, [r7, #4]
    int ret;

    led_rd_set(true);
 8023c98:	2001      	movs	r0, #1
 8023c9a:	f7ff fd83 	bl	80237a4 <led_rd_set>
    ret = _np_cmd_nand_read_id(prog);
 8023c9e:	6878      	ldr	r0, [r7, #4]
 8023ca0:	f7ff ffac 	bl	8023bfc <_np_cmd_nand_read_id>
 8023ca4:	60f8      	str	r0, [r7, #12]
    led_rd_set(false);
 8023ca6:	2000      	movs	r0, #0
 8023ca8:	f7ff fd7c 	bl	80237a4 <led_rd_set>

    return ret;
 8023cac:	68fb      	ldr	r3, [r7, #12]
}
 8023cae:	4618      	mov	r0, r3
 8023cb0:	3710      	adds	r7, #16
 8023cb2:	46bd      	mov	sp, r7
 8023cb4:	bd80      	pop	{r7, pc}
	...

08023cb8 <np_read_bad_block_info_from_page>:

// 从页中读取坏块信息，参数为编程器、块号、页号和坏块标志指针
static int np_read_bad_block_info_from_page(np_prog_t *prog, uint32_t block,
    uint32_t page, bool *is_bad)
{
 8023cb8:	b5b0      	push	{r4, r5, r7, lr}
 8023cba:	b08a      	sub	sp, #40	; 0x28
 8023cbc:	af00      	add	r7, sp, #0
 8023cbe:	60f8      	str	r0, [r7, #12]
 8023cc0:	60b9      	str	r1, [r7, #8]
 8023cc2:	607a      	str	r2, [r7, #4]
 8023cc4:	603b      	str	r3, [r7, #0]
    uint32_t status;
    uint64_t addr = block * prog->chip_info.block_size;
 8023cc6:	68fb      	ldr	r3, [r7, #12]
 8023cc8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023ccc:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8023cd0:	68ba      	ldr	r2, [r7, #8]
 8023cd2:	fb02 f303 	mul.w	r3, r2, r3
 8023cd6:	2200      	movs	r2, #0
 8023cd8:	461c      	mov	r4, r3
 8023cda:	4615      	mov	r5, r2
 8023cdc:	e9c7 4506 	strd	r4, r5, [r7, #24]
    uint8_t *bb_mark = &prog->page.buf[prog->chip_info.page_size +
 8023ce0:	68fb      	ldr	r3, [r7, #12]
 8023ce2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023ce6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
        prog->chip_info.bb_mark_off];
 8023cea:	68fa      	ldr	r2, [r7, #12]
 8023cec:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8023cf0:	f892 223c 	ldrb.w	r2, [r2, #572]	; 0x23c
    uint8_t *bb_mark = &prog->page.buf[prog->chip_info.page_size +
 8023cf4:	4413      	add	r3, r2
 8023cf6:	3338      	adds	r3, #56	; 0x38
 8023cf8:	68fa      	ldr	r2, [r7, #12]
 8023cfa:	4413      	add	r3, r2
 8023cfc:	3304      	adds	r3, #4
 8023cfe:	617b      	str	r3, [r7, #20]

    // 从页的备用区域读取坏块标志
    status = hal[prog->hal]->read_spare_data(bb_mark, page,
 8023d00:	68fb      	ldr	r3, [r7, #12]
 8023d02:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023d06:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8023d0a:	461a      	mov	r2, r3
 8023d0c:	4b35      	ldr	r3, [pc, #212]	; (8023de4 <np_read_bad_block_info_from_page+0x12c>)
 8023d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023d12:	695c      	ldr	r4, [r3, #20]
        prog->chip_info.bb_mark_off, 1);
 8023d14:	68fb      	ldr	r3, [r7, #12]
 8023d16:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023d1a:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
    status = hal[prog->hal]->read_spare_data(bb_mark, page,
 8023d1e:	461a      	mov	r2, r3
 8023d20:	2301      	movs	r3, #1
 8023d22:	6879      	ldr	r1, [r7, #4]
 8023d24:	6978      	ldr	r0, [r7, #20]
 8023d26:	47a0      	blx	r4
 8023d28:	6278      	str	r0, [r7, #36]	; 0x24

    // 如果读取命令无效，则尝试读取整个页的数据
    if (status == FLASH_STATUS_INVALID_CMD)
 8023d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023d2c:	2b04      	cmp	r3, #4
 8023d2e:	d11a      	bne.n	8023d66 <np_read_bad_block_info_from_page+0xae>
    {
        status = hal[prog->hal]->read_page(prog->page.buf, page,
 8023d30:	68fb      	ldr	r3, [r7, #12]
 8023d32:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023d36:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8023d3a:	461a      	mov	r2, r3
 8023d3c:	4b29      	ldr	r3, [pc, #164]	; (8023de4 <np_read_bad_block_info_from_page+0x12c>)
 8023d3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023d42:	691b      	ldr	r3, [r3, #16]
 8023d44:	68fa      	ldr	r2, [r7, #12]
 8023d46:	f102 003c 	add.w	r0, r2, #60	; 0x3c
            prog->chip_info.page_size + prog->chip_info.spare_size);
 8023d4a:	68fa      	ldr	r2, [r7, #12]
 8023d4c:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8023d50:	f8d2 1228 	ldr.w	r1, [r2, #552]	; 0x228
 8023d54:	68fa      	ldr	r2, [r7, #12]
 8023d56:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8023d5a:	f8d2 2238 	ldr.w	r2, [r2, #568]	; 0x238
        status = hal[prog->hal]->read_page(prog->page.buf, page,
 8023d5e:	440a      	add	r2, r1
 8023d60:	6879      	ldr	r1, [r7, #4]
 8023d62:	4798      	blx	r3
 8023d64:	6278      	str	r0, [r7, #36]	; 0x24
    }

    switch (status)
 8023d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023d68:	2b03      	cmp	r3, #3
 8023d6a:	d010      	beq.n	8023d8e <np_read_bad_block_info_from_page+0xd6>
 8023d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023d6e:	2b03      	cmp	r3, #3
 8023d70:	d815      	bhi.n	8023d9e <np_read_bad_block_info_from_page+0xe6>
 8023d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023d74:	2b00      	cmp	r3, #0
 8023d76:	d018      	beq.n	8023daa <np_read_bad_block_info_from_page+0xf2>
 8023d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023d7a:	2b02      	cmp	r3, #2
 8023d7c:	d10f      	bne.n	8023d9e <np_read_bad_block_info_from_page+0xe6>
    {
    case FLASH_STATUS_READY:
        break;
    case FLASH_STATUS_ERROR:
        ERROR_PRINT("NAND read bad block info error at 0x%" PRIx64 "\r\n",
 8023d7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8023d82:	4819      	ldr	r0, [pc, #100]	; (8023de8 <np_read_bad_block_info_from_page+0x130>)
 8023d84:	f00d f8c8 	bl	8030f18 <iprintf>
            addr);
        return NP_ERR_NAND_RD;
 8023d88:	f06f 0367 	mvn.w	r3, #103	; 0x67
 8023d8c:	e025      	b.n	8023dda <np_read_bad_block_info_from_page+0x122>
    case FLASH_STATUS_TIMEOUT:
        ERROR_PRINT("NAND read timeout at 0x%" PRIx64 "\r\n", addr);
 8023d8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8023d92:	4816      	ldr	r0, [pc, #88]	; (8023dec <np_read_bad_block_info_from_page+0x134>)
 8023d94:	f00d f8c0 	bl	8030f18 <iprintf>
        return NP_ERR_NAND_RD;
 8023d98:	f06f 0367 	mvn.w	r3, #103	; 0x67
 8023d9c:	e01d      	b.n	8023dda <np_read_bad_block_info_from_page+0x122>
    default:
        ERROR_PRINT("Unknown NAND status\r\n");
 8023d9e:	4814      	ldr	r0, [pc, #80]	; (8023df0 <np_read_bad_block_info_from_page+0x138>)
 8023da0:	f00d f920 	bl	8030fe4 <puts>
        return NP_ERR_NAND_RD;
 8023da4:	f06f 0367 	mvn.w	r3, #103	; 0x67
 8023da8:	e017      	b.n	8023dda <np_read_bad_block_info_from_page+0x122>
        break;
 8023daa:	bf00      	nop
    }

    // 判断坏块标志是否为NP_NAND_GOOD_BLOCK_MARK
    *is_bad = prog->page.buf[prog->chip_info.page_size +
 8023dac:	68fb      	ldr	r3, [r7, #12]
 8023dae:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023db2:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
        prog->chip_info.bb_mark_off] != NP_NAND_GOOD_BLOCK_MARK;
 8023db6:	68fa      	ldr	r2, [r7, #12]
 8023db8:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8023dbc:	f892 223c 	ldrb.w	r2, [r2, #572]	; 0x23c
    *is_bad = prog->page.buf[prog->chip_info.page_size +
 8023dc0:	4413      	add	r3, r2
 8023dc2:	68fa      	ldr	r2, [r7, #12]
 8023dc4:	4413      	add	r3, r2
 8023dc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
        prog->chip_info.bb_mark_off] != NP_NAND_GOOD_BLOCK_MARK;
 8023dca:	2bff      	cmp	r3, #255	; 0xff
 8023dcc:	bf14      	ite	ne
 8023dce:	2301      	movne	r3, #1
 8023dd0:	2300      	moveq	r3, #0
 8023dd2:	b2da      	uxtb	r2, r3
    *is_bad = prog->page.buf[prog->chip_info.page_size +
 8023dd4:	683b      	ldr	r3, [r7, #0]
 8023dd6:	701a      	strb	r2, [r3, #0]

    return 0;
 8023dd8:	2300      	movs	r3, #0
}
 8023dda:	4618      	mov	r0, r3
 8023ddc:	3728      	adds	r7, #40	; 0x28
 8023dde:	46bd      	mov	sp, r7
 8023de0:	bdb0      	pop	{r4, r5, r7, pc}
 8023de2:	bf00      	nop
 8023de4:	20000040 	.word	0x20000040
 8023de8:	08032060 	.word	0x08032060
 8023dec:	08032094 	.word	0x08032094
 8023df0:	080320bc 	.word	0x080320bc

08023df4 <_np_cmd_read_bad_blocks>:

// 内部函数，执行读取坏块命令，并可选择发送进度信息
static int _np_cmd_read_bad_blocks(np_prog_t *prog, bool send_progress)
{
 8023df4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8023df8:	b088      	sub	sp, #32
 8023dfa:	af00      	add	r7, sp, #0
 8023dfc:	6078      	str	r0, [r7, #4]
 8023dfe:	460b      	mov	r3, r1
 8023e00:	70fb      	strb	r3, [r7, #3]
    int ret;
    bool is_bad;
    uint32_t block, block_num, page_num, page;

    // 检查是否支持坏块检测
    if (!hal[prog->hal]->is_bb_supported())
 8023e02:	687b      	ldr	r3, [r7, #4]
 8023e04:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023e08:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8023e0c:	461a      	mov	r2, r3
 8023e0e:	4b40      	ldr	r3, [pc, #256]	; (8023f10 <_np_cmd_read_bad_blocks+0x11c>)
 8023e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023e14:	6a1b      	ldr	r3, [r3, #32]
 8023e16:	4798      	blx	r3
 8023e18:	4603      	mov	r3, r0
 8023e1a:	f083 0301 	eor.w	r3, r3, #1
 8023e1e:	b2db      	uxtb	r3, r3
 8023e20:	2b00      	cmp	r3, #0
 8023e22:	d16a      	bne.n	8023efa <_np_cmd_read_bad_blocks+0x106>
        goto Exit;

    block_num = prog->chip_info.total_size / prog->chip_info.block_size;
 8023e24:	687b      	ldr	r3, [r7, #4]
 8023e26:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8023e2a:	3330      	adds	r3, #48	; 0x30
 8023e2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8023e30:	687b      	ldr	r3, [r7, #4]
 8023e32:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023e36:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8023e3a:	2200      	movs	r2, #0
 8023e3c:	4698      	mov	r8, r3
 8023e3e:	4691      	mov	r9, r2
 8023e40:	4642      	mov	r2, r8
 8023e42:	464b      	mov	r3, r9
 8023e44:	f7fe fa14 	bl	8022270 <__aeabi_uldivmod>
 8023e48:	4602      	mov	r2, r0
 8023e4a:	460b      	mov	r3, r1
 8023e4c:	4613      	mov	r3, r2
 8023e4e:	61bb      	str	r3, [r7, #24]
    page_num = prog->chip_info.block_size / prog->chip_info.page_size;
 8023e50:	687b      	ldr	r3, [r7, #4]
 8023e52:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023e56:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8023e5a:	687b      	ldr	r3, [r7, #4]
 8023e5c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023e60:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8023e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8023e68:	617b      	str	r3, [r7, #20]
    /* Bad block - not 0xFF value in the first or second page in the block at
     * some offset in the page spare area
     */

    // 遍历所有块
    for (block = 0; block < block_num; block++)
 8023e6a:	2300      	movs	r3, #0
 8023e6c:	61fb      	str	r3, [r7, #28]
 8023e6e:	e03f      	b.n	8023ef0 <_np_cmd_read_bad_blocks+0xfc>
    {
        page = block * page_num;
 8023e70:	69fb      	ldr	r3, [r7, #28]
 8023e72:	697a      	ldr	r2, [r7, #20]
 8023e74:	fb02 f303 	mul.w	r3, r2, r3
 8023e78:	613b      	str	r3, [r7, #16]

        // 如果需要发送进度信息，则调用np_send_progress函数发送
        if (send_progress)
 8023e7a:	78fb      	ldrb	r3, [r7, #3]
 8023e7c:	2b00      	cmp	r3, #0
 8023e7e:	d007      	beq.n	8023e90 <_np_cmd_read_bad_blocks+0x9c>
            np_send_progress(page);
 8023e80:	693b      	ldr	r3, [r7, #16]
 8023e82:	2200      	movs	r2, #0
 8023e84:	461c      	mov	r4, r3
 8023e86:	4615      	mov	r5, r2
 8023e88:	4620      	mov	r0, r4
 8023e8a:	4629      	mov	r1, r5
 8023e8c:	f7ff fe8e 	bl	8023bac <np_send_progress>

        // 从第一个页和第二个页读取坏块信息
        if ((ret = np_read_bad_block_info_from_page(prog, block, page,
 8023e90:	f107 030b 	add.w	r3, r7, #11
 8023e94:	693a      	ldr	r2, [r7, #16]
 8023e96:	69f9      	ldr	r1, [r7, #28]
 8023e98:	6878      	ldr	r0, [r7, #4]
 8023e9a:	f7ff ff0d 	bl	8023cb8 <np_read_bad_block_info_from_page>
 8023e9e:	60f8      	str	r0, [r7, #12]
 8023ea0:	68fb      	ldr	r3, [r7, #12]
 8023ea2:	2b00      	cmp	r3, #0
 8023ea4:	d001      	beq.n	8023eaa <_np_cmd_read_bad_blocks+0xb6>
            &is_bad)))
        {
            return ret;
 8023ea6:	68fb      	ldr	r3, [r7, #12]
 8023ea8:	e02c      	b.n	8023f04 <_np_cmd_read_bad_blocks+0x110>
        }

        if (!is_bad && (ret = np_read_bad_block_info_from_page(prog, block,
 8023eaa:	7afb      	ldrb	r3, [r7, #11]
 8023eac:	f083 0301 	eor.w	r3, r3, #1
 8023eb0:	b2db      	uxtb	r3, r3
 8023eb2:	2b00      	cmp	r3, #0
 8023eb4:	d00d      	beq.n	8023ed2 <_np_cmd_read_bad_blocks+0xde>
 8023eb6:	693b      	ldr	r3, [r7, #16]
 8023eb8:	1c5a      	adds	r2, r3, #1
 8023eba:	f107 030b 	add.w	r3, r7, #11
 8023ebe:	69f9      	ldr	r1, [r7, #28]
 8023ec0:	6878      	ldr	r0, [r7, #4]
 8023ec2:	f7ff fef9 	bl	8023cb8 <np_read_bad_block_info_from_page>
 8023ec6:	60f8      	str	r0, [r7, #12]
 8023ec8:	68fb      	ldr	r3, [r7, #12]
 8023eca:	2b00      	cmp	r3, #0
 8023ecc:	d001      	beq.n	8023ed2 <_np_cmd_read_bad_blocks+0xde>
            page + 1, &is_bad)))
        {
            return ret;
 8023ece:	68fb      	ldr	r3, [r7, #12]
 8023ed0:	e018      	b.n	8023f04 <_np_cmd_read_bad_blocks+0x110>
        }

        // 如果是坏块，则将该页添加到坏块表中
        if (is_bad && nand_bad_block_table_add(page))
 8023ed2:	7afb      	ldrb	r3, [r7, #11]
 8023ed4:	2b00      	cmp	r3, #0
 8023ed6:	d008      	beq.n	8023eea <_np_cmd_read_bad_blocks+0xf6>
 8023ed8:	6938      	ldr	r0, [r7, #16]
 8023eda:	f7ff fd67 	bl	80239ac <nand_bad_block_table_add>
 8023ede:	4603      	mov	r3, r0
 8023ee0:	2b00      	cmp	r3, #0
 8023ee2:	d002      	beq.n	8023eea <_np_cmd_read_bad_blocks+0xf6>
            return NP_ERR_BBT_OVERFLOW;
 8023ee4:	f06f 0370 	mvn.w	r3, #112	; 0x70
 8023ee8:	e00c      	b.n	8023f04 <_np_cmd_read_bad_blocks+0x110>
    for (block = 0; block < block_num; block++)
 8023eea:	69fb      	ldr	r3, [r7, #28]
 8023eec:	3301      	adds	r3, #1
 8023eee:	61fb      	str	r3, [r7, #28]
 8023ef0:	69fa      	ldr	r2, [r7, #28]
 8023ef2:	69bb      	ldr	r3, [r7, #24]
 8023ef4:	429a      	cmp	r2, r3
 8023ef6:	d3bb      	bcc.n	8023e70 <_np_cmd_read_bad_blocks+0x7c>
    }

Exit:
 8023ef8:	e000      	b.n	8023efc <_np_cmd_read_bad_blocks+0x108>
        goto Exit;
 8023efa:	bf00      	nop
    prog->bb_is_read = 1;
 8023efc:	687b      	ldr	r3, [r7, #4]
 8023efe:	2201      	movs	r2, #1
 8023f00:	635a      	str	r2, [r3, #52]	; 0x34

    return 0;
 8023f02:	2300      	movs	r3, #0
}
 8023f04:	4618      	mov	r0, r3
 8023f06:	3720      	adds	r7, #32
 8023f08:	46bd      	mov	sp, r7
 8023f0a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8023f0e:	bf00      	nop
 8023f10:	20000040 	.word	0x20000040

08023f14 <np_nand_erase>:

// NAND擦除函数
static int np_nand_erase(np_prog_t *prog, uint32_t page)
{
 8023f14:	b580      	push	{r7, lr}
 8023f16:	b086      	sub	sp, #24
 8023f18:	af00      	add	r7, sp, #0
 8023f1a:	6078      	str	r0, [r7, #4]
 8023f1c:	6039      	str	r1, [r7, #0]
    uint32_t status;
    uint64_t addr = page * prog->chip_info.page_size;
 8023f1e:	6879      	ldr	r1, [r7, #4]
 8023f20:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
 8023f24:	f8d1 1228 	ldr.w	r1, [r1, #552]	; 0x228
 8023f28:	6838      	ldr	r0, [r7, #0]
 8023f2a:	fb00 f101 	mul.w	r1, r0, r1
 8023f2e:	2000      	movs	r0, #0
 8023f30:	460a      	mov	r2, r1
 8023f32:	4603      	mov	r3, r0
 8023f34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    
    DEBUG_PRINT("NAND擦除地址：0x%" PRIx64 "\r\n", addr);
 8023f38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8023f3c:	481f      	ldr	r0, [pc, #124]	; (8023fbc <np_nand_erase+0xa8>)
 8023f3e:	f00c ffeb 	bl	8030f18 <iprintf>

    // 调用硬件抽象层的块擦除函数
    status = hal[prog->hal]->erase_block(page);
 8023f42:	687b      	ldr	r3, [r7, #4]
 8023f44:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023f48:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8023f4c:	461a      	mov	r2, r3
 8023f4e:	4b1c      	ldr	r3, [pc, #112]	; (8023fc0 <np_nand_erase+0xac>)
 8023f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023f54:	68db      	ldr	r3, [r3, #12]
 8023f56:	6838      	ldr	r0, [r7, #0]
 8023f58:	4798      	blx	r3
 8023f5a:	60f8      	str	r0, [r7, #12]
    switch (status)
 8023f5c:	68fb      	ldr	r3, [r7, #12]
 8023f5e:	2b03      	cmp	r3, #3
 8023f60:	d018      	beq.n	8023f94 <np_nand_erase+0x80>
 8023f62:	68fb      	ldr	r3, [r7, #12]
 8023f64:	2b03      	cmp	r3, #3
 8023f66:	d81b      	bhi.n	8023fa0 <np_nand_erase+0x8c>
 8023f68:	68fb      	ldr	r3, [r7, #12]
 8023f6a:	2b00      	cmp	r3, #0
 8023f6c:	d01e      	beq.n	8023fac <np_nand_erase+0x98>
 8023f6e:	68fb      	ldr	r3, [r7, #12]
 8023f70:	2b02      	cmp	r3, #2
 8023f72:	d115      	bne.n	8023fa0 <np_nand_erase+0x8c>
    {
    case FLASH_STATUS_READY:
        break;
    case FLASH_STATUS_ERROR:
        // 如果擦除命令失败，发送坏块信息
        if (np_send_bad_block_info(addr, prog->chip_info.block_size, false))
 8023f74:	687b      	ldr	r3, [r7, #4]
 8023f76:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023f7a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8023f7e:	2300      	movs	r3, #0
 8023f80:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8023f84:	f7ff fdda 	bl	8023b3c <np_send_bad_block_info>
 8023f88:	4603      	mov	r3, r0
 8023f8a:	2b00      	cmp	r3, #0
 8023f8c:	d010      	beq.n	8023fb0 <np_nand_erase+0x9c>
            return -1;
 8023f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8023f92:	e00f      	b.n	8023fb4 <np_nand_erase+0xa0>
        break;
    case FLASH_STATUS_TIMEOUT:
        ERROR_PRINT("NAND擦除超时，地址：0x%" PRIx64 "\r\n", addr);
 8023f94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8023f98:	480a      	ldr	r0, [pc, #40]	; (8023fc4 <np_nand_erase+0xb0>)
 8023f9a:	f00c ffbd 	bl	8030f18 <iprintf>
        break;
 8023f9e:	e008      	b.n	8023fb2 <np_nand_erase+0x9e>
    default:
        ERROR_PRINT("未知的NAND状态\r\n");
 8023fa0:	4809      	ldr	r0, [pc, #36]	; (8023fc8 <np_nand_erase+0xb4>)
 8023fa2:	f00d f81f 	bl	8030fe4 <puts>
        return -1;
 8023fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8023faa:	e003      	b.n	8023fb4 <np_nand_erase+0xa0>
        break;
 8023fac:	bf00      	nop
 8023fae:	e000      	b.n	8023fb2 <np_nand_erase+0x9e>
        break;
 8023fb0:	bf00      	nop
    }

    return 0;
 8023fb2:	2300      	movs	r3, #0
}
 8023fb4:	4618      	mov	r0, r3
 8023fb6:	3718      	adds	r7, #24
 8023fb8:	46bd      	mov	sp, r7
 8023fba:	bd80      	pop	{r7, pc}
 8023fbc:	080320d8 	.word	0x080320d8
 8023fc0:	20000040 	.word	0x20000040
 8023fc4:	080320f4 	.word	0x080320f4
 8023fc8:	08032120 	.word	0x08032120

08023fcc <_np_cmd_nand_erase>:

// 执行NAND擦除命令的内部函数
static int _np_cmd_nand_erase(np_prog_t *prog)
{
 8023fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8023fd0:	b0ac      	sub	sp, #176	; 0xb0
 8023fd2:	af04      	add	r7, sp, #16
 8023fd4:	6578      	str	r0, [r7, #84]	; 0x54
    int ret;
    uint64_t addr, len, total_size, total_len;
    uint32_t page, pages, pages_in_block, page_size, block_size;
    np_erase_cmd_t *erase_cmd;
    bool skip_bb, inc_spare, is_bad = false;
 8023fd6:	2300      	movs	r3, #0
 8023fd8:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b

    // 检查缓冲区长度是否正确
    if (prog->rx_buf_len < sizeof(np_erase_cmd_t))
 8023fdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8023fde:	685b      	ldr	r3, [r3, #4]
 8023fe0:	2b11      	cmp	r3, #17
 8023fe2:	d808      	bhi.n	8023ff6 <_np_cmd_nand_erase+0x2a>
    {
        ERROR_PRINT("擦除命令的缓冲区长度错误：%lu\r\n",
 8023fe4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8023fe6:	685b      	ldr	r3, [r3, #4]
 8023fe8:	4619      	mov	r1, r3
 8023fea:	48b0      	ldr	r0, [pc, #704]	; (80242ac <_np_cmd_nand_erase+0x2e0>)
 8023fec:	f00c ff94 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 8023ff0:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 8023ff4:	e1c0      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
    }
    erase_cmd = (np_erase_cmd_t *)prog->rx_buf;
 8023ff6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8023ff8:	681b      	ldr	r3, [r3, #0]
 8023ffa:	677b      	str	r3, [r7, #116]	; 0x74
    total_len = len = erase_cmd->len;
 8023ffc:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8023ffe:	f8d1 2009 	ldr.w	r2, [r1, #9]
 8024002:	f8d1 300d 	ldr.w	r3, [r1, #13]
 8024006:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
 802400a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 802400e:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    addr = erase_cmd->addr;
 8024012:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8024014:	f8d1 2001 	ldr.w	r2, [r1, #1]
 8024018:	f8d1 3005 	ldr.w	r3, [r1, #5]
 802401c:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
    skip_bb = erase_cmd->flags.skip_bb;
 8024020:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024022:	7c5b      	ldrb	r3, [r3, #17]
 8024024:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8024028:	b2db      	uxtb	r3, r3
 802402a:	2b00      	cmp	r3, #0
 802402c:	bf14      	ite	ne
 802402e:	2301      	movne	r3, #1
 8024030:	2300      	moveq	r3, #0
 8024032:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    inc_spare = erase_cmd->flags.inc_spare;
 8024036:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024038:	7c5b      	ldrb	r3, [r3, #17]
 802403a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 802403e:	b2db      	uxtb	r3, r3
 8024040:	2b00      	cmp	r3, #0
 8024042:	bf14      	ite	ne
 8024044:	2301      	movne	r3, #1
 8024046:	2300      	moveq	r3, #0
 8024048:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

    DEBUG_PRINT("擦除地址：0x%" PRIx64 "，长度：0x%" PRIx64 "字节\r\n", addr,
 802404c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8024050:	e9cd 2300 	strd	r2, r3, [sp]
 8024054:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8024058:	4895      	ldr	r0, [pc, #596]	; (80242b0 <_np_cmd_nand_erase+0x2e4>)
 802405a:	f00c ff5d 	bl	8030f18 <iprintf>
        len);

    pages_in_block = prog->chip_info.block_size / prog->chip_info.page_size;
 802405e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8024060:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024064:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8024068:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802406a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802406e:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8024072:	fbb2 f3f3 	udiv	r3, r2, r3
 8024076:	663b      	str	r3, [r7, #96]	; 0x60

    if (inc_spare)
 8024078:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 802407c:	2b00      	cmp	r3, #0
 802407e:	d03f      	beq.n	8024100 <_np_cmd_nand_erase+0x134>
    {
        pages = prog->chip_info.total_size / prog->chip_info.page_size;
 8024080:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8024082:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024086:	3330      	adds	r3, #48	; 0x30
 8024088:	e9d3 0100 	ldrd	r0, r1, [r3]
 802408c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802408e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024092:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8024096:	2200      	movs	r2, #0
 8024098:	64bb      	str	r3, [r7, #72]	; 0x48
 802409a:	64fa      	str	r2, [r7, #76]	; 0x4c
 802409c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80240a0:	f7fe f8e6 	bl	8022270 <__aeabi_uldivmod>
 80240a4:	4602      	mov	r2, r0
 80240a6:	460b      	mov	r3, r1
 80240a8:	4613      	mov	r3, r2
 80240aa:	65fb      	str	r3, [r7, #92]	; 0x5c
        page_size = prog->chip_info.page_size + prog->chip_info.spare_size;
 80240ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80240ae:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80240b2:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 80240b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80240b8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80240bc:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 80240c0:	4413      	add	r3, r2
 80240c2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        block_size = pages_in_block * page_size;
 80240c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80240c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80240cc:	fb02 f303 	mul.w	r3, r2, r3
 80240d0:	67fb      	str	r3, [r7, #124]	; 0x7c
        total_size = (uint64_t)pages * page_size;
 80240d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80240d4:	2200      	movs	r2, #0
 80240d6:	469a      	mov	sl, r3
 80240d8:	4693      	mov	fp, r2
 80240da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80240de:	2200      	movs	r2, #0
 80240e0:	4698      	mov	r8, r3
 80240e2:	4691      	mov	r9, r2
 80240e4:	fb08 f20b 	mul.w	r2, r8, fp
 80240e8:	fb0a f309 	mul.w	r3, sl, r9
 80240ec:	4413      	add	r3, r2
 80240ee:	fbaa 4508 	umull	r4, r5, sl, r8
 80240f2:	442b      	add	r3, r5
 80240f4:	461d      	mov	r5, r3
 80240f6:	e9c7 4522 	strd	r4, r5, [r7, #136]	; 0x88
 80240fa:	e9c7 4522 	strd	r4, r5, [r7, #136]	; 0x88
 80240fe:	e014      	b.n	802412a <_np_cmd_nand_erase+0x15e>
    }
    else
    {
        page_size = prog->chip_info.page_size;
 8024100:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8024102:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024106:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 802410a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        block_size = prog->chip_info.block_size;
 802410e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8024110:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024114:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8024118:	67fb      	str	r3, [r7, #124]	; 0x7c
        total_size = prog->chip_info.total_size;
 802411a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802411c:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024120:	3330      	adds	r3, #48	; 0x30
 8024122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024126:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
    }

    // 如果设置了跳过坏块标志，并且坏块表未读取，则调用_np_cmd_read_bad_blocks函数进行坏块表读取
    if (skip_bb && !prog->bb_is_read && (ret = _np_cmd_read_bad_blocks(prog, false)))
 802412a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 802412e:	2b00      	cmp	r3, #0
 8024130:	d00d      	beq.n	802414e <_np_cmd_nand_erase+0x182>
 8024132:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8024134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024136:	2b00      	cmp	r3, #0
 8024138:	d109      	bne.n	802414e <_np_cmd_nand_erase+0x182>
 802413a:	2100      	movs	r1, #0
 802413c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 802413e:	f7ff fe59 	bl	8023df4 <_np_cmd_read_bad_blocks>
 8024142:	65b8      	str	r0, [r7, #88]	; 0x58
 8024144:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8024146:	2b00      	cmp	r3, #0
 8024148:	d001      	beq.n	802414e <_np_cmd_nand_erase+0x182>
    {
        return ret;
 802414a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 802414c:	e114      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
    }

    // 检查地址是否对齐到块大小
    if (addr % block_size)
 802414e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8024150:	2200      	movs	r2, #0
 8024152:	643b      	str	r3, [r7, #64]	; 0x40
 8024154:	647a      	str	r2, [r7, #68]	; 0x44
 8024156:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 802415a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 802415e:	f7fe f887 	bl	8022270 <__aeabi_uldivmod>
 8024162:	4313      	orrs	r3, r2
 8024164:	d009      	beq.n	802417a <_np_cmd_nand_erase+0x1ae>
    {
        ERROR_PRINT("地址0x%" PRIx64 "未对齐到块大小0x%lx\r\n", addr, block_size);
 8024166:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8024168:	9300      	str	r3, [sp, #0]
 802416a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 802416e:	4851      	ldr	r0, [pc, #324]	; (80242b4 <_np_cmd_nand_erase+0x2e8>)
 8024170:	f00c fed2 	bl	8030f18 <iprintf>
        return NP_ERR_ADDR_NOT_ALIGN;
 8024174:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8024178:	e0fe      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
    }

    // 检查长度是否为零
    if (!len)
 802417a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 802417e:	4313      	orrs	r3, r2
 8024180:	d105      	bne.n	802418e <_np_cmd_nand_erase+0x1c2>
    {
        ERROR_PRINT("长度为零\r\n");
 8024182:	484d      	ldr	r0, [pc, #308]	; (80242b8 <_np_cmd_nand_erase+0x2ec>)
 8024184:	f00c ff2e 	bl	8030fe4 <puts>
        return NP_ERR_LEN_INVALID;
 8024188:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 802418c:	e0f4      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
    }

    // 检查长度是否对齐到块大小
    if (len % block_size)
 802418e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8024190:	2200      	movs	r2, #0
 8024192:	63bb      	str	r3, [r7, #56]	; 0x38
 8024194:	63fa      	str	r2, [r7, #60]	; 0x3c
 8024196:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 802419a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 802419e:	f7fe f867 	bl	8022270 <__aeabi_uldivmod>
 80241a2:	4313      	orrs	r3, r2
 80241a4:	d009      	beq.n	80241ba <_np_cmd_nand_erase+0x1ee>
    {
        ERROR_PRINT("长度0x%" PRIx64 "未对齐到块大小0x%lx\r\n", len, block_size);
 80241a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80241a8:	9300      	str	r3, [sp, #0]
 80241aa:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80241ae:	4843      	ldr	r0, [pc, #268]	; (80242bc <_np_cmd_nand_erase+0x2f0>)
 80241b0:	f00c feb2 	bl	8030f18 <iprintf>
        return NP_ERR_LEN_NOT_ALIGN;
 80241b4:	f06f 036d 	mvn.w	r3, #109	; 0x6d
 80241b8:	e0de      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
    }

    // 检查擦除地址是否超出芯片大小
    if (addr + len > total_size)
 80241ba:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80241be:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80241c2:	1884      	adds	r4, r0, r2
 80241c4:	633c      	str	r4, [r7, #48]	; 0x30
 80241c6:	eb41 0303 	adc.w	r3, r1, r3
 80241ca:	637b      	str	r3, [r7, #52]	; 0x34
 80241cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80241d0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80241d4:	4621      	mov	r1, r4
 80241d6:	428a      	cmp	r2, r1
 80241d8:	4629      	mov	r1, r5
 80241da:	418b      	sbcs	r3, r1
 80241dc:	d20f      	bcs.n	80241fe <_np_cmd_nand_erase+0x232>
    {
        ERROR_PRINT("擦除地址超出范围：0x%" PRIx64 "+0x%" PRIx64 "大于芯片大小0x%" PRIx64 "\r\n", addr, len, total_size);
 80241de:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80241e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80241e6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80241ea:	e9cd 2300 	strd	r2, r3, [sp]
 80241ee:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80241f2:	4833      	ldr	r0, [pc, #204]	; (80242c0 <_np_cmd_nand_erase+0x2f4>)
 80241f4:	f00c fe90 	bl	8030f18 <iprintf>
        return NP_ERR_ADDR_EXCEEDED;
 80241f8:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80241fc:	e0bc      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
    }

    page = addr / page_size;
 80241fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8024202:	2200      	movs	r2, #0
 8024204:	62bb      	str	r3, [r7, #40]	; 0x28
 8024206:	62fa      	str	r2, [r7, #44]	; 0x2c
 8024208:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802420c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8024210:	f7fe f82e 	bl	8022270 <__aeabi_uldivmod>
 8024214:	4602      	mov	r2, r0
 8024216:	460b      	mov	r3, r1
 8024218:	4613      	mov	r3, r2
 802421a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

    while (len)
 802421e:	e0a3      	b.n	8024368 <_np_cmd_nand_erase+0x39c>
    {
        if (addr >= total_size)
 8024220:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8024224:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8024228:	4290      	cmp	r0, r2
 802422a:	eb71 0303 	sbcs.w	r3, r1, r3
 802422e:	d30b      	bcc.n	8024248 <_np_cmd_nand_erase+0x27c>
        {
            ERROR_PRINT("擦除地址0x%" PRIx64 "超出范围：0x%" PRIx64 "\r\n", addr, total_size);
 8024230:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8024234:	e9cd 2300 	strd	r2, r3, [sp]
 8024238:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 802423c:	4821      	ldr	r0, [pc, #132]	; (80242c4 <_np_cmd_nand_erase+0x2f8>)
 802423e:	f00c fe6b 	bl	8030f18 <iprintf>
            return NP_ERR_ADDR_EXCEEDED;
 8024242:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8024246:	e097      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
        }

        // 如果设置了跳过坏块标志，并且当前块为坏块，则跳过当前块，并发送坏块信息
        if (skip_bb && (is_bad = nand_bad_block_table_lookup(page)))
 8024248:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 802424c:	2b00      	cmp	r3, #0
 802424e:	d01b      	beq.n	8024288 <_np_cmd_nand_erase+0x2bc>
 8024250:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8024254:	f7ff fbca 	bl	80239ec <nand_bad_block_table_lookup>
 8024258:	4603      	mov	r3, r0
 802425a:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 802425e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8024262:	2b00      	cmp	r3, #0
 8024264:	d010      	beq.n	8024288 <_np_cmd_nand_erase+0x2bc>
        {
            DEBUG_PRINT("跳过坏块，地址：0x%" PRIx64 "\r\n", addr);
 8024266:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 802426a:	4817      	ldr	r0, [pc, #92]	; (80242c8 <_np_cmd_nand_erase+0x2fc>)
 802426c:	f00c fe54 	bl	8030f18 <iprintf>
            if (np_send_bad_block_info(addr, block_size, true))
 8024270:	2301      	movs	r3, #1
 8024272:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8024274:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8024278:	f7ff fc60 	bl	8023b3c <np_send_bad_block_info>
 802427c:	4603      	mov	r3, r0
 802427e:	2b00      	cmp	r3, #0
 8024280:	d002      	beq.n	8024288 <_np_cmd_nand_erase+0x2bc>
                return -1;
 8024282:	f04f 33ff 	mov.w	r3, #4294967295
 8024286:	e077      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
        }

        // 如果不是坏块，则执行擦除操作
        if (!is_bad && np_nand_erase(prog, page))
 8024288:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 802428c:	f083 0301 	eor.w	r3, r3, #1
 8024290:	b2db      	uxtb	r3, r3
 8024292:	2b00      	cmp	r3, #0
 8024294:	d01a      	beq.n	80242cc <_np_cmd_nand_erase+0x300>
 8024296:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 802429a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 802429c:	f7ff fe3a 	bl	8023f14 <np_nand_erase>
 80242a0:	4603      	mov	r3, r0
 80242a2:	2b00      	cmp	r3, #0
 80242a4:	d012      	beq.n	80242cc <_np_cmd_nand_erase+0x300>
            return NP_ERR_NAND_ERASE;
 80242a6:	f06f 0368 	mvn.w	r3, #104	; 0x68
 80242aa:	e065      	b.n	8024378 <_np_cmd_nand_erase+0x3ac>
 80242ac:	0803213c 	.word	0x0803213c
 80242b0:	08032170 	.word	0x08032170
 80242b4:	080321a0 	.word	0x080321a0
 80242b8:	080321d0 	.word	0x080321d0
 80242bc:	080321e8 	.word	0x080321e8
 80242c0:	08032218 	.word	0x08032218
 80242c4:	08032264 	.word	0x08032264
 80242c8:	08032298 	.word	0x08032298

        addr += block_size;
 80242cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80242ce:	2200      	movs	r2, #0
 80242d0:	623b      	str	r3, [r7, #32]
 80242d2:	627a      	str	r2, [r7, #36]	; 0x24
 80242d4:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80242d8:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80242dc:	4621      	mov	r1, r4
 80242de:	1851      	adds	r1, r2, r1
 80242e0:	60b9      	str	r1, [r7, #8]
 80242e2:	4629      	mov	r1, r5
 80242e4:	414b      	adcs	r3, r1
 80242e6:	60fb      	str	r3, [r7, #12]
 80242e8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80242ec:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
        page += pages_in_block;
 80242f0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80242f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80242f6:	4413      	add	r3, r2
 80242f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        /* 在部分擦除时不计算坏块 */
        if (!is_bad || (is_bad && erase_cmd->len == total_size))
 80242fc:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8024300:	f083 0301 	eor.w	r3, r3, #1
 8024304:	b2db      	uxtb	r3, r3
 8024306:	2b00      	cmp	r3, #0
 8024308:	d10e      	bne.n	8024328 <_np_cmd_nand_erase+0x35c>
 802430a:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 802430e:	2b00      	cmp	r3, #0
 8024310:	d01d      	beq.n	802434e <_np_cmd_nand_erase+0x382>
 8024312:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8024314:	f8d1 2009 	ldr.w	r2, [r1, #9]
 8024318:	f8d1 300d 	ldr.w	r3, [r1, #13]
 802431c:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8024320:	4299      	cmp	r1, r3
 8024322:	bf08      	it	eq
 8024324:	4290      	cmpeq	r0, r2
 8024326:	d112      	bne.n	802434e <_np_cmd_nand_erase+0x382>
            len -= block_size;
 8024328:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 802432a:	2200      	movs	r2, #0
 802432c:	61bb      	str	r3, [r7, #24]
 802432e:	61fa      	str	r2, [r7, #28]
 8024330:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8024334:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8024338:	4621      	mov	r1, r4
 802433a:	1a51      	subs	r1, r2, r1
 802433c:	6039      	str	r1, [r7, #0]
 802433e:	4629      	mov	r1, r5
 8024340:	eb63 0301 	sbc.w	r3, r3, r1
 8024344:	607b      	str	r3, [r7, #4]
 8024346:	e9d7 3400 	ldrd	r3, r4, [r7]
 802434a:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90

        // 发送进度信息
        np_send_progress(total_len - len);
 802434e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8024352:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8024356:	1a84      	subs	r4, r0, r2
 8024358:	613c      	str	r4, [r7, #16]
 802435a:	eb61 0303 	sbc.w	r3, r1, r3
 802435e:	617b      	str	r3, [r7, #20]
 8024360:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8024364:	f7ff fc22 	bl	8023bac <np_send_progress>
    while (len)
 8024368:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 802436c:	4313      	orrs	r3, r2
 802436e:	f47f af57 	bne.w	8024220 <_np_cmd_nand_erase+0x254>
    }

    return np_send_ok_status();
 8024372:	f7ff fba3 	bl	8023abc <np_send_ok_status>
 8024376:	4603      	mov	r3, r0
}
 8024378:	4618      	mov	r0, r3
 802437a:	37a0      	adds	r7, #160	; 0xa0
 802437c:	46bd      	mov	sp, r7
 802437e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8024382:	bf00      	nop

08024384 <np_cmd_nand_erase>:

// 执行NAND擦除命令的函数
static int np_cmd_nand_erase(np_prog_t *prog)
{
 8024384:	b580      	push	{r7, lr}
 8024386:	b084      	sub	sp, #16
 8024388:	af00      	add	r7, sp, #0
 802438a:	6078      	str	r0, [r7, #4]
    int ret;

    // 设置写入指示灯
    led_wr_set(true);
 802438c:	2001      	movs	r0, #1
 802438e:	f7ff f9f7 	bl	8023780 <led_wr_set>
    // 调用内部的_np_cmd_nand_erase函数执行擦除命令
    ret = _np_cmd_nand_erase(prog);
 8024392:	6878      	ldr	r0, [r7, #4]
 8024394:	f7ff fe1a 	bl	8023fcc <_np_cmd_nand_erase>
 8024398:	60f8      	str	r0, [r7, #12]
    // 关闭写入指示灯
    led_wr_set(false);
 802439a:	2000      	movs	r0, #0
 802439c:	f7ff f9f0 	bl	8023780 <led_wr_set>

    return ret;
 80243a0:	68fb      	ldr	r3, [r7, #12]
}
 80243a2:	4618      	mov	r0, r3
 80243a4:	3710      	adds	r7, #16
 80243a6:	46bd      	mov	sp, r7
 80243a8:	bd80      	pop	{r7, pc}
	...

080243ac <np_send_write_ack>:

// 发送写入确认的函数
static int np_send_write_ack(uint64_t bytes_ack)
{
 80243ac:	b580      	push	{r7, lr}
 80243ae:	b086      	sub	sp, #24
 80243b0:	af00      	add	r7, sp, #0
 80243b2:	e9c7 0100 	strd	r0, r1, [r7]
    np_resp_t resp_header = { NP_RESP_STATUS, NP_STATUS_WRITE_ACK };
 80243b6:	4b0f      	ldr	r3, [pc, #60]	; (80243f4 <np_send_write_ack+0x48>)
 80243b8:	881b      	ldrh	r3, [r3, #0]
 80243ba:	82bb      	strh	r3, [r7, #20]
    np_resp_write_ack_t write_ack = { resp_header, bytes_ack };
 80243bc:	8abb      	ldrh	r3, [r7, #20]
 80243be:	813b      	strh	r3, [r7, #8]
 80243c0:	f107 0308 	add.w	r3, r7, #8
 80243c4:	3302      	adds	r3, #2
 80243c6:	683a      	ldr	r2, [r7, #0]
 80243c8:	601a      	str	r2, [r3, #0]
 80243ca:	687a      	ldr	r2, [r7, #4]
 80243cc:	605a      	str	r2, [r3, #4]

    // 发送写入确认响应
    if (np_comm_cb->send((uint8_t *)&write_ack, sizeof(write_ack)))
 80243ce:	4b0a      	ldr	r3, [pc, #40]	; (80243f8 <np_send_write_ack+0x4c>)
 80243d0:	681b      	ldr	r3, [r3, #0]
 80243d2:	681b      	ldr	r3, [r3, #0]
 80243d4:	f107 0208 	add.w	r2, r7, #8
 80243d8:	210a      	movs	r1, #10
 80243da:	4610      	mov	r0, r2
 80243dc:	4798      	blx	r3
 80243de:	4603      	mov	r3, r0
 80243e0:	2b00      	cmp	r3, #0
 80243e2:	d002      	beq.n	80243ea <np_send_write_ack+0x3e>
        return -1;
 80243e4:	f04f 33ff 	mov.w	r3, #4294967295
 80243e8:	e000      	b.n	80243ec <np_send_write_ack+0x40>

    return 0;
 80243ea:	2300      	movs	r3, #0
}
 80243ec:	4618      	mov	r0, r3
 80243ee:	3718      	adds	r7, #24
 80243f0:	46bd      	mov	sp, r7
 80243f2:	bd80      	pop	{r7, pc}
 80243f4:	080322bc 	.word	0x080322bc
 80243f8:	20000cb8 	.word	0x20000cb8

080243fc <np_cmd_nand_write_start>:

// 执行NAND写入开始命令的函数
static int np_cmd_nand_write_start(np_prog_t *prog)
{
 80243fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8024400:	b09a      	sub	sp, #104	; 0x68
 8024402:	af04      	add	r7, sp, #16
 8024404:	62f8      	str	r0, [r7, #44]	; 0x2c
    uint64_t addr, len;
    uint32_t pages, pages_in_block;
    np_write_start_cmd_t *write_start_cmd;

    // 检查缓冲区长度是否正确
    if (prog->rx_buf_len < sizeof(np_write_start_cmd_t))
 8024406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024408:	685b      	ldr	r3, [r3, #4]
 802440a:	2b11      	cmp	r3, #17
 802440c:	d808      	bhi.n	8024420 <np_cmd_nand_write_start+0x24>
    {
        ERROR_PRINT("写入开始命令的缓冲区长度错误：%lu\r\n",
 802440e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024410:	685b      	ldr	r3, [r3, #4]
 8024412:	4619      	mov	r1, r3
 8024414:	489d      	ldr	r0, [pc, #628]	; (802468c <np_cmd_nand_write_start+0x290>)
 8024416:	f00c fd7f 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 802441a:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 802441e:	e184      	b.n	802472a <np_cmd_nand_write_start+0x32e>
    }

    write_start_cmd = (np_write_start_cmd_t *)prog->rx_buf;
 8024420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024422:	681b      	ldr	r3, [r3, #0]
 8024424:	657b      	str	r3, [r7, #84]	; 0x54

    // 如果硬件支持硬件ECC，启用硬件ECC
    if (hal[prog->hal]->enable_hw_ecc)
 8024426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024428:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802442c:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8024430:	461a      	mov	r2, r3
 8024432:	4b97      	ldr	r3, [pc, #604]	; (8024690 <np_cmd_nand_write_start+0x294>)
 8024434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8024438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802443a:	2b00      	cmp	r3, #0
 802443c:	d015      	beq.n	802446a <np_cmd_nand_write_start+0x6e>
        hal[prog->hal]->enable_hw_ecc(write_start_cmd->flags.enable_hw_ecc);
 802443e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024440:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024444:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8024448:	461a      	mov	r2, r3
 802444a:	4b91      	ldr	r3, [pc, #580]	; (8024690 <np_cmd_nand_write_start+0x294>)
 802444c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8024450:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024452:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8024454:	7c5b      	ldrb	r3, [r3, #17]
 8024456:	f3c3 0380 	ubfx	r3, r3, #2, #1
 802445a:	b2db      	uxtb	r3, r3
 802445c:	2b00      	cmp	r3, #0
 802445e:	bf14      	ite	ne
 8024460:	2301      	movne	r3, #1
 8024462:	2300      	moveq	r3, #0
 8024464:	b2db      	uxtb	r3, r3
 8024466:	4618      	mov	r0, r3
 8024468:	4790      	blx	r2

    addr = write_start_cmd->addr;
 802446a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 802446c:	f8d1 2001 	ldr.w	r2, [r1, #1]
 8024470:	f8d1 3005 	ldr.w	r3, [r1, #5]
 8024474:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    len = write_start_cmd->len;
 8024478:	6d79      	ldr	r1, [r7, #84]	; 0x54
 802447a:	f8d1 2009 	ldr.w	r2, [r1, #9]
 802447e:	f8d1 300d 	ldr.w	r3, [r1, #13]
 8024482:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

    DEBUG_PRINT("写入地址：0x%" PRIx64 "，长度：0x%" PRIx64 "字节\r\n",
 8024486:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 802448a:	e9cd 2300 	strd	r2, r3, [sp]
 802448e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8024492:	4880      	ldr	r0, [pc, #512]	; (8024694 <np_cmd_nand_write_start+0x298>)
 8024494:	f00c fd40 	bl	8030f18 <iprintf>
        addr, len);

    if (write_start_cmd->flags.inc_spare)
 8024498:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802449a:	7c5b      	ldrb	r3, [r3, #17]
 802449c:	f003 0302 	and.w	r3, r3, #2
 80244a0:	b2db      	uxtb	r3, r3
 80244a2:	2b00      	cmp	r3, #0
 80244a4:	d051      	beq.n	802454a <np_cmd_nand_write_start+0x14e>
    {
        pages = prog->chip_info.total_size / prog->chip_info.page_size;
 80244a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80244a8:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 80244ac:	3330      	adds	r3, #48	; 0x30
 80244ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80244b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80244b4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80244b8:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80244bc:	2200      	movs	r2, #0
 80244be:	623b      	str	r3, [r7, #32]
 80244c0:	627a      	str	r2, [r7, #36]	; 0x24
 80244c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80244c6:	f7fd fed3 	bl	8022270 <__aeabi_uldivmod>
 80244ca:	4602      	mov	r2, r0
 80244cc:	460b      	mov	r3, r1
 80244ce:	4613      	mov	r3, r2
 80244d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        pages_in_block = prog->chip_info.block_size /
 80244d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80244d4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80244d8:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
            prog->chip_info.page_size;
 80244dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80244de:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80244e2:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
        pages_in_block = prog->chip_info.block_size /
 80244e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80244ea:	63bb      	str	r3, [r7, #56]	; 0x38
        prog->page_size = prog->chip_info.page_size +
 80244ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80244ee:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80244f2:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
            prog->chip_info.spare_size;
 80244f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80244f8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80244fc:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
        prog->page_size = prog->chip_info.page_size +
 8024500:	441a      	add	r2, r3
 8024502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024504:	621a      	str	r2, [r3, #32]
        prog->block_size = pages_in_block * prog->page_size;
 8024506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024508:	6a1a      	ldr	r2, [r3, #32]
 802450a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802450c:	fb03 f202 	mul.w	r2, r3, r2
 8024510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024512:	625a      	str	r2, [r3, #36]	; 0x24
        prog->total_size = (uint64_t)pages * prog->page_size;
 8024514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8024516:	2200      	movs	r2, #0
 8024518:	469a      	mov	sl, r3
 802451a:	4693      	mov	fp, r2
 802451c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802451e:	6a1b      	ldr	r3, [r3, #32]
 8024520:	2200      	movs	r2, #0
 8024522:	61bb      	str	r3, [r7, #24]
 8024524:	61fa      	str	r2, [r7, #28]
 8024526:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 802452a:	4603      	mov	r3, r0
 802452c:	fb03 f20b 	mul.w	r2, r3, fp
 8024530:	460b      	mov	r3, r1
 8024532:	fb0a f303 	mul.w	r3, sl, r3
 8024536:	4413      	add	r3, r2
 8024538:	4602      	mov	r2, r0
 802453a:	fbaa 4502 	umull	r4, r5, sl, r2
 802453e:	442b      	add	r3, r5
 8024540:	461d      	mov	r5, r3
 8024542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024544:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
 8024548:	e016      	b.n	8024578 <np_cmd_nand_write_start+0x17c>
    }
    else
    {
        prog->page_size = prog->chip_info.page_size;
 802454a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802454c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024550:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 8024554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024556:	621a      	str	r2, [r3, #32]
        prog->block_size = prog->chip_info.block_size;
 8024558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802455a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802455e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8024562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024564:	625a      	str	r2, [r3, #36]	; 0x24
        prog->total_size = prog->chip_info.total_size;
 8024566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024568:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 802456c:	3330      	adds	r3, #48	; 0x30
 802456e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024572:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8024574:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }

    // 检查写入地址是否超出芯片大小
    if (addr + len > prog->total_size)
 8024578:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 802457c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8024580:	eb10 0802 	adds.w	r8, r0, r2
 8024584:	eb41 0903 	adc.w	r9, r1, r3
 8024588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802458a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 802458e:	4542      	cmp	r2, r8
 8024590:	eb73 0309 	sbcs.w	r3, r3, r9
 8024594:	d210      	bcs.n	80245b8 <np_cmd_nand_write_start+0x1bc>
    {
        ERROR_PRINT("写入地址0x%" PRIx64 "+0x%" PRIx64
 8024596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024598:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 802459c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80245a0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80245a4:	e9cd 2300 	strd	r2, r3, [sp]
 80245a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80245ac:	483a      	ldr	r0, [pc, #232]	; (8024698 <np_cmd_nand_write_start+0x29c>)
 80245ae:	f00c fcb3 	bl	8030f18 <iprintf>
            "超出芯片大小0x%" PRIx64 "\r\n", addr, len,
            prog->total_size);
        return NP_ERR_ADDR_EXCEEDED;
 80245b2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80245b6:	e0b8      	b.n	802472a <np_cmd_nand_write_start+0x32e>
    }

    // 检查地址是否对齐到页大小
    if (addr % prog->page_size)
 80245b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80245ba:	6a1b      	ldr	r3, [r3, #32]
 80245bc:	2200      	movs	r2, #0
 80245be:	613b      	str	r3, [r7, #16]
 80245c0:	617a      	str	r2, [r7, #20]
 80245c2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80245c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80245ca:	f7fd fe51 	bl	8022270 <__aeabi_uldivmod>
 80245ce:	4313      	orrs	r3, r2
 80245d0:	d00a      	beq.n	80245e8 <np_cmd_nand_write_start+0x1ec>
    {
        ERROR_PRINT("地址0x%" PRIx64 "未对齐到页大小0x%lx\r\n", addr, prog->page_size);
 80245d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80245d4:	6a1b      	ldr	r3, [r3, #32]
 80245d6:	9300      	str	r3, [sp, #0]
 80245d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80245dc:	482f      	ldr	r0, [pc, #188]	; (802469c <np_cmd_nand_write_start+0x2a0>)
 80245de:	f00c fc9b 	bl	8030f18 <iprintf>
        return NP_ERR_ADDR_NOT_ALIGN;
 80245e2:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80245e6:	e0a0      	b.n	802472a <np_cmd_nand_write_start+0x32e>
    }

    // 检查长度是否为零
    if (!len)
 80245e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80245ec:	4313      	orrs	r3, r2
 80245ee:	d105      	bne.n	80245fc <np_cmd_nand_write_start+0x200>
    {
        ERROR_PRINT("长度为零\r\n");
 80245f0:	482b      	ldr	r0, [pc, #172]	; (80246a0 <np_cmd_nand_write_start+0x2a4>)
 80245f2:	f00c fcf7 	bl	8030fe4 <puts>
        return NP_ERR_LEN_INVALID;
 80245f6:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 80245fa:	e096      	b.n	802472a <np_cmd_nand_write_start+0x32e>
    }

    // 检查长度是否对齐到页大小
    if (len % prog->page_size)
 80245fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80245fe:	6a1b      	ldr	r3, [r3, #32]
 8024600:	2200      	movs	r2, #0
 8024602:	60bb      	str	r3, [r7, #8]
 8024604:	60fa      	str	r2, [r7, #12]
 8024606:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 802460a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802460e:	f7fd fe2f 	bl	8022270 <__aeabi_uldivmod>
 8024612:	4313      	orrs	r3, r2
 8024614:	d00a      	beq.n	802462c <np_cmd_nand_write_start+0x230>
    {
        ERROR_PRINT("长度0x%" PRIx64 "未对齐到页大小0x%lx\r\n", len, prog->page_size);
 8024616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024618:	6a1b      	ldr	r3, [r3, #32]
 802461a:	9300      	str	r3, [sp, #0]
 802461c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8024620:	4820      	ldr	r0, [pc, #128]	; (80246a4 <np_cmd_nand_write_start+0x2a8>)
 8024622:	f00c fc79 	bl	8030f18 <iprintf>
        return NP_ERR_LEN_NOT_ALIGN;
 8024626:	f06f 036d 	mvn.w	r3, #109	; 0x6d
 802462a:	e07e      	b.n	802472a <np_cmd_nand_write_start+0x32e>
    }

    // 设置跳过坏块标志，并且读取坏块信息
    prog->skip_bb = write_start_cmd->flags.skip_bb;
 802462c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802462e:	7c5b      	ldrb	r3, [r3, #17]
 8024630:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8024634:	b2db      	uxtb	r3, r3
 8024636:	461a      	mov	r2, r3
 8024638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802463a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802463e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
    if (prog->skip_bb && !prog->bb_is_read &&
 8024642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024644:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024648:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 802464c:	2b00      	cmp	r3, #0
 802464e:	d00d      	beq.n	802466c <np_cmd_nand_write_start+0x270>
 8024650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024652:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024654:	2b00      	cmp	r3, #0
 8024656:	d109      	bne.n	802466c <np_cmd_nand_write_start+0x270>
        (ret = _np_cmd_read_bad_blocks(prog, false)))
 8024658:	2100      	movs	r1, #0
 802465a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802465c:	f7ff fbca 	bl	8023df4 <_np_cmd_read_bad_blocks>
 8024660:	6378      	str	r0, [r7, #52]	; 0x34
    if (prog->skip_bb && !prog->bb_is_read &&
 8024662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8024664:	2b00      	cmp	r3, #0
 8024666:	d001      	beq.n	802466c <np_cmd_nand_write_start+0x270>
    {
        return ret;
 8024668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802466a:	e05e      	b.n	802472a <np_cmd_nand_write_start+0x32e>
    }

    // 检查页大小是否超过缓冲区大小
    if (prog->page_size > sizeof(prog->page.buf))
 802466c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802466e:	6a1b      	ldr	r3, [r3, #32]
 8024670:	f5b3 5f07 	cmp.w	r3, #8640	; 0x21c0
 8024674:	d91a      	bls.n	80246ac <np_cmd_nand_write_start+0x2b0>
    {
        ERROR_PRINT("页大小0x%lx超过缓冲区大小0x%x\r\n", prog->page_size, sizeof(prog->page.buf));
 8024676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024678:	6a1b      	ldr	r3, [r3, #32]
 802467a:	f44f 5207 	mov.w	r2, #8640	; 0x21c0
 802467e:	4619      	mov	r1, r3
 8024680:	4809      	ldr	r0, [pc, #36]	; (80246a8 <np_cmd_nand_write_start+0x2ac>)
 8024682:	f00c fc49 	bl	8030f18 <iprintf>
        return NP_ERR_BUF_OVERFLOW;
 8024686:	f06f 036c 	mvn.w	r3, #108	; 0x6c
 802468a:	e04e      	b.n	802472a <np_cmd_nand_write_start+0x32e>
 802468c:	080322c0 	.word	0x080322c0
 8024690:	20000040 	.word	0x20000040
 8024694:	080322fc 	.word	0x080322fc
 8024698:	0803232c 	.word	0x0803232c
 802469c:	08032368 	.word	0x08032368
 80246a0:	080321d0 	.word	0x080321d0
 80246a4:	08032398 	.word	0x08032398
 80246a8:	080323c8 	.word	0x080323c8
    }

    // 设置写入相关的参数
    prog->addr = addr;
 80246ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80246ae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80246b2:	e9c1 2302 	strd	r2, r3, [r1, #8]
    prog->len = len;
 80246b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80246b8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80246bc:	e9c1 2304 	strd	r2, r3, [r1, #16]
    prog->addr_is_set = 1;
 80246c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80246c2:	2201      	movs	r2, #1
 80246c4:	631a      	str	r2, [r3, #48]	; 0x30

    prog->page.page = addr / prog->page_size;
 80246c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80246c8:	6a1b      	ldr	r3, [r3, #32]
 80246ca:	2200      	movs	r2, #0
 80246cc:	603b      	str	r3, [r7, #0]
 80246ce:	607a      	str	r2, [r7, #4]
 80246d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80246d4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80246d8:	f7fd fdca 	bl	8022270 <__aeabi_uldivmod>
 80246dc:	4602      	mov	r2, r0
 80246de:	460b      	mov	r3, r1
 80246e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80246e2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80246e6:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
    prog->page.offset = 0;
 80246ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80246ec:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80246f0:	461a      	mov	r2, r3
 80246f2:	2300      	movs	r3, #0
 80246f4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    prog->bytes_written = 0;
 80246f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80246fa:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 80246fe:	3310      	adds	r3, #16
 8024700:	4619      	mov	r1, r3
 8024702:	f04f 0200 	mov.w	r2, #0
 8024706:	f04f 0300 	mov.w	r3, #0
 802470a:	e941 2302 	strd	r2, r3, [r1, #-8]
    prog->bytes_ack = 0;
 802470e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024710:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024714:	3310      	adds	r3, #16
 8024716:	4619      	mov	r1, r3
 8024718:	f04f 0200 	mov.w	r2, #0
 802471c:	f04f 0300 	mov.w	r3, #0
 8024720:	e9c1 2300 	strd	r2, r3, [r1]

    // 发送OK状态响应
    return np_send_ok_status();
 8024724:	f7ff f9ca 	bl	8023abc <np_send_ok_status>
 8024728:	4603      	mov	r3, r0
}
 802472a:	4618      	mov	r0, r3
 802472c:	3758      	adds	r7, #88	; 0x58
 802472e:	46bd      	mov	sp, r7
 8024730:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08024734 <np_nand_handle_status>:

// 处理NAND状态的函数
static int np_nand_handle_status(np_prog_t *prog)
{
 8024734:	b580      	push	{r7, lr}
 8024736:	b082      	sub	sp, #8
 8024738:	af00      	add	r7, sp, #0
 802473a:	6078      	str	r0, [r7, #4]
    switch (hal[prog->hal]->read_status())
 802473c:	687b      	ldr	r3, [r7, #4]
 802473e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024742:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8024746:	461a      	mov	r2, r3
 8024748:	4b37      	ldr	r3, [pc, #220]	; (8024828 <np_nand_handle_status+0xf4>)
 802474a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802474e:	69db      	ldr	r3, [r3, #28]
 8024750:	4798      	blx	r3
 8024752:	4603      	mov	r3, r0
 8024754:	2b02      	cmp	r3, #2
 8024756:	d006      	beq.n	8024766 <np_nand_handle_status+0x32>
 8024758:	2b02      	cmp	r3, #2
 802475a:	d84b      	bhi.n	80247f4 <np_nand_handle_status+0xc0>
 802475c:	2b00      	cmp	r3, #0
 802475e:	d010      	beq.n	8024782 <np_nand_handle_status+0x4e>
 8024760:	2b01      	cmp	r3, #1
 8024762:	d01d      	beq.n	80247a0 <np_nand_handle_status+0x6c>
 8024764:	e046      	b.n	80247f4 <np_nand_handle_status+0xc0>
    {
    case FLASH_STATUS_ERROR:
        // 如果状态为错误，发送坏块信息
        if (np_send_bad_block_info(prog->addr, prog->block_size, false))
 8024766:	687b      	ldr	r3, [r7, #4]
 8024768:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 802476c:	687b      	ldr	r3, [r7, #4]
 802476e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024770:	2300      	movs	r3, #0
 8024772:	f7ff f9e3 	bl	8023b3c <np_send_bad_block_info>
 8024776:	4603      	mov	r3, r0
 8024778:	2b00      	cmp	r3, #0
 802477a:	d002      	beq.n	8024782 <np_nand_handle_status+0x4e>
            return -1;
 802477c:	f04f 33ff 	mov.w	r3, #4294967295
 8024780:	e04e      	b.n	8024820 <np_nand_handle_status+0xec>
        /* 继续执行下面的代码 */
    case FLASH_STATUS_READY:
        // 如果状态为就绪，表示操作完成，将标志位和超时计数器重置
        prog->nand_wr_in_progress = 0;
 8024782:	687b      	ldr	r3, [r7, #4]
 8024784:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024788:	461a      	mov	r2, r3
 802478a:	2300      	movs	r3, #0
 802478c:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
        prog->nand_timeout = 0;
 8024790:	687b      	ldr	r3, [r7, #4]
 8024792:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024796:	461a      	mov	r2, r3
 8024798:	2300      	movs	r3, #0
 802479a:	f8c2 3220 	str.w	r3, [r2, #544]	; 0x220
        break;
 802479e:	e03e      	b.n	802481e <np_nand_handle_status+0xea>
    case FLASH_STATUS_BUSY:
        // 如果状态为繁忙，增加超时计数器，并检查是否超时
        if (++prog->nand_timeout == NP_NAND_TIMEOUT)
 80247a0:	687b      	ldr	r3, [r7, #4]
 80247a2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80247a6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80247aa:	3301      	adds	r3, #1
 80247ac:	687a      	ldr	r2, [r7, #4]
 80247ae:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80247b2:	f8c2 3220 	str.w	r3, [r2, #544]	; 0x220
 80247b6:	687b      	ldr	r3, [r7, #4]
 80247b8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80247bc:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80247c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80247c4:	d12a      	bne.n	802481c <np_nand_handle_status+0xe8>
        {
            ERROR_PRINT("NAND写入超时，地址：0x%" PRIx64 "\r\n", prog->addr);
 80247c6:	687b      	ldr	r3, [r7, #4]
 80247c8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80247cc:	4817      	ldr	r0, [pc, #92]	; (802482c <np_nand_handle_status+0xf8>)
 80247ce:	f00c fba3 	bl	8030f18 <iprintf>
            prog->nand_wr_in_progress = 0;
 80247d2:	687b      	ldr	r3, [r7, #4]
 80247d4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80247d8:	461a      	mov	r2, r3
 80247da:	2300      	movs	r3, #0
 80247dc:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
            prog->nand_timeout = 0;
 80247e0:	687b      	ldr	r3, [r7, #4]
 80247e2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80247e6:	461a      	mov	r2, r3
 80247e8:	2300      	movs	r3, #0
 80247ea:	f8c2 3220 	str.w	r3, [r2, #544]	; 0x220
            return -1;
 80247ee:	f04f 33ff 	mov.w	r3, #4294967295
 80247f2:	e015      	b.n	8024820 <np_nand_handle_status+0xec>
        }
        break;
    default:
        ERROR_PRINT("未知的NAND状态\r\n");
 80247f4:	480e      	ldr	r0, [pc, #56]	; (8024830 <np_nand_handle_status+0xfc>)
 80247f6:	f00c fbf5 	bl	8030fe4 <puts>
        prog->nand_wr_in_progress = 0;
 80247fa:	687b      	ldr	r3, [r7, #4]
 80247fc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024800:	461a      	mov	r2, r3
 8024802:	2300      	movs	r3, #0
 8024804:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
        prog->nand_timeout = 0;
 8024808:	687b      	ldr	r3, [r7, #4]
 802480a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802480e:	461a      	mov	r2, r3
 8024810:	2300      	movs	r3, #0
 8024812:	f8c2 3220 	str.w	r3, [r2, #544]	; 0x220
        return -1;
 8024816:	f04f 33ff 	mov.w	r3, #4294967295
 802481a:	e001      	b.n	8024820 <np_nand_handle_status+0xec>
        break;
 802481c:	bf00      	nop
    }

    return 0;
 802481e:	2300      	movs	r3, #0
}
 8024820:	4618      	mov	r0, r3
 8024822:	3708      	adds	r7, #8
 8024824:	46bd      	mov	sp, r7
 8024826:	bd80      	pop	{r7, pc}
 8024828:	20000040 	.word	0x20000040
 802482c:	080323fc 	.word	0x080323fc
 8024830:	08032120 	.word	0x08032120

08024834 <np_nand_write>:

// 执行NAND写入的函数
static int np_nand_write(np_prog_t *prog)
{   
 8024834:	b580      	push	{r7, lr}
 8024836:	b084      	sub	sp, #16
 8024838:	af02      	add	r7, sp, #8
 802483a:	6078      	str	r0, [r7, #4]
    // 如果上一次的NAND写入还在进行中，等待其完成
    if (prog->nand_wr_in_progress)
 802483c:	687b      	ldr	r3, [r7, #4]
 802483e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024842:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8024846:	2b00      	cmp	r3, #0
 8024848:	d012      	beq.n	8024870 <np_nand_write+0x3c>
    {
        DEBUG_PRINT("等待上一次NAND写入完成\r\n");
 802484a:	481e      	ldr	r0, [pc, #120]	; (80248c4 <np_nand_write+0x90>)
 802484c:	f00c fbca 	bl	8030fe4 <puts>
        do
        {
            if (np_nand_handle_status(prog))
 8024850:	6878      	ldr	r0, [r7, #4]
 8024852:	f7ff ff6f 	bl	8024734 <np_nand_handle_status>
 8024856:	4603      	mov	r3, r0
 8024858:	2b00      	cmp	r3, #0
 802485a:	d002      	beq.n	8024862 <np_nand_write+0x2e>
                return -1;
 802485c:	f04f 33ff 	mov.w	r3, #4294967295
 8024860:	e02c      	b.n	80248bc <np_nand_write+0x88>
        }
        while (prog->nand_wr_in_progress);
 8024862:	687b      	ldr	r3, [r7, #4]
 8024864:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024868:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 802486c:	2b00      	cmp	r3, #0
 802486e:	d1ef      	bne.n	8024850 <np_nand_write+0x1c>
    }

    DEBUG_PRINT("NAND写入，地址：0x%" PRIx64 "，长度：%lu字节\r\n", prog->addr,
 8024870:	687b      	ldr	r3, [r7, #4]
 8024872:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8024876:	6879      	ldr	r1, [r7, #4]
 8024878:	6a09      	ldr	r1, [r1, #32]
 802487a:	9100      	str	r1, [sp, #0]
 802487c:	4812      	ldr	r0, [pc, #72]	; (80248c8 <np_nand_write+0x94>)
 802487e:	f00c fb4b 	bl	8030f18 <iprintf>
        prog->page_size);

    // 调用硬件抽象层函数执行异步写入操作
    hal[prog->hal]->write_page_async(prog->page.buf, prog->page.page,
 8024882:	687b      	ldr	r3, [r7, #4]
 8024884:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024888:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 802488c:	461a      	mov	r2, r3
 802488e:	4b0f      	ldr	r3, [pc, #60]	; (80248cc <np_nand_write+0x98>)
 8024890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8024894:	699b      	ldr	r3, [r3, #24]
 8024896:	687a      	ldr	r2, [r7, #4]
 8024898:	f102 003c 	add.w	r0, r2, #60	; 0x3c
 802489c:	687a      	ldr	r2, [r7, #4]
 802489e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80248a2:	f8d2 11fc 	ldr.w	r1, [r2, #508]	; 0x1fc
 80248a6:	687a      	ldr	r2, [r7, #4]
 80248a8:	6a12      	ldr	r2, [r2, #32]
 80248aa:	4798      	blx	r3
        prog->page_size);

    prog->nand_wr_in_progress = 1;
 80248ac:	687b      	ldr	r3, [r7, #4]
 80248ae:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80248b2:	461a      	mov	r2, r3
 80248b4:	2301      	movs	r3, #1
 80248b6:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

    return 0;
 80248ba:	2300      	movs	r3, #0
}
 80248bc:	4618      	mov	r0, r3
 80248be:	3708      	adds	r7, #8
 80248c0:	46bd      	mov	sp, r7
 80248c2:	bd80      	pop	{r7, pc}
 80248c4:	08032428 	.word	0x08032428
 80248c8:	0803244c 	.word	0x0803244c
 80248cc:	20000040 	.word	0x20000040

080248d0 <np_cmd_nand_write_data>:

// 执行NAND写入数据命令的函数
static int np_cmd_nand_write_data(np_prog_t *prog)
{
 80248d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80248d4:	b092      	sub	sp, #72	; 0x48
 80248d6:	af02      	add	r7, sp, #8
 80248d8:	62f8      	str	r0, [r7, #44]	; 0x2c
    uint32_t write_len, bytes_left, len;
    np_write_data_cmd_t *write_data_cmd;

    // 检查缓冲区长度是否正确
    if (prog->rx_buf_len < sizeof(np_write_data_cmd_t))
 80248da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80248dc:	685b      	ldr	r3, [r3, #4]
 80248de:	2b01      	cmp	r3, #1
 80248e0:	d808      	bhi.n	80248f4 <np_cmd_nand_write_data+0x24>
    {
        ERROR_PRINT("写入数据命令的缓冲区长度错误：%lu\r\n",
 80248e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80248e4:	685b      	ldr	r3, [r3, #4]
 80248e6:	4619      	mov	r1, r3
 80248e8:	486e      	ldr	r0, [pc, #440]	; (8024aa4 <np_cmd_nand_write_data+0x1d4>)
 80248ea:	f00c fb15 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 80248ee:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 80248f2:	e1a1      	b.n	8024c38 <np_cmd_nand_write_data+0x368>
    }

    write_data_cmd = (np_write_data_cmd_t *)prog->rx_buf;
 80248f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80248f6:	681b      	ldr	r3, [r3, #0]
 80248f8:	63bb      	str	r3, [r7, #56]	; 0x38
    len = write_data_cmd->len;
 80248fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80248fc:	785b      	ldrb	r3, [r3, #1]
 80248fe:	637b      	str	r3, [r7, #52]	; 0x34
    if (len + sizeof(np_write_data_cmd_t) > NP_PACKET_BUF_SIZE)
 8024900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8024902:	3302      	adds	r3, #2
 8024904:	2b40      	cmp	r3, #64	; 0x40
 8024906:	d906      	bls.n	8024916 <np_cmd_nand_write_data+0x46>
    {
        ERROR_PRINT("数据大小错误：0x%lx\r\n", len);
 8024908:	6b79      	ldr	r1, [r7, #52]	; 0x34
 802490a:	4867      	ldr	r0, [pc, #412]	; (8024aa8 <np_cmd_nand_write_data+0x1d8>)
 802490c:	f00c fb04 	bl	8030f18 <iprintf>
        return NP_ERR_CMD_DATA_SIZE;
 8024910:	f06f 036a 	mvn.w	r3, #106	; 0x6a
 8024914:	e190      	b.n	8024c38 <np_cmd_nand_write_data+0x368>
    }

    if (len + sizeof(np_write_data_cmd_t) != prog->rx_buf_len)
 8024916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8024918:	1c9a      	adds	r2, r3, #2
 802491a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802491c:	685b      	ldr	r3, [r3, #4]
 802491e:	429a      	cmp	r2, r3
 8024920:	d00a      	beq.n	8024938 <np_cmd_nand_write_data+0x68>
    {
        ERROR_PRINT("缓冲区长度0x%lx大于命令长度0x%lx\r\n",
 8024922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024924:	6859      	ldr	r1, [r3, #4]
 8024926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8024928:	3302      	adds	r3, #2
 802492a:	461a      	mov	r2, r3
 802492c:	485f      	ldr	r0, [pc, #380]	; (8024aac <np_cmd_nand_write_data+0x1dc>)
 802492e:	f00c faf3 	bl	8030f18 <iprintf>
            prog->rx_buf_len, len + sizeof(np_write_data_cmd_t));
        return NP_ERR_CMD_DATA_SIZE;
 8024932:	f06f 036a 	mvn.w	r3, #106	; 0x6a
 8024936:	e17f      	b.n	8024c38 <np_cmd_nand_write_data+0x368>
    }

    // 检查写入地址是否已设置
    if (!prog->addr_is_set)
 8024938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802493a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802493c:	2b00      	cmp	r3, #0
 802493e:	d105      	bne.n	802494c <np_cmd_nand_write_data+0x7c>
    {
        ERROR_PRINT("写入地址未设置\r\n");
 8024940:	485b      	ldr	r0, [pc, #364]	; (8024ab0 <np_cmd_nand_write_data+0x1e0>)
 8024942:	f00c fb4f 	bl	8030fe4 <puts>
        return NP_ERR_ADDR_INVALID;
 8024946:	f06f 0364 	mvn.w	r3, #100	; 0x64
 802494a:	e175      	b.n	8024c38 <np_cmd_nand_write_data+0x368>
    }

    // 计算本次写入的长度
    if (prog->page.offset + len > prog->page_size)
 802494c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802494e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024952:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8024956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8024958:	441a      	add	r2, r3
 802495a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802495c:	6a1b      	ldr	r3, [r3, #32]
 802495e:	429a      	cmp	r2, r3
 8024960:	d909      	bls.n	8024976 <np_cmd_nand_write_data+0xa6>
        write_len = prog->page_size - prog->page.offset;
 8024962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024964:	6a1a      	ldr	r2, [r3, #32]
 8024966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024968:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802496c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8024970:	1ad3      	subs	r3, r2, r3
 8024972:	63fb      	str	r3, [r7, #60]	; 0x3c
 8024974:	e001      	b.n	802497a <np_cmd_nand_write_data+0xaa>
    else
        write_len = len;
 8024976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8024978:	63fb      	str	r3, [r7, #60]	; 0x3c

    // 将数据拷贝到页缓冲区
    memcpy(prog->page.buf + prog->page.offset, write_data_cmd->data, write_len);
 802497a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802497c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8024980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024982:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024986:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802498a:	18d0      	adds	r0, r2, r3
 802498c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802498e:	3302      	adds	r3, #2
 8024990:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8024992:	4619      	mov	r1, r3
 8024994:	f00c fc81 	bl	803129a <memcpy>
    prog->page.offset += write_len;
 8024998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802499a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802499e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80249a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80249a4:	441a      	add	r2, r3
 80249a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80249a8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80249ac:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    // 如果页缓冲区已满，进行页写入操作
    if (prog->page.offset == prog->page_size)
 80249b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80249b2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80249b6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80249ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80249bc:	6a1b      	ldr	r3, [r3, #32]
 80249be:	429a      	cmp	r2, r3
 80249c0:	f040 80a2 	bne.w	8024b08 <np_cmd_nand_write_data+0x238>
    {
        // 如果启用了跳过坏块，并且当前页是坏块，跳过该坏块
        while (prog->skip_bb && nand_bad_block_table_lookup(prog->page.page))
 80249c4:	e038      	b.n	8024a38 <np_cmd_nand_write_data+0x168>
        {
            DEBUG_PRINT("跳过坏块，地址：0x%" PRIx64 "\r\n", prog->addr);
 80249c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80249c8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80249cc:	4839      	ldr	r0, [pc, #228]	; (8024ab4 <np_cmd_nand_write_data+0x1e4>)
 80249ce:	f00c faa3 	bl	8030f18 <iprintf>
            if (np_send_bad_block_info(prog->addr, prog->block_size, true))
 80249d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80249d4:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80249d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80249da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80249dc:	2301      	movs	r3, #1
 80249de:	f7ff f8ad 	bl	8023b3c <np_send_bad_block_info>
 80249e2:	4603      	mov	r3, r0
 80249e4:	2b00      	cmp	r3, #0
 80249e6:	d002      	beq.n	80249ee <np_cmd_nand_write_data+0x11e>
                return -1;
 80249e8:	f04f 33ff 	mov.w	r3, #4294967295
 80249ec:	e124      	b.n	8024c38 <np_cmd_nand_write_data+0x368>

            prog->addr += prog->block_size;
 80249ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80249f0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80249f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80249f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80249f8:	2200      	movs	r2, #0
 80249fa:	623b      	str	r3, [r7, #32]
 80249fc:	627a      	str	r2, [r7, #36]	; 0x24
 80249fe:	6a3b      	ldr	r3, [r7, #32]
 8024a00:	18c3      	adds	r3, r0, r3
 8024a02:	613b      	str	r3, [r7, #16]
 8024a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024a06:	eb41 0303 	adc.w	r3, r1, r3
 8024a0a:	617b      	str	r3, [r7, #20]
 8024a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a0e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8024a12:	e9c3 1202 	strd	r1, r2, [r3, #8]
            prog->page.page += prog->block_size / prog->page_size;
 8024a16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a18:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024a1c:	f8d3 11fc 	ldr.w	r1, [r3, #508]	; 0x1fc
 8024a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a26:	6a1b      	ldr	r3, [r3, #32]
 8024a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8024a2c:	18ca      	adds	r2, r1, r3
 8024a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a30:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024a34:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        while (prog->skip_bb && nand_bad_block_table_lookup(prog->page.page))
 8024a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a3a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024a3e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8024a42:	2b00      	cmp	r3, #0
 8024a44:	d00a      	beq.n	8024a5c <np_cmd_nand_write_data+0x18c>
 8024a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a48:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024a4c:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 8024a50:	4618      	mov	r0, r3
 8024a52:	f7fe ffcb 	bl	80239ec <nand_bad_block_table_lookup>
 8024a56:	4603      	mov	r3, r0
 8024a58:	2b00      	cmp	r3, #0
 8024a5a:	d1b4      	bne.n	80249c6 <np_cmd_nand_write_data+0xf6>
        }

        // 检查写入地址是否超过芯片大小
        if (prog->addr >= prog->total_size)
 8024a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a5e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8024a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a64:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8024a68:	4290      	cmp	r0, r2
 8024a6a:	eb71 0303 	sbcs.w	r3, r1, r3
 8024a6e:	d30f      	bcc.n	8024a90 <np_cmd_nand_write_data+0x1c0>
        {
            ERROR_PRINT("写入地址0x%" PRIx64 "超过芯片大小0x%" PRIx64 "\r\n", prog->addr,
 8024a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a72:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8024a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024a78:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8024a7c:	e9cd 2300 	strd	r2, r3, [sp]
 8024a80:	4602      	mov	r2, r0
 8024a82:	460b      	mov	r3, r1
 8024a84:	480c      	ldr	r0, [pc, #48]	; (8024ab8 <np_cmd_nand_write_data+0x1e8>)
 8024a86:	f00c fa47 	bl	8030f18 <iprintf>
                prog->total_size);
            return NP_ERR_ADDR_EXCEEDED;
 8024a8a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8024a8e:	e0d3      	b.n	8024c38 <np_cmd_nand_write_data+0x368>
        }

        // 执行NAND写入操作
        if (np_nand_write(prog))
 8024a90:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8024a92:	f7ff fecf 	bl	8024834 <np_nand_write>
 8024a96:	4603      	mov	r3, r0
 8024a98:	2b00      	cmp	r3, #0
 8024a9a:	d00f      	beq.n	8024abc <np_cmd_nand_write_data+0x1ec>
            return NP_ERR_NAND_WR;
 8024a9c:	f06f 0366 	mvn.w	r3, #102	; 0x66
 8024aa0:	e0ca      	b.n	8024c38 <np_cmd_nand_write_data+0x368>
 8024aa2:	bf00      	nop
 8024aa4:	08032480 	.word	0x08032480
 8024aa8:	080324bc 	.word	0x080324bc
 8024aac:	080324e0 	.word	0x080324e0
 8024ab0:	08032518 	.word	0x08032518
 8024ab4:	08032298 	.word	0x08032298
 8024ab8:	08032538 	.word	0x08032538

        // 更新地址和页偏移
        prog->addr += prog->page_size;
 8024abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024abe:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8024ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024ac4:	6a1b      	ldr	r3, [r3, #32]
 8024ac6:	2200      	movs	r2, #0
 8024ac8:	61bb      	str	r3, [r7, #24]
 8024aca:	61fa      	str	r2, [r7, #28]
 8024acc:	69bb      	ldr	r3, [r7, #24]
 8024ace:	18c3      	adds	r3, r0, r3
 8024ad0:	60bb      	str	r3, [r7, #8]
 8024ad2:	69fb      	ldr	r3, [r7, #28]
 8024ad4:	eb41 0303 	adc.w	r3, r1, r3
 8024ad8:	60fb      	str	r3, [r7, #12]
 8024ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024adc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8024ae0:	e9c3 1202 	strd	r1, r2, [r3, #8]
        prog->page.page++;
 8024ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024ae6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024aea:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 8024aee:	3301      	adds	r3, #1
 8024af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8024af2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8024af6:	f8c2 31fc 	str.w	r3, [r2, #508]	; 0x1fc
        prog->page.offset = 0;
 8024afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024afc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024b00:	461a      	mov	r2, r3
 8024b02:	2300      	movs	r3, #0
 8024b04:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }

    // 处理剩余的数据
    bytes_left = len - write_len;
 8024b08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8024b0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8024b0c:	1ad3      	subs	r3, r2, r3
 8024b0e:	633b      	str	r3, [r7, #48]	; 0x30
    if (bytes_left)
 8024b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8024b12:	2b00      	cmp	r3, #0
 8024b14:	d016      	beq.n	8024b44 <np_cmd_nand_write_data+0x274>
    {
        memcpy(prog->page.buf, write_data_cmd->data + write_len, bytes_left);
 8024b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024b18:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8024b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8024b1e:	1c9a      	adds	r2, r3, #2
 8024b20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8024b22:	4413      	add	r3, r2
 8024b24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8024b26:	4619      	mov	r1, r3
 8024b28:	f00c fbb7 	bl	803129a <memcpy>
        prog->page.offset += bytes_left;
 8024b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024b2e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024b32:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8024b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8024b38:	4413      	add	r3, r2
 8024b3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8024b3c:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8024b40:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }

    // 更新已写入和已确认的字节数
    prog->bytes_written += len;
 8024b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024b46:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024b4a:	3310      	adds	r3, #16
 8024b4c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8024b50:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8024b52:	2000      	movs	r0, #0
 8024b54:	468a      	mov	sl, r1
 8024b56:	4683      	mov	fp, r0
 8024b58:	eb12 010a 	adds.w	r1, r2, sl
 8024b5c:	6039      	str	r1, [r7, #0]
 8024b5e:	eb43 030b 	adc.w	r3, r3, fp
 8024b62:	607b      	str	r3, [r7, #4]
 8024b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024b66:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024b6a:	3310      	adds	r3, #16
 8024b6c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8024b70:	e943 1202 	strd	r1, r2, [r3, #-8]
    if (prog->bytes_written - prog->bytes_ack >= prog->page_size ||
 8024b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024b76:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024b7a:	3310      	adds	r3, #16
 8024b7c:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8024b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024b82:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024b86:	3310      	adds	r3, #16
 8024b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024b8c:	1a84      	subs	r4, r0, r2
 8024b8e:	eb61 0503 	sbc.w	r5, r1, r3
 8024b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024b94:	6a1b      	ldr	r3, [r3, #32]
 8024b96:	2200      	movs	r2, #0
 8024b98:	4698      	mov	r8, r3
 8024b9a:	4691      	mov	r9, r2
 8024b9c:	4544      	cmp	r4, r8
 8024b9e:	eb75 0309 	sbcs.w	r3, r5, r9
 8024ba2:	d20c      	bcs.n	8024bbe <np_cmd_nand_write_data+0x2ee>
        prog->bytes_written == prog->len)
 8024ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024ba6:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024baa:	3310      	adds	r3, #16
 8024bac:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8024bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024bb2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
    if (prog->bytes_written - prog->bytes_ack >= prog->page_size ||
 8024bb6:	4299      	cmp	r1, r3
 8024bb8:	bf08      	it	eq
 8024bba:	4290      	cmpeq	r0, r2
 8024bbc:	d11b      	bne.n	8024bf6 <np_cmd_nand_write_data+0x326>
    {
        // 发送写入确认响应
        if (np_send_write_ack(prog->bytes_written))
 8024bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024bc0:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024bc4:	3310      	adds	r3, #16
 8024bc6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8024bca:	4610      	mov	r0, r2
 8024bcc:	4619      	mov	r1, r3
 8024bce:	f7ff fbed 	bl	80243ac <np_send_write_ack>
 8024bd2:	4603      	mov	r3, r0
 8024bd4:	2b00      	cmp	r3, #0
 8024bd6:	d002      	beq.n	8024bde <np_cmd_nand_write_data+0x30e>
            return -1;
 8024bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8024bdc:	e02c      	b.n	8024c38 <np_cmd_nand_write_data+0x368>
        prog->bytes_ack = prog->bytes_written;
 8024bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024be0:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024be4:	3310      	adds	r3, #16
 8024be6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8024bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024bec:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024bf0:	3310      	adds	r3, #16
 8024bf2:	e9c3 0100 	strd	r0, r1, [r3]
    }

    // 检查实际写入的数据长度是否超过指定的长度
    if (prog->bytes_written > prog->len)
 8024bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024bf8:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024bfc:	3310      	adds	r3, #16
 8024bfe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8024c02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8024c04:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8024c08:	4290      	cmp	r0, r2
 8024c0a:	eb71 0303 	sbcs.w	r3, r1, r3
 8024c0e:	d212      	bcs.n	8024c36 <np_cmd_nand_write_data+0x366>
    {
        ERROR_PRINT("实际写入数据长度0x%" PRIx64 "超过0x%" PRIx64 "\r\n", prog->bytes_written, prog->len);
 8024c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024c12:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024c16:	3310      	adds	r3, #16
 8024c18:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8024c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024c1e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8024c22:	e9cd 2300 	strd	r2, r3, [sp]
 8024c26:	4602      	mov	r2, r0
 8024c28:	460b      	mov	r3, r1
 8024c2a:	4806      	ldr	r0, [pc, #24]	; (8024c44 <np_cmd_nand_write_data+0x374>)
 8024c2c:	f00c f974 	bl	8030f18 <iprintf>
        return NP_ERR_LEN_EXCEEDED;
 8024c30:	f06f 036e 	mvn.w	r3, #110	; 0x6e
 8024c34:	e000      	b.n	8024c38 <np_cmd_nand_write_data+0x368>
    }

    return 0;
 8024c36:	2300      	movs	r3, #0
}
 8024c38:	4618      	mov	r0, r3
 8024c3a:	3740      	adds	r7, #64	; 0x40
 8024c3c:	46bd      	mov	sp, r7
 8024c3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8024c42:	bf00      	nop
 8024c44:	0803256c 	.word	0x0803256c

08024c48 <np_cmd_nand_write_end>:

// 结束NAND写入命令的函数
static int np_cmd_nand_write_end(np_prog_t *prog)
{
 8024c48:	b580      	push	{r7, lr}
 8024c4a:	b082      	sub	sp, #8
 8024c4c:	af00      	add	r7, sp, #0
 8024c4e:	6078      	str	r0, [r7, #4]
    // 清除地址已设置的标志位
    prog->addr_is_set = 0;
 8024c50:	687b      	ldr	r3, [r7, #4]
 8024c52:	2200      	movs	r2, #0
 8024c54:	631a      	str	r2, [r3, #48]	; 0x30

    // 检查是否有未写入的数据
    if (prog->page.offset)
 8024c56:	687b      	ldr	r3, [r7, #4]
 8024c58:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024c5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8024c60:	2b00      	cmp	r3, #0
 8024c62:	d00b      	beq.n	8024c7c <np_cmd_nand_write_end+0x34>
    {
        ERROR_PRINT("未写入长度为0x%lx的数据\r\n",
 8024c64:	687b      	ldr	r3, [r7, #4]
 8024c66:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024c6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8024c6e:	4619      	mov	r1, r3
 8024c70:	4806      	ldr	r0, [pc, #24]	; (8024c8c <np_cmd_nand_write_end+0x44>)
 8024c72:	f00c f951 	bl	8030f18 <iprintf>
            prog->page.offset);
        return NP_ERR_NAND_WR;
 8024c76:	f06f 0366 	mvn.w	r3, #102	; 0x66
 8024c7a:	e002      	b.n	8024c82 <np_cmd_nand_write_end+0x3a>
    }

    // 发送操作完成的响应
    return np_send_ok_status();
 8024c7c:	f7fe ff1e 	bl	8023abc <np_send_ok_status>
 8024c80:	4603      	mov	r3, r0
}
 8024c82:	4618      	mov	r0, r3
 8024c84:	3708      	adds	r7, #8
 8024c86:	46bd      	mov	sp, r7
 8024c88:	bd80      	pop	{r7, pc}
 8024c8a:	bf00      	nop
 8024c8c:	080325a0 	.word	0x080325a0

08024c90 <np_cmd_nand_write>:

// 执行NAND写入命令的函数
static int np_cmd_nand_write(np_prog_t *prog)
{
 8024c90:	b580      	push	{r7, lr}
 8024c92:	b084      	sub	sp, #16
 8024c94:	af00      	add	r7, sp, #0
 8024c96:	6078      	str	r0, [r7, #4]
    np_cmd_t *cmd = (np_cmd_t *)prog->rx_buf;
 8024c98:	687b      	ldr	r3, [r7, #4]
 8024c9a:	681b      	ldr	r3, [r3, #0]
 8024c9c:	60bb      	str	r3, [r7, #8]
    int ret = 0;
 8024c9e:	2300      	movs	r3, #0
 8024ca0:	60fb      	str	r3, [r7, #12]

    // 根据命令类型执行相应的操作
    switch (cmd->code)
 8024ca2:	68bb      	ldr	r3, [r7, #8]
 8024ca4:	781b      	ldrb	r3, [r3, #0]
 8024ca6:	2b05      	cmp	r3, #5
 8024ca8:	d013      	beq.n	8024cd2 <np_cmd_nand_write+0x42>
 8024caa:	2b05      	cmp	r3, #5
 8024cac:	dc19      	bgt.n	8024ce2 <np_cmd_nand_write+0x52>
 8024cae:	2b03      	cmp	r3, #3
 8024cb0:	d002      	beq.n	8024cb8 <np_cmd_nand_write+0x28>
 8024cb2:	2b04      	cmp	r3, #4
 8024cb4:	d008      	beq.n	8024cc8 <np_cmd_nand_write+0x38>
    case NP_CMD_NAND_WRITE_E:
        ret = np_cmd_nand_write_end(prog);
        led_wr_set(false);
        break;
    default:
        break;
 8024cb6:	e014      	b.n	8024ce2 <np_cmd_nand_write+0x52>
        led_wr_set(true);
 8024cb8:	2001      	movs	r0, #1
 8024cba:	f7fe fd61 	bl	8023780 <led_wr_set>
        ret = np_cmd_nand_write_start(prog);
 8024cbe:	6878      	ldr	r0, [r7, #4]
 8024cc0:	f7ff fb9c 	bl	80243fc <np_cmd_nand_write_start>
 8024cc4:	60f8      	str	r0, [r7, #12]
        break;
 8024cc6:	e00d      	b.n	8024ce4 <np_cmd_nand_write+0x54>
        ret = np_cmd_nand_write_data(prog);
 8024cc8:	6878      	ldr	r0, [r7, #4]
 8024cca:	f7ff fe01 	bl	80248d0 <np_cmd_nand_write_data>
 8024cce:	60f8      	str	r0, [r7, #12]
        break;
 8024cd0:	e008      	b.n	8024ce4 <np_cmd_nand_write+0x54>
        ret = np_cmd_nand_write_end(prog);
 8024cd2:	6878      	ldr	r0, [r7, #4]
 8024cd4:	f7ff ffb8 	bl	8024c48 <np_cmd_nand_write_end>
 8024cd8:	60f8      	str	r0, [r7, #12]
        led_wr_set(false);
 8024cda:	2000      	movs	r0, #0
 8024cdc:	f7fe fd50 	bl	8023780 <led_wr_set>
        break;
 8024ce0:	e000      	b.n	8024ce4 <np_cmd_nand_write+0x54>
        break;
 8024ce2:	bf00      	nop
    }

    // 如果操作失败，关闭写入指示灯
    if (ret < 0)
 8024ce4:	68fb      	ldr	r3, [r7, #12]
 8024ce6:	2b00      	cmp	r3, #0
 8024ce8:	da02      	bge.n	8024cf0 <np_cmd_nand_write+0x60>
        led_wr_set(false);
 8024cea:	2000      	movs	r0, #0
 8024cec:	f7fe fd48 	bl	8023780 <led_wr_set>

    return ret;
 8024cf0:	68fb      	ldr	r3, [r7, #12]
}
 8024cf2:	4618      	mov	r0, r3
 8024cf4:	3710      	adds	r7, #16
 8024cf6:	46bd      	mov	sp, r7
 8024cf8:	bd80      	pop	{r7, pc}
	...

08024cfc <np_nand_read>:

// 执行NAND读取操作的函数
static int np_nand_read(uint64_t addr, np_page_t *page, uint32_t page_size,
    uint32_t block_size, np_prog_t *prog)
{
 8024cfc:	b580      	push	{r7, lr}
 8024cfe:	b086      	sub	sp, #24
 8024d00:	af00      	add	r7, sp, #0
 8024d02:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8024d06:	607a      	str	r2, [r7, #4]
 8024d08:	603b      	str	r3, [r7, #0]
    uint32_t status;

    // 调用硬件抽象层函数执行页面读取操作
    status = hal[prog->hal]->read_page(page->buf, page->page, page_size);
 8024d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024d0c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024d10:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 8024d14:	461a      	mov	r2, r3
 8024d16:	4b1c      	ldr	r3, [pc, #112]	; (8024d88 <np_nand_read+0x8c>)
 8024d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8024d1c:	691b      	ldr	r3, [r3, #16]
 8024d1e:	6878      	ldr	r0, [r7, #4]
 8024d20:	687a      	ldr	r2, [r7, #4]
 8024d22:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8024d26:	f8d2 11c0 	ldr.w	r1, [r2, #448]	; 0x1c0
 8024d2a:	683a      	ldr	r2, [r7, #0]
 8024d2c:	4798      	blx	r3
 8024d2e:	6178      	str	r0, [r7, #20]
    switch (status)
 8024d30:	697b      	ldr	r3, [r7, #20]
 8024d32:	2b03      	cmp	r3, #3
 8024d34:	d014      	beq.n	8024d60 <np_nand_read+0x64>
 8024d36:	697b      	ldr	r3, [r7, #20]
 8024d38:	2b03      	cmp	r3, #3
 8024d3a:	d817      	bhi.n	8024d6c <np_nand_read+0x70>
 8024d3c:	697b      	ldr	r3, [r7, #20]
 8024d3e:	2b00      	cmp	r3, #0
 8024d40:	d01a      	beq.n	8024d78 <np_nand_read+0x7c>
 8024d42:	697b      	ldr	r3, [r7, #20]
 8024d44:	2b02      	cmp	r3, #2
 8024d46:	d111      	bne.n	8024d6c <np_nand_read+0x70>
    {
    case FLASH_STATUS_READY:
        break;
    case FLASH_STATUS_ERROR:
        // 如果读取状态为错误，发送坏块信息
        if (np_send_bad_block_info(addr, block_size, false))
 8024d48:	2300      	movs	r3, #0
 8024d4a:	6a3a      	ldr	r2, [r7, #32]
 8024d4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8024d50:	f7fe fef4 	bl	8023b3c <np_send_bad_block_info>
 8024d54:	4603      	mov	r3, r0
 8024d56:	2b00      	cmp	r3, #0
 8024d58:	d010      	beq.n	8024d7c <np_nand_read+0x80>
            return -1;
 8024d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8024d5e:	e00f      	b.n	8024d80 <np_nand_read+0x84>
        break;
    case FLASH_STATUS_TIMEOUT:
        ERROR_PRINT("NAND读取超时，地址：0x%" PRIx64 "\r\n", addr);
 8024d60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8024d64:	4809      	ldr	r0, [pc, #36]	; (8024d8c <np_nand_read+0x90>)
 8024d66:	f00c f8d7 	bl	8030f18 <iprintf>
        break;
 8024d6a:	e008      	b.n	8024d7e <np_nand_read+0x82>
    default:
        ERROR_PRINT("未知的NAND状态\r\n");
 8024d6c:	4808      	ldr	r0, [pc, #32]	; (8024d90 <np_nand_read+0x94>)
 8024d6e:	f00c f939 	bl	8030fe4 <puts>
        return -1;
 8024d72:	f04f 33ff 	mov.w	r3, #4294967295
 8024d76:	e003      	b.n	8024d80 <np_nand_read+0x84>
        break;
 8024d78:	bf00      	nop
 8024d7a:	e000      	b.n	8024d7e <np_nand_read+0x82>
        break;
 8024d7c:	bf00      	nop
    }

    return 0;
 8024d7e:	2300      	movs	r3, #0
}
 8024d80:	4618      	mov	r0, r3
 8024d82:	3718      	adds	r7, #24
 8024d84:	46bd      	mov	sp, r7
 8024d86:	bd80      	pop	{r7, pc}
 8024d88:	20000040 	.word	0x20000040
 8024d8c:	080325cc 	.word	0x080325cc
 8024d90:	08032120 	.word	0x08032120

08024d94 <_np_cmd_nand_read>:

// 执行NAND读取命令的函数
static int _np_cmd_nand_read(np_prog_t *prog)
{
 8024d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8024d98:	b0b4      	sub	sp, #208	; 0xd0
 8024d9a:	af04      	add	r7, sp, #16
 8024d9c:	6778      	str	r0, [r7, #116]	; 0x74
    np_read_cmd_t *read_cmd;
    bool skip_bb, inc_spare;
    uint64_t addr, len, total_size;
    uint32_t send_len, block_size, page_size, pages,
        pages_in_block;
    uint32_t resp_header_size = offsetof(np_resp_t, data);
 8024d9e:	2302      	movs	r3, #2
 8024da0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    uint32_t tx_data_len = sizeof(np_packet_send_buf) - resp_header_size;
 8024da4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8024da8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8024dac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    np_resp_t *resp = (np_resp_t *)np_packet_send_buf;
 8024db0:	4bb9      	ldr	r3, [pc, #740]	; (8025098 <_np_cmd_nand_read+0x304>)
 8024db2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

    // 检查接收缓冲区长度是否正确
    if (prog->rx_buf_len < sizeof(np_read_cmd_t))
 8024db6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024db8:	685b      	ldr	r3, [r3, #4]
 8024dba:	2b11      	cmp	r3, #17
 8024dbc:	d808      	bhi.n	8024dd0 <_np_cmd_nand_read+0x3c>
    {
        ERROR_PRINT("读取命令缓冲区长度错误 %lu\r\n",
 8024dbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024dc0:	685b      	ldr	r3, [r3, #4]
 8024dc2:	4619      	mov	r1, r3
 8024dc4:	48b5      	ldr	r0, [pc, #724]	; (802509c <_np_cmd_nand_read+0x308>)
 8024dc6:	f00c f8a7 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 8024dca:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 8024dce:	e283      	b.n	80252d8 <_np_cmd_nand_read+0x544>
    }

    read_cmd = (np_read_cmd_t *)prog->rx_buf;
 8024dd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024dd2:	681b      	ldr	r3, [r3, #0]
 8024dd4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    addr = read_cmd->addr;
 8024dd8:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8024ddc:	f8d1 2001 	ldr.w	r2, [r1, #1]
 8024de0:	f8d1 3005 	ldr.w	r3, [r1, #5]
 8024de4:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
    len = read_cmd->len;
 8024de8:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8024dec:	f8d1 2009 	ldr.w	r2, [r1, #9]
 8024df0:	f8d1 300d 	ldr.w	r3, [r1, #13]
 8024df4:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
    skip_bb = read_cmd->flags.skip_bb;
 8024df8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8024dfc:	7c5b      	ldrb	r3, [r3, #17]
 8024dfe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8024e02:	b2db      	uxtb	r3, r3
 8024e04:	2b00      	cmp	r3, #0
 8024e06:	bf14      	ite	ne
 8024e08:	2301      	movne	r3, #1
 8024e0a:	2300      	moveq	r3, #0
 8024e0c:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
    inc_spare = read_cmd->flags.inc_spare;
 8024e10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8024e14:	7c5b      	ldrb	r3, [r3, #17]
 8024e16:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8024e1a:	b2db      	uxtb	r3, r3
 8024e1c:	2b00      	cmp	r3, #0
 8024e1e:	bf14      	ite	ne
 8024e20:	2301      	movne	r3, #1
 8024e22:	2300      	moveq	r3, #0
 8024e24:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a

    DEBUG_PRINT("读取地址 0x%" PRIx64 " 长度为 0x%" PRIx64 " 的数据命令\r\n", addr,
 8024e28:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8024e2c:	e9cd 2300 	strd	r2, r3, [sp]
 8024e30:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8024e34:	489a      	ldr	r0, [pc, #616]	; (80250a0 <_np_cmd_nand_read+0x30c>)
 8024e36:	f00c f86f 	bl	8030f18 <iprintf>
        len);

    if (inc_spare)
 8024e3a:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
 8024e3e:	2b00      	cmp	r3, #0
 8024e40:	d056      	beq.n	8024ef0 <_np_cmd_nand_read+0x15c>
    {
        pages = prog->chip_info.total_size / prog->chip_info.page_size;
 8024e42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024e44:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024e48:	3330      	adds	r3, #48	; 0x30
 8024e4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8024e4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024e50:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024e54:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8024e58:	2200      	movs	r2, #0
 8024e5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8024e5c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8024e5e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8024e62:	f7fd fa05 	bl	8022270 <__aeabi_uldivmod>
 8024e66:	4602      	mov	r2, r0
 8024e68:	460b      	mov	r3, r1
 8024e6a:	4613      	mov	r3, r2
 8024e6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        pages_in_block = prog->chip_info.block_size /
 8024e70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024e72:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024e76:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
            prog->chip_info.page_size;
 8024e7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024e7c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024e80:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
        pages_in_block = prog->chip_info.block_size /
 8024e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8024e88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        page_size = prog->chip_info.page_size + prog->chip_info.spare_size;
 8024e8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024e8e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024e92:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 8024e96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024e98:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024e9c:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8024ea0:	4413      	add	r3, r2
 8024ea2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        block_size = pages_in_block * page_size;
 8024ea6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8024eaa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8024eae:	fb02 f303 	mul.w	r3, r2, r3
 8024eb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        total_size = (uint64_t)pages * page_size;
 8024eb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8024eba:	2200      	movs	r2, #0
 8024ebc:	663b      	str	r3, [r7, #96]	; 0x60
 8024ebe:	667a      	str	r2, [r7, #100]	; 0x64
 8024ec0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8024ec4:	2200      	movs	r2, #0
 8024ec6:	4698      	mov	r8, r3
 8024ec8:	4691      	mov	r9, r2
 8024eca:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8024ece:	460b      	mov	r3, r1
 8024ed0:	fb08 f203 	mul.w	r2, r8, r3
 8024ed4:	4603      	mov	r3, r0
 8024ed6:	fb03 f309 	mul.w	r3, r3, r9
 8024eda:	4413      	add	r3, r2
 8024edc:	4602      	mov	r2, r0
 8024ede:	fba2 4508 	umull	r4, r5, r2, r8
 8024ee2:	442b      	add	r3, r5
 8024ee4:	461d      	mov	r5, r3
 8024ee6:	e9c7 452a 	strd	r4, r5, [r7, #168]	; 0xa8
 8024eea:	e9c7 452a 	strd	r4, r5, [r7, #168]	; 0xa8
 8024eee:	e015      	b.n	8024f1c <_np_cmd_nand_read+0x188>
    }
    else
    {
        page_size = prog->chip_info.page_size;
 8024ef0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024ef2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024ef6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8024efa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        block_size = prog->chip_info.block_size;
 8024efe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024f00:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8024f04:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8024f08:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        total_size = prog->chip_info.total_size;
 8024f0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024f0e:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8024f12:	3330      	adds	r3, #48	; 0x30
 8024f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f18:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
    }

    if (addr + len > total_size)
 8024f1c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8024f20:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8024f24:	eb10 0a02 	adds.w	sl, r0, r2
 8024f28:	eb41 0b03 	adc.w	fp, r1, r3
 8024f2c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8024f30:	4552      	cmp	r2, sl
 8024f32:	eb73 030b 	sbcs.w	r3, r3, fp
 8024f36:	d20f      	bcs.n	8024f58 <_np_cmd_nand_read+0x1c4>
    {
        ERROR_PRINT("读取地址 0x%" PRIx64 "+0x%" PRIx64
 8024f38:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8024f3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8024f40:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8024f44:	e9cd 2300 	strd	r2, r3, [sp]
 8024f48:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8024f4c:	4855      	ldr	r0, [pc, #340]	; (80250a4 <_np_cmd_nand_read+0x310>)
 8024f4e:	f00b ffe3 	bl	8030f18 <iprintf>
            " 超出芯片大小 0x%" PRIx64 "\r\n", addr, len, total_size);
        return NP_ERR_ADDR_EXCEEDED;
 8024f52:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8024f56:	e1bf      	b.n	80252d8 <_np_cmd_nand_read+0x544>
    }

    if (addr % page_size)
 8024f58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8024f5c:	2200      	movs	r2, #0
 8024f5e:	65bb      	str	r3, [r7, #88]	; 0x58
 8024f60:	65fa      	str	r2, [r7, #92]	; 0x5c
 8024f62:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8024f66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8024f6a:	f7fd f981 	bl	8022270 <__aeabi_uldivmod>
 8024f6e:	4313      	orrs	r3, r2
 8024f70:	d00a      	beq.n	8024f88 <_np_cmd_nand_read+0x1f4>
    {
        ERROR_PRINT("读取地址 0x%" PRIx64
 8024f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8024f76:	9300      	str	r3, [sp, #0]
 8024f78:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8024f7c:	484a      	ldr	r0, [pc, #296]	; (80250a8 <_np_cmd_nand_read+0x314>)
 8024f7e:	f00b ffcb 	bl	8030f18 <iprintf>
            " 不对齐于页面大小 0x%lx\r\n", addr, page_size);
        return NP_ERR_ADDR_NOT_ALIGN;
 8024f82:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8024f86:	e1a7      	b.n	80252d8 <_np_cmd_nand_read+0x544>
    }

    if (!len)
 8024f88:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8024f8c:	4313      	orrs	r3, r2
 8024f8e:	d105      	bne.n	8024f9c <_np_cmd_nand_read+0x208>
    {
        ERROR_PRINT("长度为0\r\n");
 8024f90:	4846      	ldr	r0, [pc, #280]	; (80250ac <_np_cmd_nand_read+0x318>)
 8024f92:	f00c f827 	bl	8030fe4 <puts>
        return NP_ERR_LEN_INVALID;
 8024f96:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 8024f9a:	e19d      	b.n	80252d8 <_np_cmd_nand_read+0x544>
    }

    if (len % page_size)
 8024f9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8024fa0:	2200      	movs	r2, #0
 8024fa2:	653b      	str	r3, [r7, #80]	; 0x50
 8024fa4:	657a      	str	r2, [r7, #84]	; 0x54
 8024fa6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8024faa:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8024fae:	f7fd f95f 	bl	8022270 <__aeabi_uldivmod>
 8024fb2:	4313      	orrs	r3, r2
 8024fb4:	d00a      	beq.n	8024fcc <_np_cmd_nand_read+0x238>
    {
        ERROR_PRINT("读取长度 0x%" PRIx64
 8024fb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8024fba:	9300      	str	r3, [sp, #0]
 8024fbc:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8024fc0:	483b      	ldr	r0, [pc, #236]	; (80250b0 <_np_cmd_nand_read+0x31c>)
 8024fc2:	f00b ffa9 	bl	8030f18 <iprintf>
            " 不对齐于页面大小 0x%lx\r\n", len, page_size);
        return NP_ERR_LEN_NOT_ALIGN;
 8024fc6:	f06f 036d 	mvn.w	r3, #109	; 0x6d
 8024fca:	e185      	b.n	80252d8 <_np_cmd_nand_read+0x544>
    }

    if (skip_bb && !prog->bb_is_read && (ret = _np_cmd_read_bad_blocks(prog,
 8024fcc:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8024fd0:	2b00      	cmp	r3, #0
 8024fd2:	d00d      	beq.n	8024ff0 <_np_cmd_nand_read+0x25c>
 8024fd4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8024fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024fd8:	2b00      	cmp	r3, #0
 8024fda:	d109      	bne.n	8024ff0 <_np_cmd_nand_read+0x25c>
 8024fdc:	2100      	movs	r1, #0
 8024fde:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8024fe0:	f7fe ff08 	bl	8023df4 <_np_cmd_read_bad_blocks>
 8024fe4:	67f8      	str	r0, [r7, #124]	; 0x7c
 8024fe6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8024fe8:	2b00      	cmp	r3, #0
 8024fea:	d001      	beq.n	8024ff0 <_np_cmd_nand_read+0x25c>
        false)))
    {
        return ret;
 8024fec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8024fee:	e173      	b.n	80252d8 <_np_cmd_nand_read+0x544>
    }

    page.page = addr / page_size;
 8024ff0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8024ff4:	2200      	movs	r2, #0
 8024ff6:	64bb      	str	r3, [r7, #72]	; 0x48
 8024ff8:	64fa      	str	r2, [r7, #76]	; 0x4c
 8024ffa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8024ffe:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8025002:	f7fd f935 	bl	8022270 <__aeabi_uldivmod>
 8025006:	4602      	mov	r2, r0
 8025008:	460b      	mov	r3, r1
 802500a:	4b2a      	ldr	r3, [pc, #168]	; (80250b4 <_np_cmd_nand_read+0x320>)
 802500c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025010:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
    page.offset = 0;
 8025014:	4b27      	ldr	r3, [pc, #156]	; (80250b4 <_np_cmd_nand_read+0x320>)
 8025016:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802501a:	461a      	mov	r2, r3
 802501c:	2300      	movs	r3, #0
 802501e:	f8c2 31c4 	str.w	r3, [r2, #452]	; 0x1c4

    resp->code = NP_RESP_DATA;
 8025022:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8025026:	2300      	movs	r3, #0
 8025028:	7013      	strb	r3, [r2, #0]

    while (len)
 802502a:	e14f      	b.n	80252cc <_np_cmd_nand_read+0x538>
    {
        if (addr >= total_size)
 802502c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8025030:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8025034:	4290      	cmp	r0, r2
 8025036:	eb71 0303 	sbcs.w	r3, r1, r3
 802503a:	d30b      	bcc.n	8025054 <_np_cmd_nand_read+0x2c0>
        {
            ERROR_PRINT("读取地址 0x%" PRIx64
 802503c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8025040:	e9cd 2300 	strd	r2, r3, [sp]
 8025044:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8025048:	481b      	ldr	r0, [pc, #108]	; (80250b8 <_np_cmd_nand_read+0x324>)
 802504a:	f00b ff65 	bl	8030f18 <iprintf>
                " 超出芯片大小 0x%" PRIx64 "\r\n", addr, total_size);
            return NP_ERR_ADDR_EXCEEDED;
 802504e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8025052:	e141      	b.n	80252d8 <_np_cmd_nand_read+0x544>
        }

        if (skip_bb && nand_bad_block_table_lookup(page.page))
 8025054:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8025058:	2b00      	cmp	r3, #0
 802505a:	d076      	beq.n	802514a <_np_cmd_nand_read+0x3b6>
 802505c:	4b15      	ldr	r3, [pc, #84]	; (80250b4 <_np_cmd_nand_read+0x320>)
 802505e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025062:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8025066:	4618      	mov	r0, r3
 8025068:	f7fe fcc0 	bl	80239ec <nand_bad_block_table_lookup>
 802506c:	4603      	mov	r3, r0
 802506e:	2b00      	cmp	r3, #0
 8025070:	d06b      	beq.n	802514a <_np_cmd_nand_read+0x3b6>
        {
            DEBUG_PRINT("跳过坏块地址 0x%" PRIx64 "\r\n", addr);
 8025072:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8025076:	4811      	ldr	r0, [pc, #68]	; (80250bc <_np_cmd_nand_read+0x328>)
 8025078:	f00b ff4e 	bl	8030f18 <iprintf>
            if (np_send_bad_block_info(addr, block_size, true))
 802507c:	2301      	movs	r3, #1
 802507e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8025082:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8025086:	f7fe fd59 	bl	8023b3c <np_send_bad_block_info>
 802508a:	4603      	mov	r3, r0
 802508c:	2b00      	cmp	r3, #0
 802508e:	d017      	beq.n	80250c0 <_np_cmd_nand_read+0x32c>
                return -1;
 8025090:	f04f 33ff 	mov.w	r3, #4294967295
 8025094:	e120      	b.n	80252d8 <_np_cmd_nand_read+0x544>
 8025096:	bf00      	nop
 8025098:	20002f08 	.word	0x20002f08
 802509c:	080325f8 	.word	0x080325f8
 80250a0:	08032628 	.word	0x08032628
 80250a4:	08032660 	.word	0x08032660
 80250a8:	080326a0 	.word	0x080326a0
 80250ac:	080326dc 	.word	0x080326dc
 80250b0:	080326f0 	.word	0x080326f0
 80250b4:	20002f48 	.word	0x20002f48
 80250b8:	0803272c 	.word	0x0803272c
 80250bc:	08032764 	.word	0x08032764

            /* 在部分读取时不计算坏块 */
            if (read_cmd->len == total_size)
 80250c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80250c4:	f8d3 0009 	ldr.w	r0, [r3, #9]
 80250c8:	f8d3 100d 	ldr.w	r1, [r3, #13]
 80250cc:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80250d0:	428b      	cmp	r3, r1
 80250d2:	bf08      	it	eq
 80250d4:	4282      	cmpeq	r2, r0
 80250d6:	d113      	bne.n	8025100 <_np_cmd_nand_read+0x36c>
                len -= block_size;
 80250d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80250dc:	2200      	movs	r2, #0
 80250de:	643b      	str	r3, [r7, #64]	; 0x40
 80250e0:	647a      	str	r2, [r7, #68]	; 0x44
 80250e2:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 80250e6:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 80250ea:	4621      	mov	r1, r4
 80250ec:	1a51      	subs	r1, r2, r1
 80250ee:	61b9      	str	r1, [r7, #24]
 80250f0:	4629      	mov	r1, r5
 80250f2:	eb63 0301 	sbc.w	r3, r3, r1
 80250f6:	61fb      	str	r3, [r7, #28]
 80250f8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80250fc:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
            addr += block_size;
 8025100:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8025104:	2200      	movs	r2, #0
 8025106:	63bb      	str	r3, [r7, #56]	; 0x38
 8025108:	63fa      	str	r2, [r7, #60]	; 0x3c
 802510a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 802510e:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8025112:	4621      	mov	r1, r4
 8025114:	1851      	adds	r1, r2, r1
 8025116:	6139      	str	r1, [r7, #16]
 8025118:	4629      	mov	r1, r5
 802511a:	414b      	adcs	r3, r1
 802511c:	617b      	str	r3, [r7, #20]
 802511e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8025122:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
            page.page += block_size / page_size;
 8025126:	4b6f      	ldr	r3, [pc, #444]	; (80252e4 <_np_cmd_nand_read+0x550>)
 8025128:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802512c:	f8d3 11c0 	ldr.w	r1, [r3, #448]	; 0x1c0
 8025130:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8025134:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8025138:	fbb2 f3f3 	udiv	r3, r2, r3
 802513c:	18ca      	adds	r2, r1, r3
 802513e:	4b69      	ldr	r3, [pc, #420]	; (80252e4 <_np_cmd_nand_read+0x550>)
 8025140:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025144:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
            continue;
 8025148:	e0c0      	b.n	80252cc <_np_cmd_nand_read+0x538>
        }

        if (np_nand_read(addr, &page, page_size, block_size, prog))
 802514a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802514c:	9301      	str	r3, [sp, #4]
 802514e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8025152:	9300      	str	r3, [sp, #0]
 8025154:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8025158:	4a62      	ldr	r2, [pc, #392]	; (80252e4 <_np_cmd_nand_read+0x550>)
 802515a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 802515e:	f7ff fdcd 	bl	8024cfc <np_nand_read>
 8025162:	4603      	mov	r3, r0
 8025164:	2b00      	cmp	r3, #0
 8025166:	d07e      	beq.n	8025266 <_np_cmd_nand_read+0x4d2>
            return NP_ERR_NAND_RD;
 8025168:	f06f 0367 	mvn.w	r3, #103	; 0x67
 802516c:	e0b4      	b.n	80252d8 <_np_cmd_nand_read+0x544>

        while (page.offset < page_size && len)
        {
            if (page_size - page.offset >= tx_data_len)
 802516e:	4b5d      	ldr	r3, [pc, #372]	; (80252e4 <_np_cmd_nand_read+0x550>)
 8025170:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025174:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 8025178:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 802517c:	1a9a      	subs	r2, r3, r2
 802517e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8025182:	4293      	cmp	r3, r2
 8025184:	d804      	bhi.n	8025190 <_np_cmd_nand_read+0x3fc>
                send_len = tx_data_len;
 8025186:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 802518a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 802518e:	e009      	b.n	80251a4 <_np_cmd_nand_read+0x410>
            else
                send_len = page_size - page.offset;
 8025190:	4b54      	ldr	r3, [pc, #336]	; (80252e4 <_np_cmd_nand_read+0x550>)
 8025192:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025196:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 802519a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 802519e:	1a9b      	subs	r3, r3, r2
 80251a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

            if (send_len > len)
 80251a4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80251a8:	2200      	movs	r2, #0
 80251aa:	633b      	str	r3, [r7, #48]	; 0x30
 80251ac:	637a      	str	r2, [r7, #52]	; 0x34
 80251ae:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 80251b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80251b6:	4621      	mov	r1, r4
 80251b8:	428a      	cmp	r2, r1
 80251ba:	4629      	mov	r1, r5
 80251bc:	418b      	sbcs	r3, r1
 80251be:	d203      	bcs.n	80251c8 <_np_cmd_nand_read+0x434>
                send_len = len;
 80251c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80251c4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

            memcpy(resp->data, page.buf + page.offset, send_len);
 80251c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80251cc:	1c98      	adds	r0, r3, #2
 80251ce:	4b45      	ldr	r3, [pc, #276]	; (80252e4 <_np_cmd_nand_read+0x550>)
 80251d0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80251d4:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 80251d8:	4b42      	ldr	r3, [pc, #264]	; (80252e4 <_np_cmd_nand_read+0x550>)
 80251da:	4413      	add	r3, r2
 80251dc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80251e0:	4619      	mov	r1, r3
 80251e2:	f00c f85a 	bl	803129a <memcpy>

            while (!np_comm_cb->send_ready());
 80251e6:	bf00      	nop
 80251e8:	4b3f      	ldr	r3, [pc, #252]	; (80252e8 <_np_cmd_nand_read+0x554>)
 80251ea:	681b      	ldr	r3, [r3, #0]
 80251ec:	685b      	ldr	r3, [r3, #4]
 80251ee:	4798      	blx	r3
 80251f0:	4603      	mov	r3, r0
 80251f2:	2b00      	cmp	r3, #0
 80251f4:	d0f8      	beq.n	80251e8 <_np_cmd_nand_read+0x454>

            resp->info = send_len;
 80251f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80251fa:	b2db      	uxtb	r3, r3
 80251fc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8025200:	7053      	strb	r3, [r2, #1]
            if (np_comm_cb->send(np_packet_send_buf,
 8025202:	4b39      	ldr	r3, [pc, #228]	; (80252e8 <_np_cmd_nand_read+0x554>)
 8025204:	681b      	ldr	r3, [r3, #0]
 8025206:	681c      	ldr	r4, [r3, #0]
 8025208:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 802520c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8025210:	4413      	add	r3, r2
 8025212:	4619      	mov	r1, r3
 8025214:	4835      	ldr	r0, [pc, #212]	; (80252ec <_np_cmd_nand_read+0x558>)
 8025216:	47a0      	blx	r4
 8025218:	4603      	mov	r3, r0
 802521a:	2b00      	cmp	r3, #0
 802521c:	d002      	beq.n	8025224 <_np_cmd_nand_read+0x490>
                resp_header_size + send_len))
            {
                return -1;
 802521e:	f04f 33ff 	mov.w	r3, #4294967295
 8025222:	e059      	b.n	80252d8 <_np_cmd_nand_read+0x544>
            }

            page.offset += send_len;
 8025224:	4b2f      	ldr	r3, [pc, #188]	; (80252e4 <_np_cmd_nand_read+0x550>)
 8025226:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802522a:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 802522e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8025232:	441a      	add	r2, r3
 8025234:	4b2b      	ldr	r3, [pc, #172]	; (80252e4 <_np_cmd_nand_read+0x550>)
 8025236:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802523a:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
            len -= send_len;
 802523e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8025242:	2200      	movs	r2, #0
 8025244:	62bb      	str	r3, [r7, #40]	; 0x28
 8025246:	62fa      	str	r2, [r7, #44]	; 0x2c
 8025248:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 802524c:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8025250:	4621      	mov	r1, r4
 8025252:	1a51      	subs	r1, r2, r1
 8025254:	60b9      	str	r1, [r7, #8]
 8025256:	4629      	mov	r1, r5
 8025258:	eb63 0301 	sbc.w	r3, r3, r1
 802525c:	60fb      	str	r3, [r7, #12]
 802525e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8025262:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
        while (page.offset < page_size && len)
 8025266:	4b1f      	ldr	r3, [pc, #124]	; (80252e4 <_np_cmd_nand_read+0x550>)
 8025268:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802526c:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 8025270:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8025274:	4293      	cmp	r3, r2
 8025276:	d904      	bls.n	8025282 <_np_cmd_nand_read+0x4ee>
 8025278:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 802527c:	4313      	orrs	r3, r2
 802527e:	f47f af76 	bne.w	802516e <_np_cmd_nand_read+0x3da>
        }

        addr += page_size;
 8025282:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8025286:	2200      	movs	r2, #0
 8025288:	623b      	str	r3, [r7, #32]
 802528a:	627a      	str	r2, [r7, #36]	; 0x24
 802528c:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8025290:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8025294:	4621      	mov	r1, r4
 8025296:	1851      	adds	r1, r2, r1
 8025298:	6039      	str	r1, [r7, #0]
 802529a:	4629      	mov	r1, r5
 802529c:	414b      	adcs	r3, r1
 802529e:	607b      	str	r3, [r7, #4]
 80252a0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80252a4:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
        page.offset = 0;
 80252a8:	4b0e      	ldr	r3, [pc, #56]	; (80252e4 <_np_cmd_nand_read+0x550>)
 80252aa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80252ae:	461a      	mov	r2, r3
 80252b0:	2300      	movs	r3, #0
 80252b2:	f8c2 31c4 	str.w	r3, [r2, #452]	; 0x1c4
        page.page++;
 80252b6:	4b0b      	ldr	r3, [pc, #44]	; (80252e4 <_np_cmd_nand_read+0x550>)
 80252b8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80252bc:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80252c0:	1c5a      	adds	r2, r3, #1
 80252c2:	4b08      	ldr	r3, [pc, #32]	; (80252e4 <_np_cmd_nand_read+0x550>)
 80252c4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80252c8:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
    while (len)
 80252cc:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 80252d0:	4313      	orrs	r3, r2
 80252d2:	f47f aeab 	bne.w	802502c <_np_cmd_nand_read+0x298>
    }

    return 0;
 80252d6:	2300      	movs	r3, #0
}
 80252d8:	4618      	mov	r0, r3
 80252da:	37c0      	adds	r7, #192	; 0xc0
 80252dc:	46bd      	mov	sp, r7
 80252de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80252e2:	bf00      	nop
 80252e4:	20002f48 	.word	0x20002f48
 80252e8:	20000cb8 	.word	0x20000cb8
 80252ec:	20002f08 	.word	0x20002f08

080252f0 <np_cmd_nand_read>:

// 执行NAND读取命令的函数
static int np_cmd_nand_read(np_prog_t *prog)
{
 80252f0:	b580      	push	{r7, lr}
 80252f2:	b084      	sub	sp, #16
 80252f4:	af00      	add	r7, sp, #0
 80252f6:	6078      	str	r0, [r7, #4]
    int ret;

    led_rd_set(true); // 设置读取指示灯为亮
 80252f8:	2001      	movs	r0, #1
 80252fa:	f7fe fa53 	bl	80237a4 <led_rd_set>
    ret = _np_cmd_nand_read(prog); // 执行NAND读取命令
 80252fe:	6878      	ldr	r0, [r7, #4]
 8025300:	f7ff fd48 	bl	8024d94 <_np_cmd_nand_read>
 8025304:	60f8      	str	r0, [r7, #12]
    led_rd_set(false); // 设置读取指示灯为灭
 8025306:	2000      	movs	r0, #0
 8025308:	f7fe fa4c 	bl	80237a4 <led_rd_set>

    return ret;
 802530c:	68fb      	ldr	r3, [r7, #12]
}
 802530e:	4618      	mov	r0, r3
 8025310:	3710      	adds	r7, #16
 8025312:	46bd      	mov	sp, r7
 8025314:	bd80      	pop	{r7, pc}

08025316 <np_fill_chip_info>:

// 填充芯片信息
static void np_fill_chip_info(np_conf_cmd_t *conf_cmd, np_prog_t *prog)
{
 8025316:	b480      	push	{r7}
 8025318:	b083      	sub	sp, #12
 802531a:	af00      	add	r7, sp, #0
 802531c:	6078      	str	r0, [r7, #4]
 802531e:	6039      	str	r1, [r7, #0]
    prog->chip_info.page_size = conf_cmd->page_size;
 8025320:	687b      	ldr	r3, [r7, #4]
 8025322:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8025326:	683a      	ldr	r2, [r7, #0]
 8025328:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 802532c:	f8c2 3228 	str.w	r3, [r2, #552]	; 0x228
    prog->chip_info.block_size = conf_cmd->block_size;
 8025330:	687b      	ldr	r3, [r7, #4]
 8025332:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8025336:	683a      	ldr	r2, [r7, #0]
 8025338:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 802533c:	f8c2 322c 	str.w	r3, [r2, #556]	; 0x22c
    prog->chip_info.total_size = conf_cmd->total_size;
 8025340:	6879      	ldr	r1, [r7, #4]
 8025342:	f8d1 200a 	ldr.w	r2, [r1, #10]
 8025346:	f8d1 300e 	ldr.w	r3, [r1, #14]
 802534a:	6839      	ldr	r1, [r7, #0]
 802534c:	f501 5108 	add.w	r1, r1, #8704	; 0x2200
 8025350:	3130      	adds	r1, #48	; 0x30
 8025352:	e9c1 2300 	strd	r2, r3, [r1]
    prog->chip_info.spare_size = conf_cmd->spare_size;
 8025356:	687b      	ldr	r3, [r7, #4]
 8025358:	f8d3 3012 	ldr.w	r3, [r3, #18]
 802535c:	683a      	ldr	r2, [r7, #0]
 802535e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8025362:	f8c2 3238 	str.w	r3, [r2, #568]	; 0x238
    prog->chip_info.bb_mark_off = conf_cmd->bb_mark_off;
 8025366:	687b      	ldr	r3, [r7, #4]
 8025368:	7d9a      	ldrb	r2, [r3, #22]
 802536a:	683b      	ldr	r3, [r7, #0]
 802536c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025370:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
    prog->chip_is_conf = 1;
 8025374:	683b      	ldr	r3, [r7, #0]
 8025376:	2201      	movs	r2, #1
 8025378:	639a      	str	r2, [r3, #56]	; 0x38
}
 802537a:	bf00      	nop
 802537c:	370c      	adds	r7, #12
 802537e:	46bd      	mov	sp, r7
 8025380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025384:	4770      	bx	lr
	...

08025388 <np_print_chip_info>:

// 打印芯片信息
static void np_print_chip_info(np_prog_t *prog)
{
 8025388:	b580      	push	{r7, lr}
 802538a:	b082      	sub	sp, #8
 802538c:	af00      	add	r7, sp, #0
 802538e:	6078      	str	r0, [r7, #4]
    DEBUG_PRINT("页面大小: %lu\r\n", prog->chip_info.page_size);
 8025390:	687b      	ldr	r3, [r7, #4]
 8025392:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025396:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 802539a:	4619      	mov	r1, r3
 802539c:	4815      	ldr	r0, [pc, #84]	; (80253f4 <np_print_chip_info+0x6c>)
 802539e:	f00b fdbb 	bl	8030f18 <iprintf>
    DEBUG_PRINT("块大小: %lu\r\n", prog->chip_info.block_size);
 80253a2:	687b      	ldr	r3, [r7, #4]
 80253a4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80253a8:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80253ac:	4619      	mov	r1, r3
 80253ae:	4812      	ldr	r0, [pc, #72]	; (80253f8 <np_print_chip_info+0x70>)
 80253b0:	f00b fdb2 	bl	8030f18 <iprintf>
    DEBUG_PRINT("总大小: 0x%" PRIx64 "\r\n", prog->chip_info.total_size);
 80253b4:	687b      	ldr	r3, [r7, #4]
 80253b6:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 80253ba:	3330      	adds	r3, #48	; 0x30
 80253bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80253c0:	480e      	ldr	r0, [pc, #56]	; (80253fc <np_print_chip_info+0x74>)
 80253c2:	f00b fda9 	bl	8030f18 <iprintf>
    DEBUG_PRINT("备用区大小: %lu\r\n", prog->chip_info.spare_size);
 80253c6:	687b      	ldr	r3, [r7, #4]
 80253c8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80253cc:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 80253d0:	4619      	mov	r1, r3
 80253d2:	480b      	ldr	r0, [pc, #44]	; (8025400 <np_print_chip_info+0x78>)
 80253d4:	f00b fda0 	bl	8030f18 <iprintf>
    DEBUG_PRINT("坏块标记偏移量: %d\r\n", prog->chip_info.bb_mark_off);
 80253d8:	687b      	ldr	r3, [r7, #4]
 80253da:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80253de:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80253e2:	4619      	mov	r1, r3
 80253e4:	4807      	ldr	r0, [pc, #28]	; (8025404 <np_print_chip_info+0x7c>)
 80253e6:	f00b fd97 	bl	8030f18 <iprintf>
}
 80253ea:	bf00      	nop
 80253ec:	3708      	adds	r7, #8
 80253ee:	46bd      	mov	sp, r7
 80253f0:	bd80      	pop	{r7, pc}
 80253f2:	bf00      	nop
 80253f4:	08032780 	.word	0x08032780
 80253f8:	08032794 	.word	0x08032794
 80253fc:	080327a8 	.word	0x080327a8
 8025400:	080327bc 	.word	0x080327bc
 8025404:	080327d4 	.word	0x080327d4

08025408 <np_cmd_nand_conf>:

// 执行NAND配置命令
static int np_cmd_nand_conf(np_prog_t *prog)
{
 8025408:	b580      	push	{r7, lr}
 802540a:	b084      	sub	sp, #16
 802540c:	af00      	add	r7, sp, #0
 802540e:	6078      	str	r0, [r7, #4]
    np_conf_cmd_t *conf_cmd;

    DEBUG_PRINT("芯片配置命令\r\n");
 8025410:	4825      	ldr	r0, [pc, #148]	; (80254a8 <np_cmd_nand_conf+0xa0>)
 8025412:	f00b fde7 	bl	8030fe4 <puts>

    // 检查接收缓冲区长度是否正确
    if (prog->rx_buf_len < sizeof(np_conf_cmd_t))
 8025416:	687b      	ldr	r3, [r7, #4]
 8025418:	685b      	ldr	r3, [r3, #4]
 802541a:	2b16      	cmp	r3, #22
 802541c:	d808      	bhi.n	8025430 <np_cmd_nand_conf+0x28>
    {
        ERROR_PRINT("配置命令缓冲区长度错误 %lu\r\n",
 802541e:	687b      	ldr	r3, [r7, #4]
 8025420:	685b      	ldr	r3, [r3, #4]
 8025422:	4619      	mov	r1, r3
 8025424:	4821      	ldr	r0, [pc, #132]	; (80254ac <np_cmd_nand_conf+0xa4>)
 8025426:	f00b fd77 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 802542a:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 802542e:	e036      	b.n	802549e <np_cmd_nand_conf+0x96>
    }

    conf_cmd = (np_conf_cmd_t *)prog->rx_buf;
 8025430:	687b      	ldr	r3, [r7, #4]
 8025432:	681b      	ldr	r3, [r3, #0]
 8025434:	60fb      	str	r3, [r7, #12]

    np_fill_chip_info(conf_cmd, prog); // 填充芯片信息
 8025436:	6879      	ldr	r1, [r7, #4]
 8025438:	68f8      	ldr	r0, [r7, #12]
 802543a:	f7ff ff6c 	bl	8025316 <np_fill_chip_info>
    np_print_chip_info(prog); // 打印芯片信息
 802543e:	6878      	ldr	r0, [r7, #4]
 8025440:	f7ff ffa2 	bl	8025388 <np_print_chip_info>

    prog->hal = conf_cmd->hal;
 8025444:	68fb      	ldr	r3, [r7, #12]
 8025446:	785a      	ldrb	r2, [r3, #1]
 8025448:	687b      	ldr	r3, [r7, #4]
 802544a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802544e:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
    if (hal[prog->hal]->init(conf_cmd->hal_conf,
 8025452:	687b      	ldr	r3, [r7, #4]
 8025454:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025458:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 802545c:	461a      	mov	r2, r3
 802545e:	4b14      	ldr	r3, [pc, #80]	; (80254b0 <np_cmd_nand_conf+0xa8>)
 8025460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025464:	681b      	ldr	r3, [r3, #0]
 8025466:	68fa      	ldr	r2, [r7, #12]
 8025468:	f102 0017 	add.w	r0, r2, #23
        prog->rx_buf_len - sizeof(np_conf_cmd_t)))
 802546c:	687a      	ldr	r2, [r7, #4]
 802546e:	6852      	ldr	r2, [r2, #4]
    if (hal[prog->hal]->init(conf_cmd->hal_conf,
 8025470:	3a17      	subs	r2, #23
 8025472:	4611      	mov	r1, r2
 8025474:	4798      	blx	r3
 8025476:	4603      	mov	r3, r0
 8025478:	2b00      	cmp	r3, #0
 802547a:	d008      	beq.n	802548e <np_cmd_nand_conf+0x86>
    {
        ERROR_PRINT("HAL配置命令缓冲区长度错误 %lu\r\n",
 802547c:	687b      	ldr	r3, [r7, #4]
 802547e:	685b      	ldr	r3, [r3, #4]
 8025480:	4619      	mov	r1, r3
 8025482:	480c      	ldr	r0, [pc, #48]	; (80254b4 <np_cmd_nand_conf+0xac>)
 8025484:	f00b fd48 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 8025488:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 802548c:	e007      	b.n	802549e <np_cmd_nand_conf+0x96>
    }

    nand_bad_block_table_init(); // 初始化坏块表
 802548e:	f7fe fa7d 	bl	802398c <nand_bad_block_table_init>
    prog->bb_is_read = 0;
 8025492:	687b      	ldr	r3, [r7, #4]
 8025494:	2200      	movs	r2, #0
 8025496:	635a      	str	r2, [r3, #52]	; 0x34

    return np_send_ok_status();
 8025498:	f7fe fb10 	bl	8023abc <np_send_ok_status>
 802549c:	4603      	mov	r3, r0
}
 802549e:	4618      	mov	r0, r3
 80254a0:	3710      	adds	r7, #16
 80254a2:	46bd      	mov	sp, r7
 80254a4:	bd80      	pop	{r7, pc}
 80254a6:	bf00      	nop
 80254a8:	080327f0 	.word	0x080327f0
 80254ac:	08032804 	.word	0x08032804
 80254b0:	20000040 	.word	0x20000040
 80254b4:	08032834 	.word	0x08032834

080254b8 <np_send_bad_blocks>:

// 发送坏块信息
static int np_send_bad_blocks(np_prog_t *prog)
{
 80254b8:	b5b0      	push	{r4, r5, r7, lr}
 80254ba:	b084      	sub	sp, #16
 80254bc:	af00      	add	r7, sp, #0
 80254be:	6078      	str	r0, [r7, #4]
    uint32_t page;
    void *bb_iter;

    // 遍历坏块表，并发送坏块信息
    for (bb_iter = nand_bad_block_table_iter_alloc(&page); bb_iter;
 80254c0:	f107 0308 	add.w	r3, r7, #8
 80254c4:	4618      	mov	r0, r3
 80254c6:	f7fe fab5 	bl	8023a34 <nand_bad_block_table_iter_alloc>
 80254ca:	60f8      	str	r0, [r7, #12]
 80254cc:	e021      	b.n	8025512 <np_send_bad_blocks+0x5a>
        bb_iter = nand_bad_block_table_iter_next(bb_iter, &page))
    {
        if (np_send_bad_block_info(page * prog->chip_info.page_size,
 80254ce:	687b      	ldr	r3, [r7, #4]
 80254d0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80254d4:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80254d8:	68ba      	ldr	r2, [r7, #8]
 80254da:	fb02 f303 	mul.w	r3, r2, r3
 80254de:	2200      	movs	r2, #0
 80254e0:	461c      	mov	r4, r3
 80254e2:	4615      	mov	r5, r2
 80254e4:	687b      	ldr	r3, [r7, #4]
 80254e6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80254ea:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80254ee:	2300      	movs	r3, #0
 80254f0:	4620      	mov	r0, r4
 80254f2:	4629      	mov	r1, r5
 80254f4:	f7fe fb22 	bl	8023b3c <np_send_bad_block_info>
 80254f8:	4603      	mov	r3, r0
 80254fa:	2b00      	cmp	r3, #0
 80254fc:	d002      	beq.n	8025504 <np_send_bad_blocks+0x4c>
            prog->chip_info.block_size, false))
        {
            return -1;
 80254fe:	f04f 33ff 	mov.w	r3, #4294967295
 8025502:	e00a      	b.n	802551a <np_send_bad_blocks+0x62>
        bb_iter = nand_bad_block_table_iter_next(bb_iter, &page))
 8025504:	f107 0308 	add.w	r3, r7, #8
 8025508:	4619      	mov	r1, r3
 802550a:	68f8      	ldr	r0, [r7, #12]
 802550c:	f7fe faac 	bl	8023a68 <nand_bad_block_table_iter_next>
 8025510:	60f8      	str	r0, [r7, #12]
    for (bb_iter = nand_bad_block_table_iter_alloc(&page); bb_iter;
 8025512:	68fb      	ldr	r3, [r7, #12]
 8025514:	2b00      	cmp	r3, #0
 8025516:	d1da      	bne.n	80254ce <np_send_bad_blocks+0x16>
        }
    }

    return 0;
 8025518:	2300      	movs	r3, #0
}
 802551a:	4618      	mov	r0, r3
 802551c:	3710      	adds	r7, #16
 802551e:	46bd      	mov	sp, r7
 8025520:	bdb0      	pop	{r4, r5, r7, pc}

08025522 <np_cmd_read_bad_blocks>:

// 执行读取坏块命令
int np_cmd_read_bad_blocks(np_prog_t *prog)
{
 8025522:	b580      	push	{r7, lr}
 8025524:	b084      	sub	sp, #16
 8025526:	af00      	add	r7, sp, #0
 8025528:	6078      	str	r0, [r7, #4]
    int ret;

    led_rd_set(true); // 设置读取指示灯为亮
 802552a:	2001      	movs	r0, #1
 802552c:	f7fe f93a 	bl	80237a4 <led_rd_set>
    nand_bad_block_table_init(); // 初始化坏块表
 8025530:	f7fe fa2c 	bl	802398c <nand_bad_block_table_init>
    ret = _np_cmd_read_bad_blocks(prog, true); // 执行读取坏块命令
 8025534:	2101      	movs	r1, #1
 8025536:	6878      	ldr	r0, [r7, #4]
 8025538:	f7fe fc5c 	bl	8023df4 <_np_cmd_read_bad_blocks>
 802553c:	60f8      	str	r0, [r7, #12]
    led_rd_set(false); // 设置读取指示灯为灭
 802553e:	2000      	movs	r0, #0
 8025540:	f7fe f930 	bl	80237a4 <led_rd_set>

    if (ret || (ret = np_send_bad_blocks(prog))) // 发送坏块信息
 8025544:	68fb      	ldr	r3, [r7, #12]
 8025546:	2b00      	cmp	r3, #0
 8025548:	d106      	bne.n	8025558 <np_cmd_read_bad_blocks+0x36>
 802554a:	6878      	ldr	r0, [r7, #4]
 802554c:	f7ff ffb4 	bl	80254b8 <np_send_bad_blocks>
 8025550:	60f8      	str	r0, [r7, #12]
 8025552:	68fb      	ldr	r3, [r7, #12]
 8025554:	2b00      	cmp	r3, #0
 8025556:	d001      	beq.n	802555c <np_cmd_read_bad_blocks+0x3a>
        return ret;
 8025558:	68fb      	ldr	r3, [r7, #12]
 802555a:	e002      	b.n	8025562 <np_cmd_read_bad_blocks+0x40>

    return np_send_ok_status(); // 发送成功状态
 802555c:	f7fe faae 	bl	8023abc <np_send_ok_status>
 8025560:	4603      	mov	r3, r0
}
 8025562:	4618      	mov	r0, r3
 8025564:	3710      	adds	r7, #16
 8025566:	46bd      	mov	sp, r7
 8025568:	bd80      	pop	{r7, pc}
	...

0802556c <np_cmd_version_get>:

// 获取版本号命令
int np_cmd_version_get(np_prog_t *prog)
{
 802556c:	b580      	push	{r7, lr}
 802556e:	b086      	sub	sp, #24
 8025570:	af00      	add	r7, sp, #0
 8025572:	6078      	str	r0, [r7, #4]
    np_resp_version_t resp;
    size_t resp_len = sizeof(resp);
 8025574:	2306      	movs	r3, #6
 8025576:	617b      	str	r3, [r7, #20]

    DEBUG_PRINT("读取版本号命令\r\n");
 8025578:	4810      	ldr	r0, [pc, #64]	; (80255bc <np_cmd_version_get+0x50>)
 802557a:	f00b fd33 	bl	8030fe4 <puts>

    resp.header.code = NP_RESP_DATA;
 802557e:	2300      	movs	r3, #0
 8025580:	733b      	strb	r3, [r7, #12]
    resp.header.info = resp_len - sizeof(resp.header);
 8025582:	697b      	ldr	r3, [r7, #20]
 8025584:	b2db      	uxtb	r3, r3
 8025586:	3b02      	subs	r3, #2
 8025588:	b2db      	uxtb	r3, r3
 802558a:	737b      	strb	r3, [r7, #13]
    resp.version.major = SW_VERSION_MAJOR;
 802558c:	2303      	movs	r3, #3
 802558e:	73bb      	strb	r3, [r7, #14]
    resp.version.minor = SW_VERSION_MINOR;
 8025590:	2305      	movs	r3, #5
 8025592:	73fb      	strb	r3, [r7, #15]
    resp.version.build = SW_VERSION_BUILD;
 8025594:	2300      	movs	r3, #0
 8025596:	823b      	strh	r3, [r7, #16]

    if (np_comm_cb)
 8025598:	4b09      	ldr	r3, [pc, #36]	; (80255c0 <np_cmd_version_get+0x54>)
 802559a:	681b      	ldr	r3, [r3, #0]
 802559c:	2b00      	cmp	r3, #0
 802559e:	d007      	beq.n	80255b0 <np_cmd_version_get+0x44>
        np_comm_cb->send((uint8_t *)&resp, resp_len);
 80255a0:	4b07      	ldr	r3, [pc, #28]	; (80255c0 <np_cmd_version_get+0x54>)
 80255a2:	681b      	ldr	r3, [r3, #0]
 80255a4:	681b      	ldr	r3, [r3, #0]
 80255a6:	f107 020c 	add.w	r2, r7, #12
 80255aa:	6979      	ldr	r1, [r7, #20]
 80255ac:	4610      	mov	r0, r2
 80255ae:	4798      	blx	r3

    return 0;
 80255b0:	2300      	movs	r3, #0
}
 80255b2:	4618      	mov	r0, r3
 80255b4:	3718      	adds	r7, #24
 80255b6:	46bd      	mov	sp, r7
 80255b8:	bd80      	pop	{r7, pc}
 80255ba:	bf00      	nop
 80255bc:	08032868 	.word	0x08032868
 80255c0:	20000cb8 	.word	0x20000cb8

080255c4 <np_boot_config_read>:

// 读取引导配置
static int np_boot_config_read(boot_config_t *config)
{
 80255c4:	b580      	push	{r7, lr}
 80255c6:	b082      	sub	sp, #8
 80255c8:	af00      	add	r7, sp, #0
 80255ca:	6078      	str	r0, [r7, #4]
    if (flash_read(BOOT_CONFIG_ADDR, (uint8_t *)config, sizeof(boot_config_t))
 80255cc:	2201      	movs	r2, #1
 80255ce:	6879      	ldr	r1, [r7, #4]
 80255d0:	4806      	ldr	r0, [pc, #24]	; (80255ec <np_boot_config_read+0x28>)
 80255d2:	f7fd f9d9 	bl	8022988 <flash_read>
 80255d6:	4603      	mov	r3, r0
 80255d8:	2b00      	cmp	r3, #0
 80255da:	da02      	bge.n	80255e2 <np_boot_config_read+0x1e>
        < 0)
    {
        return -1;
 80255dc:	f04f 33ff 	mov.w	r3, #4294967295
 80255e0:	e000      	b.n	80255e4 <np_boot_config_read+0x20>
    }
    
    return 0;
 80255e2:	2300      	movs	r3, #0
}
 80255e4:	4618      	mov	r0, r3
 80255e6:	3708      	adds	r7, #8
 80255e8:	46bd      	mov	sp, r7
 80255ea:	bd80      	pop	{r7, pc}
 80255ec:	08003800 	.word	0x08003800

080255f0 <np_boot_config_write>:

// 写入引导配置
static int np_boot_config_write(boot_config_t *config)
{
 80255f0:	b580      	push	{r7, lr}
 80255f2:	b082      	sub	sp, #8
 80255f4:	af00      	add	r7, sp, #0
 80255f6:	6078      	str	r0, [r7, #4]
    if (flash_page_erase(BOOT_CONFIG_ADDR) < 0)
 80255f8:	480c      	ldr	r0, [pc, #48]	; (802562c <np_boot_config_write+0x3c>)
 80255fa:	f7fd f96d 	bl	80228d8 <flash_page_erase>
 80255fe:	4603      	mov	r3, r0
 8025600:	2b00      	cmp	r3, #0
 8025602:	da02      	bge.n	802560a <np_boot_config_write+0x1a>
        return -1;
 8025604:	f04f 33ff 	mov.w	r3, #4294967295
 8025608:	e00b      	b.n	8025622 <np_boot_config_write+0x32>

    if (flash_write(BOOT_CONFIG_ADDR, (uint8_t *)config, sizeof(boot_config_t))
 802560a:	2201      	movs	r2, #1
 802560c:	6879      	ldr	r1, [r7, #4]
 802560e:	4807      	ldr	r0, [pc, #28]	; (802562c <np_boot_config_write+0x3c>)
 8025610:	f7fd f985 	bl	802291e <flash_write>
 8025614:	4603      	mov	r3, r0
 8025616:	2b00      	cmp	r3, #0
 8025618:	da02      	bge.n	8025620 <np_boot_config_write+0x30>
        < 0)
    {
        return -1;
 802561a:	f04f 33ff 	mov.w	r3, #4294967295
 802561e:	e000      	b.n	8025622 <np_boot_config_write+0x32>
    }

    return 0;
 8025620:	2300      	movs	r3, #0
}
 8025622:	4618      	mov	r0, r3
 8025624:	3708      	adds	r7, #8
 8025626:	46bd      	mov	sp, r7
 8025628:	bd80      	pop	{r7, pc}
 802562a:	bf00      	nop
 802562c:	08003800 	.word	0x08003800

08025630 <np_cmd_active_image_get>:

// 获取活动镜像命令
static int np_cmd_active_image_get(np_prog_t *prog)
{
 8025630:	b580      	push	{r7, lr}
 8025632:	b086      	sub	sp, #24
 8025634:	af00      	add	r7, sp, #0
 8025636:	6078      	str	r0, [r7, #4]
    boot_config_t boot_config;
    np_resp_active_image_t resp;
    size_t resp_len = sizeof(resp);
 8025638:	2303      	movs	r3, #3
 802563a:	617b      	str	r3, [r7, #20]

    DEBUG_PRINT("获取活动镜像命令\r\n");
 802563c:	481c      	ldr	r0, [pc, #112]	; (80256b0 <np_cmd_active_image_get+0x80>)
 802563e:	f00b fcd1 	bl	8030fe4 <puts>

    if (prog->active_image == 0xff)
 8025642:	687b      	ldr	r3, [r7, #4]
 8025644:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025648:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 802564c:	2bff      	cmp	r3, #255	; 0xff
 802564e:	d110      	bne.n	8025672 <np_cmd_active_image_get+0x42>
    {
        if (np_boot_config_read(&boot_config))
 8025650:	f107 0310 	add.w	r3, r7, #16
 8025654:	4618      	mov	r0, r3
 8025656:	f7ff ffb5 	bl	80255c4 <np_boot_config_read>
 802565a:	4603      	mov	r3, r0
 802565c:	2b00      	cmp	r3, #0
 802565e:	d002      	beq.n	8025666 <np_cmd_active_image_get+0x36>
            return NP_ERR_INTERNAL;
 8025660:	f04f 33ff 	mov.w	r3, #4294967295
 8025664:	e01f      	b.n	80256a6 <np_cmd_active_image_get+0x76>
        prog->active_image = boot_config.active_image;
 8025666:	7c3a      	ldrb	r2, [r7, #16]
 8025668:	687b      	ldr	r3, [r7, #4]
 802566a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802566e:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
    }

    resp.header.code = NP_RESP_DATA;
 8025672:	2300      	movs	r3, #0
 8025674:	733b      	strb	r3, [r7, #12]
    resp.header.info = resp_len - sizeof(resp.header);
 8025676:	697b      	ldr	r3, [r7, #20]
 8025678:	b2db      	uxtb	r3, r3
 802567a:	3b02      	subs	r3, #2
 802567c:	b2db      	uxtb	r3, r3
 802567e:	737b      	strb	r3, [r7, #13]
    resp.active_image = prog->active_image;
 8025680:	687b      	ldr	r3, [r7, #4]
 8025682:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025686:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 802568a:	73bb      	strb	r3, [r7, #14]

    if (np_comm_cb)
 802568c:	4b09      	ldr	r3, [pc, #36]	; (80256b4 <np_cmd_active_image_get+0x84>)
 802568e:	681b      	ldr	r3, [r3, #0]
 8025690:	2b00      	cmp	r3, #0
 8025692:	d007      	beq.n	80256a4 <np_cmd_active_image_get+0x74>
        np_comm_cb->send((uint8_t *)&resp, resp_len);
 8025694:	4b07      	ldr	r3, [pc, #28]	; (80256b4 <np_cmd_active_image_get+0x84>)
 8025696:	681b      	ldr	r3, [r3, #0]
 8025698:	681b      	ldr	r3, [r3, #0]
 802569a:	f107 020c 	add.w	r2, r7, #12
 802569e:	6979      	ldr	r1, [r7, #20]
 80256a0:	4610      	mov	r0, r2
 80256a2:	4798      	blx	r3

    return 0;
 80256a4:	2300      	movs	r3, #0
}
 80256a6:	4618      	mov	r0, r3
 80256a8:	3718      	adds	r7, #24
 80256aa:	46bd      	mov	sp, r7
 80256ac:	bd80      	pop	{r7, pc}
 80256ae:	bf00      	nop
 80256b0:	08032880 	.word	0x08032880
 80256b4:	20000cb8 	.word	0x20000cb8

080256b8 <np_cmd_fw_update_start>:

// 开始固件更新命令
static int np_cmd_fw_update_start(np_prog_t *prog)
{
 80256b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80256bc:	b092      	sub	sp, #72	; 0x48
 80256be:	af04      	add	r7, sp, #16
 80256c0:	61f8      	str	r0, [r7, #28]
    uint64_t addr, len;
    np_write_start_cmd_t *write_start_cmd;

    if (prog->rx_buf_len < sizeof(np_write_start_cmd_t))
 80256c2:	69fb      	ldr	r3, [r7, #28]
 80256c4:	685b      	ldr	r3, [r3, #4]
 80256c6:	2b11      	cmp	r3, #17
 80256c8:	d808      	bhi.n	80256dc <np_cmd_fw_update_start+0x24>
    {
        ERROR_PRINT("写入开始命令的缓冲区长度错误 %lu\r\n",
 80256ca:	69fb      	ldr	r3, [r7, #28]
 80256cc:	685b      	ldr	r3, [r3, #4]
 80256ce:	4619      	mov	r1, r3
 80256d0:	4870      	ldr	r0, [pc, #448]	; (8025894 <np_cmd_fw_update_start+0x1dc>)
 80256d2:	f00b fc21 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 80256d6:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 80256da:	e0d5      	b.n	8025888 <np_cmd_fw_update_start+0x1d0>
    }

    write_start_cmd = (np_write_start_cmd_t *)prog->rx_buf;
 80256dc:	69fb      	ldr	r3, [r7, #28]
 80256de:	681b      	ldr	r3, [r3, #0]
 80256e0:	637b      	str	r3, [r7, #52]	; 0x34
    addr = write_start_cmd->addr;
 80256e2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80256e4:	f8d1 2001 	ldr.w	r2, [r1, #1]
 80256e8:	f8d1 3005 	ldr.w	r3, [r1, #5]
 80256ec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    len = write_start_cmd->len;
 80256f0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80256f2:	f8d1 2009 	ldr.w	r2, [r1, #9]
 80256f6:	f8d1 300d 	ldr.w	r3, [r1, #13]
 80256fa:	e9c7 2308 	strd	r2, r3, [r7, #32]

    DEBUG_PRINT("写入命令 0x%" PRIx64 " 地址 0x%" PRIx64 " 字节\r\n", addr,
 80256fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8025702:	e9cd 2300 	strd	r2, r3, [sp]
 8025706:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802570a:	4863      	ldr	r0, [pc, #396]	; (8025898 <np_cmd_fw_update_start+0x1e0>)
 802570c:	f00b fc04 	bl	8030f18 <iprintf>
        len);

    prog->base_addr = FLASH_START_ADDR;
 8025710:	69f9      	ldr	r1, [r7, #28]
 8025712:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8025716:	f04f 0300 	mov.w	r3, #0
 802571a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    prog->page_size = FLASH_PAGE_SIZE;
 802571e:	69fb      	ldr	r3, [r7, #28]
 8025720:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8025724:	621a      	str	r2, [r3, #32]
    prog->block_size = FLASH_BLOCK_SIZE;
 8025726:	69fb      	ldr	r3, [r7, #28]
 8025728:	f44f 6200 	mov.w	r2, #2048	; 0x800
 802572c:	625a      	str	r2, [r3, #36]	; 0x24
    prog->total_size = FLASH_SIZE;
 802572e:	69f9      	ldr	r1, [r7, #28]
 8025730:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8025734:	f04f 0300 	mov.w	r3, #0
 8025738:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

    if (addr + len > prog->base_addr + prog->total_size)
 802573c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8025740:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8025744:	1884      	adds	r4, r0, r2
 8025746:	eb41 0503 	adc.w	r5, r1, r3
 802574a:	69fb      	ldr	r3, [r7, #28]
 802574c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8025750:	69fb      	ldr	r3, [r7, #28]
 8025752:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8025756:	eb10 0802 	adds.w	r8, r0, r2
 802575a:	eb41 0903 	adc.w	r9, r1, r3
 802575e:	45a0      	cmp	r8, r4
 8025760:	eb79 0305 	sbcs.w	r3, r9, r5
 8025764:	d217      	bcs.n	8025796 <np_cmd_fw_update_start+0xde>
    {
        ERROR_PRINT("写入地址 0x%" PRIx64 "+0x%" PRIx64
 8025766:	69fb      	ldr	r3, [r7, #28]
 8025768:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 802576c:	69fb      	ldr	r3, [r7, #28]
 802576e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8025772:	eb10 0a02 	adds.w	sl, r0, r2
 8025776:	eb41 0b03 	adc.w	fp, r1, r3
 802577a:	e9cd ab02 	strd	sl, fp, [sp, #8]
 802577e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8025782:	e9cd 2300 	strd	r2, r3, [sp]
 8025786:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802578a:	4844      	ldr	r0, [pc, #272]	; (802589c <np_cmd_fw_update_start+0x1e4>)
 802578c:	f00b fbc4 	bl	8030f18 <iprintf>
            " 超过闪存大小 0x%" PRIx64 "\r\n", addr, len,
            prog->base_addr + prog->total_size);
        return NP_ERR_ADDR_EXCEEDED;
 8025790:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8025794:	e078      	b.n	8025888 <np_cmd_fw_update_start+0x1d0>
    }

    if (addr % prog->page_size)
 8025796:	69fb      	ldr	r3, [r7, #28]
 8025798:	6a1b      	ldr	r3, [r3, #32]
 802579a:	2200      	movs	r2, #0
 802579c:	613b      	str	r3, [r7, #16]
 802579e:	617a      	str	r2, [r7, #20]
 80257a0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80257a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80257a8:	f7fc fd62 	bl	8022270 <__aeabi_uldivmod>
 80257ac:	4313      	orrs	r3, r2
 80257ae:	d00a      	beq.n	80257c6 <np_cmd_fw_update_start+0x10e>
    {
        ERROR_PRINT("地址 0x%" PRIx64
 80257b0:	69fb      	ldr	r3, [r7, #28]
 80257b2:	6a1b      	ldr	r3, [r3, #32]
 80257b4:	9300      	str	r3, [sp, #0]
 80257b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80257ba:	4839      	ldr	r0, [pc, #228]	; (80258a0 <np_cmd_fw_update_start+0x1e8>)
 80257bc:	f00b fbac 	bl	8030f18 <iprintf>
            " 未对齐到页大小 0x%lx\r\n", addr, prog->page_size);
        return NP_ERR_ADDR_NOT_ALIGN;
 80257c0:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80257c4:	e060      	b.n	8025888 <np_cmd_fw_update_start+0x1d0>
    }

    if (!len)
 80257c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80257ca:	4313      	orrs	r3, r2
 80257cc:	d105      	bne.n	80257da <np_cmd_fw_update_start+0x122>
    {
        ERROR_PRINT("长度为0\r\n");
 80257ce:	4835      	ldr	r0, [pc, #212]	; (80258a4 <np_cmd_fw_update_start+0x1ec>)
 80257d0:	f00b fc08 	bl	8030fe4 <puts>
        return NP_ERR_LEN_INVALID;
 80257d4:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 80257d8:	e056      	b.n	8025888 <np_cmd_fw_update_start+0x1d0>
    }

    if (len % prog->page_size)
 80257da:	69fb      	ldr	r3, [r7, #28]
 80257dc:	6a1b      	ldr	r3, [r3, #32]
 80257de:	2200      	movs	r2, #0
 80257e0:	60bb      	str	r3, [r7, #8]
 80257e2:	60fa      	str	r2, [r7, #12]
 80257e4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80257e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80257ec:	f7fc fd40 	bl	8022270 <__aeabi_uldivmod>
 80257f0:	4313      	orrs	r3, r2
 80257f2:	d00a      	beq.n	802580a <np_cmd_fw_update_start+0x152>
    {
        ERROR_PRINT("长度 0x%" PRIx64
 80257f4:	69fb      	ldr	r3, [r7, #28]
 80257f6:	6a1b      	ldr	r3, [r3, #32]
 80257f8:	9300      	str	r3, [sp, #0]
 80257fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80257fe:	482a      	ldr	r0, [pc, #168]	; (80258a8 <np_cmd_fw_update_start+0x1f0>)
 8025800:	f00b fb8a 	bl	8030f18 <iprintf>
            " 未对齐到页大小 0x%lx\r\n", len, prog->page_size);
        return NP_ERR_LEN_NOT_ALIGN;
 8025804:	f06f 036d 	mvn.w	r3, #109	; 0x6d
 8025808:	e03e      	b.n	8025888 <np_cmd_fw_update_start+0x1d0>
    }

    prog->addr = addr;
 802580a:	69f9      	ldr	r1, [r7, #28]
 802580c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8025810:	e9c1 2302 	strd	r2, r3, [r1, #8]
    prog->len = len;
 8025814:	69f9      	ldr	r1, [r7, #28]
 8025816:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802581a:	e9c1 2304 	strd	r2, r3, [r1, #16]
    prog->addr_is_set = 1;
 802581e:	69fb      	ldr	r3, [r7, #28]
 8025820:	2201      	movs	r2, #1
 8025822:	631a      	str	r2, [r3, #48]	; 0x30

    prog->page.page = addr / prog->page_size;
 8025824:	69fb      	ldr	r3, [r7, #28]
 8025826:	6a1b      	ldr	r3, [r3, #32]
 8025828:	2200      	movs	r2, #0
 802582a:	603b      	str	r3, [r7, #0]
 802582c:	607a      	str	r2, [r7, #4]
 802582e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8025832:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8025836:	f7fc fd1b 	bl	8022270 <__aeabi_uldivmod>
 802583a:	4602      	mov	r2, r0
 802583c:	460b      	mov	r3, r1
 802583e:	69fb      	ldr	r3, [r7, #28]
 8025840:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025844:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
    prog->page.offset = 0;
 8025848:	69fb      	ldr	r3, [r7, #28]
 802584a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802584e:	461a      	mov	r2, r3
 8025850:	2300      	movs	r3, #0
 8025852:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    prog->bytes_written = 0;
 8025856:	69fb      	ldr	r3, [r7, #28]
 8025858:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 802585c:	3310      	adds	r3, #16
 802585e:	4619      	mov	r1, r3
 8025860:	f04f 0200 	mov.w	r2, #0
 8025864:	f04f 0300 	mov.w	r3, #0
 8025868:	e941 2302 	strd	r2, r3, [r1, #-8]
    prog->bytes_ack = 0;
 802586c:	69fb      	ldr	r3, [r7, #28]
 802586e:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025872:	3310      	adds	r3, #16
 8025874:	4619      	mov	r1, r3
 8025876:	f04f 0200 	mov.w	r2, #0
 802587a:	f04f 0300 	mov.w	r3, #0
 802587e:	e9c1 2300 	strd	r2, r3, [r1]

    return np_send_ok_status();
 8025882:	f7fe f91b 	bl	8023abc <np_send_ok_status>
 8025886:	4603      	mov	r3, r0
}
 8025888:	4618      	mov	r0, r3
 802588a:	3738      	adds	r7, #56	; 0x38
 802588c:	46bd      	mov	sp, r7
 802588e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8025892:	bf00      	nop
 8025894:	0803289c 	.word	0x0803289c
 8025898:	080328d4 	.word	0x080328d4
 802589c:	08032900 	.word	0x08032900
 80258a0:	08032940 	.word	0x08032940
 80258a4:	080326dc 	.word	0x080326dc
 80258a8:	08032974 	.word	0x08032974

080258ac <np_cmd_fw_update_data>:

// 写入固件数据命令
static int np_cmd_fw_update_data(np_prog_t *prog)
{
 80258ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80258b0:	b0a7      	sub	sp, #156	; 0x9c
 80258b2:	af02      	add	r7, sp, #8
 80258b4:	6778      	str	r0, [r7, #116]	; 0x74
    uint32_t write_len;
    uint64_t bytes_left, len;
    np_write_data_cmd_t *write_data_cmd;

    if (prog->rx_buf_len < sizeof(np_write_data_cmd_t))
 80258b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80258b8:	685b      	ldr	r3, [r3, #4]
 80258ba:	2b01      	cmp	r3, #1
 80258bc:	d808      	bhi.n	80258d0 <np_cmd_fw_update_data+0x24>
    {
        ERROR_PRINT("写入数据命令的缓冲区长度错误 %lu\r\n",
 80258be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80258c0:	685b      	ldr	r3, [r3, #4]
 80258c2:	4619      	mov	r1, r3
 80258c4:	487c      	ldr	r0, [pc, #496]	; (8025ab8 <np_cmd_fw_update_data+0x20c>)
 80258c6:	f00b fb27 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 80258ca:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 80258ce:	e1d6      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>
    }

    write_data_cmd = (np_write_data_cmd_t *)prog->rx_buf;
 80258d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80258d2:	681b      	ldr	r3, [r3, #0]
 80258d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    len = write_data_cmd->len;
 80258d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80258dc:	785b      	ldrb	r3, [r3, #1]
 80258de:	b2db      	uxtb	r3, r3
 80258e0:	2200      	movs	r2, #0
 80258e2:	60bb      	str	r3, [r7, #8]
 80258e4:	60fa      	str	r2, [r7, #12]
 80258e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80258ea:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
    if (len + sizeof(np_write_data_cmd_t) > NP_PACKET_BUF_SIZE)
 80258ee:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80258f2:	1c94      	adds	r4, r2, #2
 80258f4:	f143 0500 	adc.w	r5, r3, #0
 80258f8:	2c41      	cmp	r4, #65	; 0x41
 80258fa:	f175 0300 	sbcs.w	r3, r5, #0
 80258fe:	d307      	bcc.n	8025910 <np_cmd_fw_update_data+0x64>
    {
        ERROR_PRINT("数据大小错误 0x%" PRIx64 "\r\n", len);
 8025900:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8025904:	486d      	ldr	r0, [pc, #436]	; (8025abc <np_cmd_fw_update_data+0x210>)
 8025906:	f00b fb07 	bl	8030f18 <iprintf>
        return NP_ERR_CMD_DATA_SIZE;
 802590a:	f06f 036a 	mvn.w	r3, #106	; 0x6a
 802590e:	e1b6      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>
    }

    if (len + sizeof(np_write_data_cmd_t) != prog->rx_buf_len)
 8025910:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8025914:	f112 0802 	adds.w	r8, r2, #2
 8025918:	f143 0900 	adc.w	r9, r3, #0
 802591c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802591e:	685b      	ldr	r3, [r3, #4]
 8025920:	2200      	movs	r2, #0
 8025922:	469a      	mov	sl, r3
 8025924:	4693      	mov	fp, r2
 8025926:	45d9      	cmp	r9, fp
 8025928:	bf08      	it	eq
 802592a:	45d0      	cmpeq	r8, sl
 802592c:	d010      	beq.n	8025950 <np_cmd_fw_update_data+0xa4>
    {
        ERROR_PRINT("缓冲区长度 0x%lx 大于命令长度 0x%" PRIx64 "\r\n",
 802592e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025930:	6859      	ldr	r1, [r3, #4]
 8025932:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8025936:	1c90      	adds	r0, r2, #2
 8025938:	66b8      	str	r0, [r7, #104]	; 0x68
 802593a:	f143 0300 	adc.w	r3, r3, #0
 802593e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8025940:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8025944:	485e      	ldr	r0, [pc, #376]	; (8025ac0 <np_cmd_fw_update_data+0x214>)
 8025946:	f00b fae7 	bl	8030f18 <iprintf>
            prog->rx_buf_len, len + sizeof(np_write_data_cmd_t));
        return NP_ERR_CMD_DATA_SIZE;
 802594a:	f06f 036a 	mvn.w	r3, #106	; 0x6a
 802594e:	e196      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>
    }

    if (!prog->addr_is_set)
 8025950:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8025954:	2b00      	cmp	r3, #0
 8025956:	d105      	bne.n	8025964 <np_cmd_fw_update_data+0xb8>
    {
        ERROR_PRINT("写入地址未设置\r\n");
 8025958:	485a      	ldr	r0, [pc, #360]	; (8025ac4 <np_cmd_fw_update_data+0x218>)
 802595a:	f00b fb43 	bl	8030fe4 <puts>
        return NP_ERR_ADDR_INVALID;
 802595e:	f06f 0364 	mvn.w	r3, #100	; 0x64
 8025962:	e18c      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>
    }

    if (prog->page.offset + len > prog->page_size)
 8025964:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025966:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 802596a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 802596e:	2200      	movs	r2, #0
 8025970:	663b      	str	r3, [r7, #96]	; 0x60
 8025972:	667a      	str	r2, [r7, #100]	; 0x64
 8025974:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8025978:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 802597c:	4621      	mov	r1, r4
 802597e:	1889      	adds	r1, r1, r2
 8025980:	65b9      	str	r1, [r7, #88]	; 0x58
 8025982:	4629      	mov	r1, r5
 8025984:	eb43 0101 	adc.w	r1, r3, r1
 8025988:	65f9      	str	r1, [r7, #92]	; 0x5c
 802598a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802598c:	6a1b      	ldr	r3, [r3, #32]
 802598e:	2200      	movs	r2, #0
 8025990:	653b      	str	r3, [r7, #80]	; 0x50
 8025992:	657a      	str	r2, [r7, #84]	; 0x54
 8025994:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8025998:	4623      	mov	r3, r4
 802599a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 802599e:	4602      	mov	r2, r0
 80259a0:	4293      	cmp	r3, r2
 80259a2:	462b      	mov	r3, r5
 80259a4:	460a      	mov	r2, r1
 80259a6:	4193      	sbcs	r3, r2
 80259a8:	d20a      	bcs.n	80259c0 <np_cmd_fw_update_data+0x114>
        write_len = prog->page_size - prog->page.offset;
 80259aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80259ac:	6a1a      	ldr	r2, [r3, #32]
 80259ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80259b0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80259b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80259b8:	1ad3      	subs	r3, r2, r3
 80259ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80259be:	e003      	b.n	80259c8 <np_cmd_fw_update_data+0x11c>
    else
        write_len = len;
 80259c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80259c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    memcpy(prog->page.buf + prog->page.offset, write_data_cmd->data, write_len);
 80259c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80259ca:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80259ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80259d0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80259d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80259d8:	18d0      	adds	r0, r2, r3
 80259da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80259de:	3302      	adds	r3, #2
 80259e0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80259e4:	4619      	mov	r1, r3
 80259e6:	f00b fc58 	bl	803129a <memcpy>
    prog->page.offset += write_len;
 80259ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80259ec:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80259f0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80259f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80259f8:	441a      	add	r2, r3
 80259fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80259fc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025a00:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    if (prog->page.offset == prog->page_size)
 8025a04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a06:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025a0a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8025a0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a10:	6a1b      	ldr	r3, [r3, #32]
 8025a12:	429a      	cmp	r2, r3
 8025a14:	f040 8082 	bne.w	8025b1c <np_cmd_fw_update_data+0x270>
    {
        if (prog->addr >= prog->base_addr + prog->total_size)
 8025a18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a1a:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8025a1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a20:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8025a24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a26:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8025a2a:	1886      	adds	r6, r0, r2
 8025a2c:	64be      	str	r6, [r7, #72]	; 0x48
 8025a2e:	eb41 0303 	adc.w	r3, r1, r3
 8025a32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8025a34:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8025a38:	460b      	mov	r3, r1
 8025a3a:	429c      	cmp	r4, r3
 8025a3c:	4613      	mov	r3, r2
 8025a3e:	eb75 0303 	sbcs.w	r3, r5, r3
 8025a42:	d319      	bcc.n	8025a78 <np_cmd_fw_update_data+0x1cc>
        {
            ERROR_PRINT("写入地址 0x%" PRIx64
 8025a44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a46:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8025a4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a4c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8025a50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a52:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8025a56:	1886      	adds	r6, r0, r2
 8025a58:	643e      	str	r6, [r7, #64]	; 0x40
 8025a5a:	eb41 0303 	adc.w	r3, r1, r3
 8025a5e:	647b      	str	r3, [r7, #68]	; 0x44
 8025a60:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8025a64:	e9cd 2300 	strd	r2, r3, [sp]
 8025a68:	4622      	mov	r2, r4
 8025a6a:	462b      	mov	r3, r5
 8025a6c:	4816      	ldr	r0, [pc, #88]	; (8025ac8 <np_cmd_fw_update_data+0x21c>)
 8025a6e:	f00b fa53 	bl	8030f18 <iprintf>
                " 超过闪存大小 0x%" PRIx64 "\r\n",
                prog->addr, prog->base_addr + prog->total_size);
            return NP_ERR_ADDR_EXCEEDED;
 8025a72:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8025a76:	e102      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>
        }

        if (flash_page_erase((uint32_t)prog->addr) < 0)
 8025a78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a7a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8025a7e:	4613      	mov	r3, r2
 8025a80:	4618      	mov	r0, r3
 8025a82:	f7fc ff29 	bl	80228d8 <flash_page_erase>
 8025a86:	4603      	mov	r3, r0
 8025a88:	2b00      	cmp	r3, #0
 8025a8a:	da02      	bge.n	8025a92 <np_cmd_fw_update_data+0x1e6>
            return NP_ERR_INTERNAL;
 8025a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8025a90:	e0f5      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>

        if (flash_write((uint32_t)prog->addr, prog->page.buf,
 8025a92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a94:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8025a98:	4610      	mov	r0, r2
 8025a9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025a9c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8025aa0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025aa2:	6a1b      	ldr	r3, [r3, #32]
 8025aa4:	461a      	mov	r2, r3
 8025aa6:	f7fc ff3a 	bl	802291e <flash_write>
 8025aaa:	4603      	mov	r3, r0
 8025aac:	2b00      	cmp	r3, #0
 8025aae:	da0d      	bge.n	8025acc <np_cmd_fw_update_data+0x220>
            prog->page_size) < 0)
        {
            return NP_ERR_INTERNAL;
 8025ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8025ab4:	e0e3      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>
 8025ab6:	bf00      	nop
 8025ab8:	080329a8 	.word	0x080329a8
 8025abc:	080329e0 	.word	0x080329e0
 8025ac0:	08032a04 	.word	0x08032a04
 8025ac4:	08032518 	.word	0x08032518
 8025ac8:	08032a40 	.word	0x08032a40
        }

        prog->addr += prog->page_size;
 8025acc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025ace:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8025ad2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025ad4:	6a1b      	ldr	r3, [r3, #32]
 8025ad6:	2200      	movs	r2, #0
 8025ad8:	63bb      	str	r3, [r7, #56]	; 0x38
 8025ada:	63fa      	str	r2, [r7, #60]	; 0x3c
 8025adc:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8025ae0:	4623      	mov	r3, r4
 8025ae2:	18c3      	adds	r3, r0, r3
 8025ae4:	633b      	str	r3, [r7, #48]	; 0x30
 8025ae6:	462b      	mov	r3, r5
 8025ae8:	eb41 0303 	adc.w	r3, r1, r3
 8025aec:	637b      	str	r3, [r7, #52]	; 0x34
 8025aee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025af0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8025af4:	e9c3 1202 	strd	r1, r2, [r3, #8]
        prog->page.page++;
 8025af8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025afa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025afe:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 8025b02:	3301      	adds	r3, #1
 8025b04:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8025b06:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8025b0a:	f8c2 31fc 	str.w	r3, [r2, #508]	; 0x1fc
        prog->page.offset = 0;
 8025b0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025b10:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025b14:	461a      	mov	r2, r3
 8025b16:	2300      	movs	r3, #0
 8025b18:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }

    bytes_left = len - write_len;
 8025b1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8025b20:	2200      	movs	r2, #0
 8025b22:	62bb      	str	r3, [r7, #40]	; 0x28
 8025b24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8025b26:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8025b2a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8025b2e:	4621      	mov	r1, r4
 8025b30:	1a51      	subs	r1, r2, r1
 8025b32:	6039      	str	r1, [r7, #0]
 8025b34:	4629      	mov	r1, r5
 8025b36:	eb63 0301 	sbc.w	r3, r3, r1
 8025b3a:	607b      	str	r3, [r7, #4]
 8025b3c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8025b40:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    if (bytes_left)
 8025b44:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8025b48:	4313      	orrs	r3, r2
 8025b4a:	d018      	beq.n	8025b7e <np_cmd_fw_update_data+0x2d2>
    {
        memcpy(prog->page.buf, write_data_cmd->data + write_len, bytes_left);
 8025b4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025b4e:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8025b52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8025b56:	1c9a      	adds	r2, r3, #2
 8025b58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8025b5c:	4413      	add	r3, r2
 8025b5e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8025b60:	4619      	mov	r1, r3
 8025b62:	f00b fb9a 	bl	803129a <memcpy>
        prog->page.offset += bytes_left;
 8025b66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025b68:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025b6c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8025b70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8025b72:	4413      	add	r3, r2
 8025b74:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8025b76:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8025b7a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }

    prog->bytes_written += len;
 8025b7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025b80:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025b84:	3310      	adds	r3, #16
 8025b86:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8025b8a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8025b8e:	1884      	adds	r4, r0, r2
 8025b90:	623c      	str	r4, [r7, #32]
 8025b92:	eb41 0303 	adc.w	r3, r1, r3
 8025b96:	627b      	str	r3, [r7, #36]	; 0x24
 8025b98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025b9a:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025b9e:	3310      	adds	r3, #16
 8025ba0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8025ba4:	e943 1202 	strd	r1, r2, [r3, #-8]
    if (prog->bytes_written - prog->bytes_ack >= prog->page_size ||
 8025ba8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025baa:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025bae:	3310      	adds	r3, #16
 8025bb0:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8025bb4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025bb6:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025bba:	3310      	adds	r3, #16
 8025bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025bc0:	1a84      	subs	r4, r0, r2
 8025bc2:	61bc      	str	r4, [r7, #24]
 8025bc4:	eb61 0303 	sbc.w	r3, r1, r3
 8025bc8:	61fb      	str	r3, [r7, #28]
 8025bca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025bcc:	6a1b      	ldr	r3, [r3, #32]
 8025bce:	2200      	movs	r2, #0
 8025bd0:	613b      	str	r3, [r7, #16]
 8025bd2:	617a      	str	r2, [r7, #20]
 8025bd4:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8025bd8:	4623      	mov	r3, r4
 8025bda:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8025bde:	4602      	mov	r2, r0
 8025be0:	4293      	cmp	r3, r2
 8025be2:	462b      	mov	r3, r5
 8025be4:	460a      	mov	r2, r1
 8025be6:	4193      	sbcs	r3, r2
 8025be8:	d20c      	bcs.n	8025c04 <np_cmd_fw_update_data+0x358>
        prog->bytes_written == prog->len)
 8025bea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025bec:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025bf0:	3310      	adds	r3, #16
 8025bf2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8025bf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025bf8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
    if (prog->bytes_written - prog->bytes_ack >= prog->page_size ||
 8025bfc:	4299      	cmp	r1, r3
 8025bfe:	bf08      	it	eq
 8025c00:	4290      	cmpeq	r0, r2
 8025c02:	d11b      	bne.n	8025c3c <np_cmd_fw_update_data+0x390>
    {
        if (np_send_write_ack(prog->bytes_written))
 8025c04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025c06:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025c0a:	3310      	adds	r3, #16
 8025c0c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8025c10:	4610      	mov	r0, r2
 8025c12:	4619      	mov	r1, r3
 8025c14:	f7fe fbca 	bl	80243ac <np_send_write_ack>
 8025c18:	4603      	mov	r3, r0
 8025c1a:	2b00      	cmp	r3, #0
 8025c1c:	d002      	beq.n	8025c24 <np_cmd_fw_update_data+0x378>
            return -1;
 8025c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8025c22:	e02c      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>
        prog->bytes_ack = prog->bytes_written;
 8025c24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025c26:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025c2a:	3310      	adds	r3, #16
 8025c2c:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8025c30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025c32:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025c36:	3310      	adds	r3, #16
 8025c38:	e9c3 0100 	strd	r0, r1, [r3]
    }

    if (prog->bytes_written > prog->len)
 8025c3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025c3e:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025c42:	3310      	adds	r3, #16
 8025c44:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8025c48:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8025c4a:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8025c4e:	4290      	cmp	r0, r2
 8025c50:	eb71 0303 	sbcs.w	r3, r1, r3
 8025c54:	d212      	bcs.n	8025c7c <np_cmd_fw_update_data+0x3d0>
    {
        ERROR_PRINT("实际写入数据长度 0x%" PRIx64
 8025c56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025c58:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 8025c5c:	3310      	adds	r3, #16
 8025c5e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8025c62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8025c64:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8025c68:	e9cd 2300 	strd	r2, r3, [sp]
 8025c6c:	4602      	mov	r2, r0
 8025c6e:	460b      	mov	r3, r1
 8025c70:	4805      	ldr	r0, [pc, #20]	; (8025c88 <np_cmd_fw_update_data+0x3dc>)
 8025c72:	f00b f951 	bl	8030f18 <iprintf>
            " 超过 0x%" PRIx64 "\r\n", prog->bytes_written, prog->len);
        return NP_ERR_LEN_EXCEEDED;
 8025c76:	f06f 036e 	mvn.w	r3, #110	; 0x6e
 8025c7a:	e000      	b.n	8025c7e <np_cmd_fw_update_data+0x3d2>
    }

    return 0;
 8025c7c:	2300      	movs	r3, #0
}
 8025c7e:	4618      	mov	r0, r3
 8025c80:	3794      	adds	r7, #148	; 0x94
 8025c82:	46bd      	mov	sp, r7
 8025c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025c88:	08032a78 	.word	0x08032a78

08025c8c <np_cmd_fw_update_end>:


// 固件更新结束命令
static int np_cmd_fw_update_end(np_prog_t *prog)
{
 8025c8c:	b580      	push	{r7, lr}
 8025c8e:	b084      	sub	sp, #16
 8025c90:	af00      	add	r7, sp, #0
 8025c92:	6078      	str	r0, [r7, #4]
    boot_config_t boot_config;

    prog->addr_is_set = 0;
 8025c94:	687b      	ldr	r3, [r7, #4]
 8025c96:	2200      	movs	r2, #0
 8025c98:	631a      	str	r2, [r3, #48]	; 0x30

    if (prog->page.offset)
 8025c9a:	687b      	ldr	r3, [r7, #4]
 8025c9c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025ca0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8025ca4:	2b00      	cmp	r3, #0
 8025ca6:	d00b      	beq.n	8025cc0 <np_cmd_fw_update_end+0x34>
    {
        ERROR_PRINT("未写入长度为 0x%lx 的数据\r\n",
 8025ca8:	687b      	ldr	r3, [r7, #4]
 8025caa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025cae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8025cb2:	4619      	mov	r1, r3
 8025cb4:	481d      	ldr	r0, [pc, #116]	; (8025d2c <np_cmd_fw_update_end+0xa0>)
 8025cb6:	f00b f92f 	bl	8030f18 <iprintf>
            prog->page.offset);
        return NP_ERR_NAND_WR;
 8025cba:	f06f 0366 	mvn.w	r3, #102	; 0x66
 8025cbe:	e030      	b.n	8025d22 <np_cmd_fw_update_end+0x96>
    }

    if (np_boot_config_read(&boot_config))
 8025cc0:	f107 030c 	add.w	r3, r7, #12
 8025cc4:	4618      	mov	r0, r3
 8025cc6:	f7ff fc7d 	bl	80255c4 <np_boot_config_read>
 8025cca:	4603      	mov	r3, r0
 8025ccc:	2b00      	cmp	r3, #0
 8025cce:	d002      	beq.n	8025cd6 <np_cmd_fw_update_end+0x4a>
        return NP_ERR_INTERNAL;
 8025cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8025cd4:	e025      	b.n	8025d22 <np_cmd_fw_update_end+0x96>

    if (prog->active_image == 0xff)
 8025cd6:	687b      	ldr	r3, [r7, #4]
 8025cd8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025cdc:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 8025ce0:	2bff      	cmp	r3, #255	; 0xff
 8025ce2:	d105      	bne.n	8025cf0 <np_cmd_fw_update_end+0x64>
        prog->active_image = boot_config.active_image;
 8025ce4:	7b3a      	ldrb	r2, [r7, #12]
 8025ce6:	687b      	ldr	r3, [r7, #4]
 8025ce8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025cec:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
    boot_config.active_image = prog->active_image ? 0 : 1;
 8025cf0:	687b      	ldr	r3, [r7, #4]
 8025cf2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025cf6:	f893 3240 	ldrb.w	r3, [r3, #576]	; 0x240
 8025cfa:	2b00      	cmp	r3, #0
 8025cfc:	bf0c      	ite	eq
 8025cfe:	2301      	moveq	r3, #1
 8025d00:	2300      	movne	r3, #0
 8025d02:	b2db      	uxtb	r3, r3
 8025d04:	733b      	strb	r3, [r7, #12]
    if (np_boot_config_write(&boot_config))
 8025d06:	f107 030c 	add.w	r3, r7, #12
 8025d0a:	4618      	mov	r0, r3
 8025d0c:	f7ff fc70 	bl	80255f0 <np_boot_config_write>
 8025d10:	4603      	mov	r3, r0
 8025d12:	2b00      	cmp	r3, #0
 8025d14:	d002      	beq.n	8025d1c <np_cmd_fw_update_end+0x90>
        return NP_ERR_INTERNAL;
 8025d16:	f04f 33ff 	mov.w	r3, #4294967295
 8025d1a:	e002      	b.n	8025d22 <np_cmd_fw_update_end+0x96>

    return np_send_ok_status();
 8025d1c:	f7fd fece 	bl	8023abc <np_send_ok_status>
 8025d20:	4603      	mov	r3, r0
}
 8025d22:	4618      	mov	r0, r3
 8025d24:	3710      	adds	r7, #16
 8025d26:	46bd      	mov	sp, r7
 8025d28:	bd80      	pop	{r7, pc}
 8025d2a:	bf00      	nop
 8025d2c:	08032ab0 	.word	0x08032ab0

08025d30 <np_cmd_fw_update>:

// 固件更新命令
static int np_cmd_fw_update(np_prog_t *prog)
{
 8025d30:	b580      	push	{r7, lr}
 8025d32:	b084      	sub	sp, #16
 8025d34:	af00      	add	r7, sp, #0
 8025d36:	6078      	str	r0, [r7, #4]
    np_cmd_t *cmd = (np_cmd_t *)prog->rx_buf;
 8025d38:	687b      	ldr	r3, [r7, #4]
 8025d3a:	681b      	ldr	r3, [r3, #0]
 8025d3c:	60bb      	str	r3, [r7, #8]
    int ret = 0;
 8025d3e:	2300      	movs	r3, #0
 8025d40:	60fb      	str	r3, [r7, #12]

    switch (cmd->code)
 8025d42:	68bb      	ldr	r3, [r7, #8]
 8025d44:	781b      	ldrb	r3, [r3, #0]
 8025d46:	2b0c      	cmp	r3, #12
 8025d48:	d013      	beq.n	8025d72 <np_cmd_fw_update+0x42>
 8025d4a:	2b0c      	cmp	r3, #12
 8025d4c:	dc19      	bgt.n	8025d82 <np_cmd_fw_update+0x52>
 8025d4e:	2b0a      	cmp	r3, #10
 8025d50:	d002      	beq.n	8025d58 <np_cmd_fw_update+0x28>
 8025d52:	2b0b      	cmp	r3, #11
 8025d54:	d008      	beq.n	8025d68 <np_cmd_fw_update+0x38>
    case NP_CMD_FW_UPDATE_E:
        ret = np_cmd_fw_update_end(prog);
        led_wr_set(false);
        break;
    default:
        break;
 8025d56:	e014      	b.n	8025d82 <np_cmd_fw_update+0x52>
        led_wr_set(true);
 8025d58:	2001      	movs	r0, #1
 8025d5a:	f7fd fd11 	bl	8023780 <led_wr_set>
        ret = np_cmd_fw_update_start(prog);
 8025d5e:	6878      	ldr	r0, [r7, #4]
 8025d60:	f7ff fcaa 	bl	80256b8 <np_cmd_fw_update_start>
 8025d64:	60f8      	str	r0, [r7, #12]
        break;
 8025d66:	e00d      	b.n	8025d84 <np_cmd_fw_update+0x54>
        ret = np_cmd_fw_update_data(prog);
 8025d68:	6878      	ldr	r0, [r7, #4]
 8025d6a:	f7ff fd9f 	bl	80258ac <np_cmd_fw_update_data>
 8025d6e:	60f8      	str	r0, [r7, #12]
        break;
 8025d70:	e008      	b.n	8025d84 <np_cmd_fw_update+0x54>
        ret = np_cmd_fw_update_end(prog);
 8025d72:	6878      	ldr	r0, [r7, #4]
 8025d74:	f7ff ff8a 	bl	8025c8c <np_cmd_fw_update_end>
 8025d78:	60f8      	str	r0, [r7, #12]
        led_wr_set(false);
 8025d7a:	2000      	movs	r0, #0
 8025d7c:	f7fd fd00 	bl	8023780 <led_wr_set>
        break;
 8025d80:	e000      	b.n	8025d84 <np_cmd_fw_update+0x54>
        break;
 8025d82:	bf00      	nop
    }

    if (ret < 0)
 8025d84:	68fb      	ldr	r3, [r7, #12]
 8025d86:	2b00      	cmp	r3, #0
 8025d88:	da02      	bge.n	8025d90 <np_cmd_fw_update+0x60>
        led_wr_set(false);
 8025d8a:	2000      	movs	r0, #0
 8025d8c:	f7fd fcf8 	bl	8023780 <led_wr_set>

    return ret;
 8025d90:	68fb      	ldr	r3, [r7, #12]
}
 8025d92:	4618      	mov	r0, r3
 8025d94:	3710      	adds	r7, #16
 8025d96:	46bd      	mov	sp, r7
 8025d98:	bd80      	pop	{r7, pc}

08025d9a <np_cmd_is_valid>:
    { NP_CMD_FW_UPDATE_E, 0, np_cmd_fw_update },                 // 固件更新结束命令
};

// 检查命令是否有效
static bool np_cmd_is_valid(np_cmd_code_t code)
{
 8025d9a:	b480      	push	{r7}
 8025d9c:	b083      	sub	sp, #12
 8025d9e:	af00      	add	r7, sp, #0
 8025da0:	4603      	mov	r3, r0
 8025da2:	71fb      	strb	r3, [r7, #7]
    return code >= 0 && code < NP_CMD_NAND_LAST;
 8025da4:	79fb      	ldrb	r3, [r7, #7]
 8025da6:	2b0c      	cmp	r3, #12
 8025da8:	bf94      	ite	ls
 8025daa:	2301      	movls	r3, #1
 8025dac:	2300      	movhi	r3, #0
 8025dae:	b2db      	uxtb	r3, r3
}
 8025db0:	4618      	mov	r0, r3
 8025db2:	370c      	adds	r7, #12
 8025db4:	46bd      	mov	sp, r7
 8025db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025dba:	4770      	bx	lr

08025dbc <np_cmd_handler>:

// 命令处理函数
static int np_cmd_handler(np_prog_t *prog)
{
 8025dbc:	b580      	push	{r7, lr}
 8025dbe:	b084      	sub	sp, #16
 8025dc0:	af00      	add	r7, sp, #0
 8025dc2:	6078      	str	r0, [r7, #4]
    np_cmd_t *cmd;

    if (prog->rx_buf_len < sizeof(np_cmd_t))
 8025dc4:	687b      	ldr	r3, [r7, #4]
 8025dc6:	685b      	ldr	r3, [r3, #4]
 8025dc8:	2b00      	cmp	r3, #0
 8025dca:	d108      	bne.n	8025dde <np_cmd_handler+0x22>
    {
        ERROR_PRINT("命令长度错误：%lu\r\n",
 8025dcc:	687b      	ldr	r3, [r7, #4]
 8025dce:	685b      	ldr	r3, [r3, #4]
 8025dd0:	4619      	mov	r1, r3
 8025dd2:	4823      	ldr	r0, [pc, #140]	; (8025e60 <np_cmd_handler+0xa4>)
 8025dd4:	f00b f8a0 	bl	8030f18 <iprintf>
            prog->rx_buf_len);
        return NP_ERR_LEN_INVALID;
 8025dd8:	f06f 036f 	mvn.w	r3, #111	; 0x6f
 8025ddc:	e03b      	b.n	8025e56 <np_cmd_handler+0x9a>
    }
    cmd = (np_cmd_t *)prog->rx_buf;
 8025dde:	687b      	ldr	r3, [r7, #4]
 8025de0:	681b      	ldr	r3, [r3, #0]
 8025de2:	60fb      	str	r3, [r7, #12]

    if (!np_cmd_is_valid(cmd->code))
 8025de4:	68fb      	ldr	r3, [r7, #12]
 8025de6:	781b      	ldrb	r3, [r3, #0]
 8025de8:	4618      	mov	r0, r3
 8025dea:	f7ff ffd6 	bl	8025d9a <np_cmd_is_valid>
 8025dee:	4603      	mov	r3, r0
 8025df0:	f083 0301 	eor.w	r3, r3, #1
 8025df4:	b2db      	uxtb	r3, r3
 8025df6:	2b00      	cmp	r3, #0
 8025df8:	d008      	beq.n	8025e0c <np_cmd_handler+0x50>
    {
        ERROR_PRINT("无效的命令码：%d\r\n", cmd->code);
 8025dfa:	68fb      	ldr	r3, [r7, #12]
 8025dfc:	781b      	ldrb	r3, [r3, #0]
 8025dfe:	4619      	mov	r1, r3
 8025e00:	4818      	ldr	r0, [pc, #96]	; (8025e64 <np_cmd_handler+0xa8>)
 8025e02:	f00b f889 	bl	8030f18 <iprintf>
        return NP_ERR_CMD_INVALID;
 8025e06:	f06f 036b 	mvn.w	r3, #107	; 0x6b
 8025e0a:	e024      	b.n	8025e56 <np_cmd_handler+0x9a>
    }

    if (!prog->chip_is_conf && cmd_handler[cmd->code].is_chip_cmd)
 8025e0c:	687b      	ldr	r3, [r7, #4]
 8025e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8025e10:	2b00      	cmp	r3, #0
 8025e12:	d112      	bne.n	8025e3a <np_cmd_handler+0x7e>
 8025e14:	68fb      	ldr	r3, [r7, #12]
 8025e16:	781b      	ldrb	r3, [r3, #0]
 8025e18:	4619      	mov	r1, r3
 8025e1a:	4a13      	ldr	r2, [pc, #76]	; (8025e68 <np_cmd_handler+0xac>)
 8025e1c:	460b      	mov	r3, r1
 8025e1e:	005b      	lsls	r3, r3, #1
 8025e20:	440b      	add	r3, r1
 8025e22:	009b      	lsls	r3, r3, #2
 8025e24:	4413      	add	r3, r2
 8025e26:	3304      	adds	r3, #4
 8025e28:	781b      	ldrb	r3, [r3, #0]
 8025e2a:	2b00      	cmp	r3, #0
 8025e2c:	d005      	beq.n	8025e3a <np_cmd_handler+0x7e>
    {
        ERROR_PRINT("芯片未配置\r\n");
 8025e2e:	480f      	ldr	r0, [pc, #60]	; (8025e6c <np_cmd_handler+0xb0>)
 8025e30:	f00b f8d8 	bl	8030fe4 <puts>
        return NP_ERR_CHIP_NOT_CONF;
 8025e34:	f06f 0369 	mvn.w	r3, #105	; 0x69
 8025e38:	e00d      	b.n	8025e56 <np_cmd_handler+0x9a>
    }

    return cmd_handler[cmd->code].exec(prog);
 8025e3a:	68fb      	ldr	r3, [r7, #12]
 8025e3c:	781b      	ldrb	r3, [r3, #0]
 8025e3e:	4619      	mov	r1, r3
 8025e40:	4a09      	ldr	r2, [pc, #36]	; (8025e68 <np_cmd_handler+0xac>)
 8025e42:	460b      	mov	r3, r1
 8025e44:	005b      	lsls	r3, r3, #1
 8025e46:	440b      	add	r3, r1
 8025e48:	009b      	lsls	r3, r3, #2
 8025e4a:	4413      	add	r3, r2
 8025e4c:	3308      	adds	r3, #8
 8025e4e:	681b      	ldr	r3, [r3, #0]
 8025e50:	6878      	ldr	r0, [r7, #4]
 8025e52:	4798      	blx	r3
 8025e54:	4603      	mov	r3, r0
}
 8025e56:	4618      	mov	r0, r3
 8025e58:	3710      	adds	r7, #16
 8025e5a:	46bd      	mov	sp, r7
 8025e5c:	bd80      	pop	{r7, pc}
 8025e5e:	bf00      	nop
 8025e60:	08032adc 	.word	0x08032adc
 8025e64:	08032b00 	.word	0x08032b00
 8025e68:	2000004c 	.word	0x2000004c
 8025e6c:	08032b24 	.word	0x08032b24

08025e70 <np_packet_handler>:

// 数据包处理函数
static void np_packet_handler(np_prog_t *prog)
{
 8025e70:	b580      	push	{r7, lr}
 8025e72:	b084      	sub	sp, #16
 8025e74:	af00      	add	r7, sp, #0
 8025e76:	6078      	str	r0, [r7, #4]
    int ret;

    do
    {
        prog->rx_buf_len = np_comm_cb->peek(&prog->rx_buf);
 8025e78:	4b12      	ldr	r3, [pc, #72]	; (8025ec4 <np_packet_handler+0x54>)
 8025e7a:	681b      	ldr	r3, [r3, #0]
 8025e7c:	689b      	ldr	r3, [r3, #8]
 8025e7e:	687a      	ldr	r2, [r7, #4]
 8025e80:	4610      	mov	r0, r2
 8025e82:	4798      	blx	r3
 8025e84:	4602      	mov	r2, r0
 8025e86:	687b      	ldr	r3, [r7, #4]
 8025e88:	605a      	str	r2, [r3, #4]
        if (!prog->rx_buf_len)
 8025e8a:	687b      	ldr	r3, [r7, #4]
 8025e8c:	685b      	ldr	r3, [r3, #4]
 8025e8e:	2b00      	cmp	r3, #0
 8025e90:	d012      	beq.n	8025eb8 <np_packet_handler+0x48>
            break;

        ret = np_cmd_handler(prog);
 8025e92:	6878      	ldr	r0, [r7, #4]
 8025e94:	f7ff ff92 	bl	8025dbc <np_cmd_handler>
 8025e98:	60f8      	str	r0, [r7, #12]

        np_comm_cb->consume();
 8025e9a:	4b0a      	ldr	r3, [pc, #40]	; (8025ec4 <np_packet_handler+0x54>)
 8025e9c:	681b      	ldr	r3, [r3, #0]
 8025e9e:	68db      	ldr	r3, [r3, #12]
 8025ea0:	4798      	blx	r3

        if (ret < 0)
 8025ea2:	68fb      	ldr	r3, [r7, #12]
 8025ea4:	2b00      	cmp	r3, #0
 8025ea6:	dae7      	bge.n	8025e78 <np_packet_handler+0x8>
            np_send_error(-ret);
 8025ea8:	68fb      	ldr	r3, [r7, #12]
 8025eaa:	b2db      	uxtb	r3, r3
 8025eac:	425b      	negs	r3, r3
 8025eae:	b2db      	uxtb	r3, r3
 8025eb0:	4618      	mov	r0, r3
 8025eb2:	f7fd fe1f 	bl	8023af4 <np_send_error>
        prog->rx_buf_len = np_comm_cb->peek(&prog->rx_buf);
 8025eb6:	e7df      	b.n	8025e78 <np_packet_handler+0x8>
            break;
 8025eb8:	bf00      	nop
    }
    while (1);
}
 8025eba:	bf00      	nop
 8025ebc:	3710      	adds	r7, #16
 8025ebe:	46bd      	mov	sp, r7
 8025ec0:	bd80      	pop	{r7, pc}
 8025ec2:	bf00      	nop
 8025ec4:	20000cb8 	.word	0x20000cb8

08025ec8 <np_nand_handler>:

// NAND 处理函数
static void np_nand_handler(np_prog_t *prog)
{
 8025ec8:	b580      	push	{r7, lr}
 8025eca:	b082      	sub	sp, #8
 8025ecc:	af00      	add	r7, sp, #0
 8025ece:	6078      	str	r0, [r7, #4]
    if (prog->nand_wr_in_progress)
 8025ed0:	687b      	ldr	r3, [r7, #4]
 8025ed2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025ed6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8025eda:	2b00      	cmp	r3, #0
 8025edc:	d008      	beq.n	8025ef0 <np_nand_handler+0x28>
    {
        if (np_nand_handle_status(prog))
 8025ede:	6878      	ldr	r0, [r7, #4]
 8025ee0:	f7fe fc28 	bl	8024734 <np_nand_handle_status>
 8025ee4:	4603      	mov	r3, r0
 8025ee6:	2b00      	cmp	r3, #0
 8025ee8:	d002      	beq.n	8025ef0 <np_nand_handler+0x28>
            np_send_error(NP_ERR_NAND_WR);
 8025eea:	2099      	movs	r0, #153	; 0x99
 8025eec:	f7fd fe02 	bl	8023af4 <np_send_error>
    }
}
 8025ef0:	bf00      	nop
 8025ef2:	3708      	adds	r7, #8
 8025ef4:	46bd      	mov	sp, r7
 8025ef6:	bd80      	pop	{r7, pc}

08025ef8 <np_init>:

// NP 初始化函数
void np_init()
{
 8025ef8:	b480      	push	{r7}
 8025efa:	af00      	add	r7, sp, #0
    prog.active_image = 0xff;
 8025efc:	4b05      	ldr	r3, [pc, #20]	; (8025f14 <np_init+0x1c>)
 8025efe:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8025f02:	22ff      	movs	r2, #255	; 0xff
 8025f04:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
}
 8025f08:	bf00      	nop
 8025f0a:	46bd      	mov	sp, r7
 8025f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025f10:	4770      	bx	lr
 8025f12:	bf00      	nop
 8025f14:	20000cc0 	.word	0x20000cc0

08025f18 <np_handler>:

// NP 处理函数
void np_handler()
{
 8025f18:	b580      	push	{r7, lr}
 8025f1a:	af00      	add	r7, sp, #0
    np_packet_handler(&prog);
 8025f1c:	4803      	ldr	r0, [pc, #12]	; (8025f2c <np_handler+0x14>)
 8025f1e:	f7ff ffa7 	bl	8025e70 <np_packet_handler>
    np_nand_handler(&prog);
 8025f22:	4802      	ldr	r0, [pc, #8]	; (8025f2c <np_handler+0x14>)
 8025f24:	f7ff ffd0 	bl	8025ec8 <np_nand_handler>
}
 8025f28:	bf00      	nop
 8025f2a:	bd80      	pop	{r7, pc}
 8025f2c:	20000cc0 	.word	0x20000cc0

08025f30 <np_comm_register>:

// 注册 NP 通信回调函数
int np_comm_register(np_comm_cb_t *cb)
{
 8025f30:	b480      	push	{r7}
 8025f32:	b083      	sub	sp, #12
 8025f34:	af00      	add	r7, sp, #0
 8025f36:	6078      	str	r0, [r7, #4]
    np_comm_cb = cb;
 8025f38:	4a04      	ldr	r2, [pc, #16]	; (8025f4c <np_comm_register+0x1c>)
 8025f3a:	687b      	ldr	r3, [r7, #4]
 8025f3c:	6013      	str	r3, [r2, #0]

    return 0;
 8025f3e:	2300      	movs	r3, #0
}
 8025f40:	4618      	mov	r0, r3
 8025f42:	370c      	adds	r7, #12
 8025f44:	46bd      	mov	sp, r7
 8025f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025f4a:	4770      	bx	lr
 8025f4c:	20000cb8 	.word	0x20000cb8

08025f50 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8025f50:	b580      	push	{r7, lr}
 8025f52:	b086      	sub	sp, #24
 8025f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8025f56:	1d3b      	adds	r3, r7, #4
 8025f58:	2200      	movs	r2, #0
 8025f5a:	601a      	str	r2, [r3, #0]
 8025f5c:	605a      	str	r2, [r3, #4]
 8025f5e:	609a      	str	r2, [r3, #8]
 8025f60:	60da      	str	r2, [r3, #12]
 8025f62:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8025f64:	2300      	movs	r3, #0
 8025f66:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8025f68:	4b24      	ldr	r3, [pc, #144]	; (8025ffc <MX_RTC_Init+0xac>)
 8025f6a:	4a25      	ldr	r2, [pc, #148]	; (8026000 <MX_RTC_Init+0xb0>)
 8025f6c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8025f6e:	4b23      	ldr	r3, [pc, #140]	; (8025ffc <MX_RTC_Init+0xac>)
 8025f70:	2200      	movs	r2, #0
 8025f72:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8025f74:	4b21      	ldr	r3, [pc, #132]	; (8025ffc <MX_RTC_Init+0xac>)
 8025f76:	227f      	movs	r2, #127	; 0x7f
 8025f78:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8025f7a:	4b20      	ldr	r3, [pc, #128]	; (8025ffc <MX_RTC_Init+0xac>)
 8025f7c:	22ff      	movs	r2, #255	; 0xff
 8025f7e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8025f80:	4b1e      	ldr	r3, [pc, #120]	; (8025ffc <MX_RTC_Init+0xac>)
 8025f82:	2200      	movs	r2, #0
 8025f84:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8025f86:	4b1d      	ldr	r3, [pc, #116]	; (8025ffc <MX_RTC_Init+0xac>)
 8025f88:	2200      	movs	r2, #0
 8025f8a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8025f8c:	4b1b      	ldr	r3, [pc, #108]	; (8025ffc <MX_RTC_Init+0xac>)
 8025f8e:	2200      	movs	r2, #0
 8025f90:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8025f92:	481a      	ldr	r0, [pc, #104]	; (8025ffc <MX_RTC_Init+0xac>)
 8025f94:	f004 fc3a 	bl	802a80c <HAL_RTC_Init>
 8025f98:	4603      	mov	r3, r0
 8025f9a:	2b00      	cmp	r3, #0
 8025f9c:	d001      	beq.n	8025fa2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8025f9e:	f7fd fcef 	bl	8023980 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8025fa2:	2300      	movs	r3, #0
 8025fa4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8025fa6:	2300      	movs	r3, #0
 8025fa8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8025faa:	2300      	movs	r3, #0
 8025fac:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8025fae:	2300      	movs	r3, #0
 8025fb0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8025fb2:	2300      	movs	r3, #0
 8025fb4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8025fb6:	1d3b      	adds	r3, r7, #4
 8025fb8:	2201      	movs	r2, #1
 8025fba:	4619      	mov	r1, r3
 8025fbc:	480f      	ldr	r0, [pc, #60]	; (8025ffc <MX_RTC_Init+0xac>)
 8025fbe:	f004 fc9b 	bl	802a8f8 <HAL_RTC_SetTime>
 8025fc2:	4603      	mov	r3, r0
 8025fc4:	2b00      	cmp	r3, #0
 8025fc6:	d001      	beq.n	8025fcc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8025fc8:	f7fd fcda 	bl	8023980 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8025fcc:	2301      	movs	r3, #1
 8025fce:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8025fd0:	2301      	movs	r3, #1
 8025fd2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8025fd4:	2301      	movs	r3, #1
 8025fd6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8025fd8:	2300      	movs	r3, #0
 8025fda:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8025fdc:	463b      	mov	r3, r7
 8025fde:	2201      	movs	r2, #1
 8025fe0:	4619      	mov	r1, r3
 8025fe2:	4806      	ldr	r0, [pc, #24]	; (8025ffc <MX_RTC_Init+0xac>)
 8025fe4:	f004 fd22 	bl	802aa2c <HAL_RTC_SetDate>
 8025fe8:	4603      	mov	r3, r0
 8025fea:	2b00      	cmp	r3, #0
 8025fec:	d001      	beq.n	8025ff2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8025fee:	f7fd fcc7 	bl	8023980 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8025ff2:	bf00      	nop
 8025ff4:	3718      	adds	r7, #24
 8025ff6:	46bd      	mov	sp, r7
 8025ff8:	bd80      	pop	{r7, pc}
 8025ffa:	bf00      	nop
 8025ffc:	20005110 	.word	0x20005110
 8026000:	40002800 	.word	0x40002800

08026004 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8026004:	b580      	push	{r7, lr}
 8026006:	b086      	sub	sp, #24
 8026008:	af00      	add	r7, sp, #0
 802600a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 802600c:	f107 0308 	add.w	r3, r7, #8
 8026010:	2200      	movs	r2, #0
 8026012:	601a      	str	r2, [r3, #0]
 8026014:	605a      	str	r2, [r3, #4]
 8026016:	609a      	str	r2, [r3, #8]
 8026018:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 802601a:	687b      	ldr	r3, [r7, #4]
 802601c:	681b      	ldr	r3, [r3, #0]
 802601e:	4a0c      	ldr	r2, [pc, #48]	; (8026050 <HAL_RTC_MspInit+0x4c>)
 8026020:	4293      	cmp	r3, r2
 8026022:	d111      	bne.n	8026048 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8026024:	2302      	movs	r3, #2
 8026026:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8026028:	f44f 7300 	mov.w	r3, #512	; 0x200
 802602c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 802602e:	f107 0308 	add.w	r3, r7, #8
 8026032:	4618      	mov	r0, r3
 8026034:	f004 fb08 	bl	802a648 <HAL_RCCEx_PeriphCLKConfig>
 8026038:	4603      	mov	r3, r0
 802603a:	2b00      	cmp	r3, #0
 802603c:	d001      	beq.n	8026042 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 802603e:	f7fd fc9f 	bl	8023980 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8026042:	4b04      	ldr	r3, [pc, #16]	; (8026054 <HAL_RTC_MspInit+0x50>)
 8026044:	2201      	movs	r2, #1
 8026046:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8026048:	bf00      	nop
 802604a:	3718      	adds	r7, #24
 802604c:	46bd      	mov	sp, r7
 802604e:	bd80      	pop	{r7, pc}
 8026050:	40002800 	.word	0x40002800
 8026054:	42470e3c 	.word	0x42470e3c

08026058 <HAL_SPI_MspInit>:
  /* USER CODE END SPI1_Init 2 */

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8026058:	b580      	push	{r7, lr}
 802605a:	b08a      	sub	sp, #40	; 0x28
 802605c:	af00      	add	r7, sp, #0
 802605e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8026060:	f107 0314 	add.w	r3, r7, #20
 8026064:	2200      	movs	r2, #0
 8026066:	601a      	str	r2, [r3, #0]
 8026068:	605a      	str	r2, [r3, #4]
 802606a:	609a      	str	r2, [r3, #8]
 802606c:	60da      	str	r2, [r3, #12]
 802606e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8026070:	687b      	ldr	r3, [r7, #4]
 8026072:	681b      	ldr	r3, [r3, #0]
 8026074:	4a2c      	ldr	r2, [pc, #176]	; (8026128 <HAL_SPI_MspInit+0xd0>)
 8026076:	4293      	cmp	r3, r2
 8026078:	d151      	bne.n	802611e <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 802607a:	2300      	movs	r3, #0
 802607c:	613b      	str	r3, [r7, #16]
 802607e:	4b2b      	ldr	r3, [pc, #172]	; (802612c <HAL_SPI_MspInit+0xd4>)
 8026080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8026082:	4a2a      	ldr	r2, [pc, #168]	; (802612c <HAL_SPI_MspInit+0xd4>)
 8026084:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8026088:	6453      	str	r3, [r2, #68]	; 0x44
 802608a:	4b28      	ldr	r3, [pc, #160]	; (802612c <HAL_SPI_MspInit+0xd4>)
 802608c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802608e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8026092:	613b      	str	r3, [r7, #16]
 8026094:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8026096:	2300      	movs	r3, #0
 8026098:	60fb      	str	r3, [r7, #12]
 802609a:	4b24      	ldr	r3, [pc, #144]	; (802612c <HAL_SPI_MspInit+0xd4>)
 802609c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802609e:	4a23      	ldr	r2, [pc, #140]	; (802612c <HAL_SPI_MspInit+0xd4>)
 80260a0:	f043 0301 	orr.w	r3, r3, #1
 80260a4:	6313      	str	r3, [r2, #48]	; 0x30
 80260a6:	4b21      	ldr	r3, [pc, #132]	; (802612c <HAL_SPI_MspInit+0xd4>)
 80260a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80260aa:	f003 0301 	and.w	r3, r3, #1
 80260ae:	60fb      	str	r3, [r7, #12]
 80260b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80260b2:	2300      	movs	r3, #0
 80260b4:	60bb      	str	r3, [r7, #8]
 80260b6:	4b1d      	ldr	r3, [pc, #116]	; (802612c <HAL_SPI_MspInit+0xd4>)
 80260b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80260ba:	4a1c      	ldr	r2, [pc, #112]	; (802612c <HAL_SPI_MspInit+0xd4>)
 80260bc:	f043 0302 	orr.w	r3, r3, #2
 80260c0:	6313      	str	r3, [r2, #48]	; 0x30
 80260c2:	4b1a      	ldr	r3, [pc, #104]	; (802612c <HAL_SPI_MspInit+0xd4>)
 80260c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80260c6:	f003 0302 	and.w	r3, r3, #2
 80260ca:	60bb      	str	r3, [r7, #8]
 80260cc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80260ce:	23c0      	movs	r3, #192	; 0xc0
 80260d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80260d2:	2302      	movs	r3, #2
 80260d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80260d6:	2300      	movs	r3, #0
 80260d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80260da:	2303      	movs	r3, #3
 80260dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80260de:	2305      	movs	r3, #5
 80260e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80260e2:	f107 0314 	add.w	r3, r7, #20
 80260e6:	4619      	mov	r1, r3
 80260e8:	4811      	ldr	r0, [pc, #68]	; (8026130 <HAL_SPI_MspInit+0xd8>)
 80260ea:	f001 ffe1 	bl	80280b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 80260ee:	2308      	movs	r3, #8
 80260f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80260f2:	2302      	movs	r3, #2
 80260f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80260f6:	2300      	movs	r3, #0
 80260f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80260fa:	2303      	movs	r3, #3
 80260fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80260fe:	2305      	movs	r3, #5
 8026100:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 8026102:	f107 0314 	add.w	r3, r7, #20
 8026106:	4619      	mov	r1, r3
 8026108:	480a      	ldr	r0, [pc, #40]	; (8026134 <HAL_SPI_MspInit+0xdc>)
 802610a:	f001 ffd1 	bl	80280b0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 802610e:	2200      	movs	r2, #0
 8026110:	2100      	movs	r1, #0
 8026112:	2023      	movs	r0, #35	; 0x23
 8026114:	f001 fb69 	bl	80277ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8026118:	2023      	movs	r0, #35	; 0x23
 802611a:	f001 fb82 	bl	8027822 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 802611e:	bf00      	nop
 8026120:	3728      	adds	r7, #40	; 0x28
 8026122:	46bd      	mov	sp, r7
 8026124:	bd80      	pop	{r7, pc}
 8026126:	bf00      	nop
 8026128:	40013000 	.word	0x40013000
 802612c:	40023800 	.word	0x40023800
 8026130:	40020000 	.word	0x40020000
 8026134:	40020400 	.word	0x40020400

08026138 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8026138:	b580      	push	{r7, lr}
 802613a:	b082      	sub	sp, #8
 802613c:	af00      	add	r7, sp, #0
 802613e:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 8026140:	687b      	ldr	r3, [r7, #4]
 8026142:	681b      	ldr	r3, [r3, #0]
 8026144:	4a0b      	ldr	r2, [pc, #44]	; (8026174 <HAL_SPI_MspDeInit+0x3c>)
 8026146:	4293      	cmp	r3, r2
 8026148:	d110      	bne.n	802616c <HAL_SPI_MspDeInit+0x34>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 802614a:	4b0b      	ldr	r3, [pc, #44]	; (8026178 <HAL_SPI_MspDeInit+0x40>)
 802614c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802614e:	4a0a      	ldr	r2, [pc, #40]	; (8026178 <HAL_SPI_MspDeInit+0x40>)
 8026150:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8026154:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_MISO_Pin|SPI1_MOSI_Pin);
 8026156:	21c0      	movs	r1, #192	; 0xc0
 8026158:	4808      	ldr	r0, [pc, #32]	; (802617c <HAL_SPI_MspDeInit+0x44>)
 802615a:	f002 f945 	bl	80283e8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(SPI1_SCK_GPIO_Port, SPI1_SCK_Pin);
 802615e:	2108      	movs	r1, #8
 8026160:	4807      	ldr	r0, [pc, #28]	; (8026180 <HAL_SPI_MspDeInit+0x48>)
 8026162:	f002 f941 	bl	80283e8 <HAL_GPIO_DeInit>

    /* SPI1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 8026166:	2023      	movs	r0, #35	; 0x23
 8026168:	f001 fb69 	bl	802783e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }
}
 802616c:	bf00      	nop
 802616e:	3708      	adds	r7, #8
 8026170:	46bd      	mov	sp, r7
 8026172:	bd80      	pop	{r7, pc}
 8026174:	40013000 	.word	0x40013000
 8026178:	40023800 	.word	0x40023800
 802617c:	40020000 	.word	0x40020000
 8026180:	40020400 	.word	0x40020400

08026184 <spi_flash_gpio_init>:

static uint32_t flash_last_operation = FLASH_OP_EMPTY;
static uint32_t current_die = 0;

static void spi_flash_gpio_init()
{
 8026184:	b580      	push	{r7, lr}
 8026186:	b088      	sub	sp, #32
 8026188:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 802618a:	f107 030c 	add.w	r3, r7, #12
 802618e:	2200      	movs	r2, #0
 8026190:	601a      	str	r2, [r3, #0]
 8026192:	605a      	str	r2, [r3, #4]
 8026194:	609a      	str	r2, [r3, #8]
 8026196:	60da      	str	r2, [r3, #12]
 8026198:	611a      	str	r2, [r3, #16]

    __HAL_RCC_SPI1_CLK_ENABLE();
 802619a:	2300      	movs	r3, #0
 802619c:	60bb      	str	r3, [r7, #8]
 802619e:	4b33      	ldr	r3, [pc, #204]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80261a2:	4a32      	ldr	r2, [pc, #200]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80261a8:	6453      	str	r3, [r2, #68]	; 0x44
 80261aa:	4b30      	ldr	r3, [pc, #192]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80261ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80261b2:	60bb      	str	r3, [r7, #8]
 80261b4:	68bb      	ldr	r3, [r7, #8]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80261b6:	2300      	movs	r3, #0
 80261b8:	607b      	str	r3, [r7, #4]
 80261ba:	4b2c      	ldr	r3, [pc, #176]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80261be:	4a2b      	ldr	r2, [pc, #172]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261c0:	f043 0301 	orr.w	r3, r3, #1
 80261c4:	6313      	str	r3, [r2, #48]	; 0x30
 80261c6:	4b29      	ldr	r3, [pc, #164]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80261ca:	f003 0301 	and.w	r3, r3, #1
 80261ce:	607b      	str	r3, [r7, #4]
 80261d0:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80261d2:	2300      	movs	r3, #0
 80261d4:	603b      	str	r3, [r7, #0]
 80261d6:	4b25      	ldr	r3, [pc, #148]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80261da:	4a24      	ldr	r2, [pc, #144]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261dc:	f043 0302 	orr.w	r3, r3, #2
 80261e0:	6313      	str	r3, [r2, #48]	; 0x30
 80261e2:	4b22      	ldr	r3, [pc, #136]	; (802626c <spi_flash_gpio_init+0xe8>)
 80261e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80261e6:	f003 0302 	and.w	r3, r3, #2
 80261ea:	603b      	str	r3, [r7, #0]
 80261ec:	683b      	ldr	r3, [r7, #0]
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_CS
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 80261ee:	2308      	movs	r3, #8
 80261f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80261f2:	2302      	movs	r3, #2
 80261f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80261f6:	2300      	movs	r3, #0
 80261f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80261fa:	2301      	movs	r3, #1
 80261fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80261fe:	2305      	movs	r3, #5
 8026200:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 8026202:	f107 030c 	add.w	r3, r7, #12
 8026206:	4619      	mov	r1, r3
 8026208:	4819      	ldr	r0, [pc, #100]	; (8026270 <spi_flash_gpio_init+0xec>)
 802620a:	f001 ff51 	bl	80280b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MOSI_Pin;
 802620e:	2380      	movs	r3, #128	; 0x80
 8026210:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8026212:	2302      	movs	r3, #2
 8026214:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8026216:	2300      	movs	r3, #0
 8026218:	617b      	str	r3, [r7, #20]
//	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ__MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 802621a:	2305      	movs	r3, #5
 802621c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802621e:	f107 030c 	add.w	r3, r7, #12
 8026222:	4619      	mov	r1, r3
 8026224:	4813      	ldr	r0, [pc, #76]	; (8026274 <spi_flash_gpio_init+0xf0>)
 8026226:	f001 ff43 	bl	80280b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 802622a:	2340      	movs	r3, #64	; 0x40
 802622c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802622e:	2300      	movs	r3, #0
 8026230:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8026232:	2300      	movs	r3, #0
 8026234:	617b      	str	r3, [r7, #20]
//	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8026236:	2305      	movs	r3, #5
 8026238:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802623a:	f107 030c 	add.w	r3, r7, #12
 802623e:	4619      	mov	r1, r3
 8026240:	480c      	ldr	r0, [pc, #48]	; (8026274 <spi_flash_gpio_init+0xf0>)
 8026242:	f001 ff35 	bl	80280b0 <HAL_GPIO_Init>


    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8026246:	2310      	movs	r3, #16
 8026248:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802624a:	2301      	movs	r3, #1
 802624c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802624e:	2300      	movs	r3, #0
 8026250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8026252:	2301      	movs	r3, #1
 8026254:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8026256:	f107 030c 	add.w	r3, r7, #12
 802625a:	4619      	mov	r1, r3
 802625c:	4805      	ldr	r0, [pc, #20]	; (8026274 <spi_flash_gpio_init+0xf0>)
 802625e:	f001 ff27 	bl	80280b0 <HAL_GPIO_Init>
}
 8026262:	bf00      	nop
 8026264:	3720      	adds	r7, #32
 8026266:	46bd      	mov	sp, r7
 8026268:	bd80      	pop	{r7, pc}
 802626a:	bf00      	nop
 802626c:	40023800 	.word	0x40023800
 8026270:	40020400 	.word	0x40020400
 8026274:	40020000 	.word	0x40020000

08026278 <spi_flash_gpio_uninit>:

static void spi_flash_gpio_uninit()
{
 8026278:	b580      	push	{r7, lr}
 802627a:	b086      	sub	sp, #24
 802627c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 802627e:	1d3b      	adds	r3, r7, #4
 8026280:	2200      	movs	r2, #0
 8026282:	601a      	str	r2, [r3, #0]
 8026284:	605a      	str	r2, [r3, #4]
 8026286:	609a      	str	r2, [r3, #8]
 8026288:	60da      	str	r2, [r3, #12]
 802628a:	611a      	str	r2, [r3, #16]

    __HAL_RCC_SPI1_CLK_DISABLE();
 802628c:	4b1a      	ldr	r3, [pc, #104]	; (80262f8 <spi_flash_gpio_uninit+0x80>)
 802628e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8026290:	4a19      	ldr	r2, [pc, #100]	; (80262f8 <spi_flash_gpio_uninit+0x80>)
 8026292:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8026296:	6453      	str	r3, [r2, #68]	; 0x44
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_CS
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 8026298:	2308      	movs	r3, #8
 802629a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802629c:	2300      	movs	r3, #0
 802629e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80262a0:	2300      	movs	r3, #0
 80262a2:	60fb      	str	r3, [r7, #12]
//    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80262a4:	2305      	movs	r3, #5
 80262a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 80262a8:	1d3b      	adds	r3, r7, #4
 80262aa:	4619      	mov	r1, r3
 80262ac:	4813      	ldr	r0, [pc, #76]	; (80262fc <spi_flash_gpio_uninit+0x84>)
 80262ae:	f001 feff 	bl	80280b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MOSI_Pin;
 80262b2:	2380      	movs	r3, #128	; 0x80
 80262b4:	607b      	str	r3, [r7, #4]
//    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80262b6:	2300      	movs	r3, #0
 80262b8:	60fb      	str	r3, [r7, #12]
//	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ__MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80262ba:	2305      	movs	r3, #5
 80262bc:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80262be:	1d3b      	adds	r3, r7, #4
 80262c0:	4619      	mov	r1, r3
 80262c2:	480f      	ldr	r0, [pc, #60]	; (8026300 <spi_flash_gpio_uninit+0x88>)
 80262c4:	f001 fef4 	bl	80280b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 80262c8:	2340      	movs	r3, #64	; 0x40
 80262ca:	607b      	str	r3, [r7, #4]
//    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80262cc:	2300      	movs	r3, #0
 80262ce:	60fb      	str	r3, [r7, #12]
//	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80262d0:	2305      	movs	r3, #5
 80262d2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80262d4:	1d3b      	adds	r3, r7, #4
 80262d6:	4619      	mov	r1, r3
 80262d8:	4809      	ldr	r0, [pc, #36]	; (8026300 <spi_flash_gpio_uninit+0x88>)
 80262da:	f001 fee9 	bl	80280b0 <HAL_GPIO_Init>


    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80262de:	2310      	movs	r3, #16
 80262e0:	607b      	str	r3, [r7, #4]
//    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80262e2:	2300      	movs	r3, #0
 80262e4:	60fb      	str	r3, [r7, #12]
//    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
    HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80262e6:	1d3b      	adds	r3, r7, #4
 80262e8:	4619      	mov	r1, r3
 80262ea:	4805      	ldr	r0, [pc, #20]	; (8026300 <spi_flash_gpio_uninit+0x88>)
 80262ec:	f001 fee0 	bl	80280b0 <HAL_GPIO_Init>
}
 80262f0:	bf00      	nop
 80262f2:	3718      	adds	r7, #24
 80262f4:	46bd      	mov	sp, r7
 80262f6:	bd80      	pop	{r7, pc}
 80262f8:	40023800 	.word	0x40023800
 80262fc:	40020400 	.word	0x40020400
 8026300:	40020000 	.word	0x40020000

08026304 <spi_flash_select_chip>:

static inline void spi_flash_select_chip()
{
 8026304:	b580      	push	{r7, lr}
 8026306:	af00      	add	r7, sp, #0
//    GPIO_ResetBits(GPIOA, SPI_FLASH_CS_PIN);
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI_FLASH_CS_PIN, GPIO_PIN_RESET);
 8026308:	2200      	movs	r2, #0
 802630a:	2110      	movs	r1, #16
 802630c:	4802      	ldr	r0, [pc, #8]	; (8026318 <spi_flash_select_chip+0x14>)
 802630e:	f002 f967 	bl	80285e0 <HAL_GPIO_WritePin>
}
 8026312:	bf00      	nop
 8026314:	bd80      	pop	{r7, pc}
 8026316:	bf00      	nop
 8026318:	40020000 	.word	0x40020000

0802631c <spi_flash_deselect_chip>:

static inline void spi_flash_deselect_chip()
{
 802631c:	b580      	push	{r7, lr}
 802631e:	af00      	add	r7, sp, #0
//    GPIO_SetBits(GPIOA, SPI_FLASH_CS_PIN);
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI_FLASH_CS_PIN, GPIO_PIN_SET);
 8026320:	2201      	movs	r2, #1
 8026322:	2110      	movs	r1, #16
 8026324:	4802      	ldr	r0, [pc, #8]	; (8026330 <spi_flash_deselect_chip+0x14>)
 8026326:	f002 f95b 	bl	80285e0 <HAL_GPIO_WritePin>
}
 802632a:	bf00      	nop
 802632c:	bd80      	pop	{r7, pc}
 802632e:	bf00      	nop
 8026330:	40020000 	.word	0x40020000

08026334 <spi_flash_get_baud_rate_prescaler>:

static uint16_t spi_flash_get_baud_rate_prescaler(uint32_t spi_freq_khz)
{
 8026334:	b480      	push	{r7}
 8026336:	b085      	sub	sp, #20
 8026338:	af00      	add	r7, sp, #0
 802633a:	6078      	str	r0, [r7, #4]
    uint32_t system_clock_khz = SystemCoreClock / 1000;
 802633c:	4b1f      	ldr	r3, [pc, #124]	; (80263bc <spi_flash_get_baud_rate_prescaler+0x88>)
 802633e:	681b      	ldr	r3, [r3, #0]
 8026340:	4a1f      	ldr	r2, [pc, #124]	; (80263c0 <spi_flash_get_baud_rate_prescaler+0x8c>)
 8026342:	fba2 2303 	umull	r2, r3, r2, r3
 8026346:	099b      	lsrs	r3, r3, #6
 8026348:	60fb      	str	r3, [r7, #12]

    if (spi_freq_khz >= system_clock_khz / 2)
 802634a:	68fb      	ldr	r3, [r7, #12]
 802634c:	085b      	lsrs	r3, r3, #1
 802634e:	687a      	ldr	r2, [r7, #4]
 8026350:	429a      	cmp	r2, r3
 8026352:	d301      	bcc.n	8026358 <spi_flash_get_baud_rate_prescaler+0x24>
        return SPI_BAUDRATEPRESCALER_2;
 8026354:	2300      	movs	r3, #0
 8026356:	e02a      	b.n	80263ae <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 4)
 8026358:	68fb      	ldr	r3, [r7, #12]
 802635a:	089b      	lsrs	r3, r3, #2
 802635c:	687a      	ldr	r2, [r7, #4]
 802635e:	429a      	cmp	r2, r3
 8026360:	d301      	bcc.n	8026366 <spi_flash_get_baud_rate_prescaler+0x32>
        return SPI_BAUDRATEPRESCALER_4;
 8026362:	2308      	movs	r3, #8
 8026364:	e023      	b.n	80263ae <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 8)
 8026366:	68fb      	ldr	r3, [r7, #12]
 8026368:	08db      	lsrs	r3, r3, #3
 802636a:	687a      	ldr	r2, [r7, #4]
 802636c:	429a      	cmp	r2, r3
 802636e:	d301      	bcc.n	8026374 <spi_flash_get_baud_rate_prescaler+0x40>
        return SPI_BAUDRATEPRESCALER_8;
 8026370:	2310      	movs	r3, #16
 8026372:	e01c      	b.n	80263ae <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 16)
 8026374:	68fb      	ldr	r3, [r7, #12]
 8026376:	091b      	lsrs	r3, r3, #4
 8026378:	687a      	ldr	r2, [r7, #4]
 802637a:	429a      	cmp	r2, r3
 802637c:	d301      	bcc.n	8026382 <spi_flash_get_baud_rate_prescaler+0x4e>
        return SPI_BAUDRATEPRESCALER_16;
 802637e:	2318      	movs	r3, #24
 8026380:	e015      	b.n	80263ae <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 32)
 8026382:	68fb      	ldr	r3, [r7, #12]
 8026384:	095b      	lsrs	r3, r3, #5
 8026386:	687a      	ldr	r2, [r7, #4]
 8026388:	429a      	cmp	r2, r3
 802638a:	d301      	bcc.n	8026390 <spi_flash_get_baud_rate_prescaler+0x5c>
        return SPI_BAUDRATEPRESCALER_32;
 802638c:	2320      	movs	r3, #32
 802638e:	e00e      	b.n	80263ae <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 64)
 8026390:	68fb      	ldr	r3, [r7, #12]
 8026392:	099b      	lsrs	r3, r3, #6
 8026394:	687a      	ldr	r2, [r7, #4]
 8026396:	429a      	cmp	r2, r3
 8026398:	d301      	bcc.n	802639e <spi_flash_get_baud_rate_prescaler+0x6a>
        return SPI_BAUDRATEPRESCALER_64;
 802639a:	2328      	movs	r3, #40	; 0x28
 802639c:	e007      	b.n	80263ae <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 128)
 802639e:	68fb      	ldr	r3, [r7, #12]
 80263a0:	09db      	lsrs	r3, r3, #7
 80263a2:	687a      	ldr	r2, [r7, #4]
 80263a4:	429a      	cmp	r2, r3
 80263a6:	d301      	bcc.n	80263ac <spi_flash_get_baud_rate_prescaler+0x78>
        return SPI_BAUDRATEPRESCALER_128;
 80263a8:	2330      	movs	r3, #48	; 0x30
 80263aa:	e000      	b.n	80263ae <spi_flash_get_baud_rate_prescaler+0x7a>
    else
        return SPI_BAUDRATEPRESCALER_256;
 80263ac:	2338      	movs	r3, #56	; 0x38
}
 80263ae:	4618      	mov	r0, r3
 80263b0:	3714      	adds	r7, #20
 80263b2:	46bd      	mov	sp, r7
 80263b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80263b8:	4770      	bx	lr
 80263ba:	bf00      	nop
 80263bc:	20000138 	.word	0x20000138
 80263c0:	10624dd3 	.word	0x10624dd3

080263c4 <spi_flash_init>:

static int spi_flash_init(void *conf, uint32_t conf_size)
{
 80263c4:	b590      	push	{r4, r7, lr}
 80263c6:	b08f      	sub	sp, #60	; 0x3c
 80263c8:	af00      	add	r7, sp, #0
 80263ca:	6078      	str	r0, [r7, #4]
 80263cc:	6039      	str	r1, [r7, #0]
    SPI_InitTypeDef spi_init;

    if (conf_size < sizeof(spi_conf_t))
 80263ce:	683b      	ldr	r3, [r7, #0]
 80263d0:	2b0e      	cmp	r3, #14
 80263d2:	d802      	bhi.n	80263da <spi_flash_init+0x16>
        return -1; 
 80263d4:	f04f 33ff 	mov.w	r3, #4294967295
 80263d8:	e041      	b.n	802645e <spi_flash_init+0x9a>
    spi_conf = *(spi_conf_t *)conf;
 80263da:	4b23      	ldr	r3, [pc, #140]	; (8026468 <spi_flash_init+0xa4>)
 80263dc:	687a      	ldr	r2, [r7, #4]
 80263de:	4614      	mov	r4, r2
 80263e0:	6820      	ldr	r0, [r4, #0]
 80263e2:	6861      	ldr	r1, [r4, #4]
 80263e4:	68a2      	ldr	r2, [r4, #8]
 80263e6:	c307      	stmia	r3!, {r0, r1, r2}
 80263e8:	89a2      	ldrh	r2, [r4, #12]
 80263ea:	7ba1      	ldrb	r1, [r4, #14]
 80263ec:	801a      	strh	r2, [r3, #0]
 80263ee:	460a      	mov	r2, r1
 80263f0:	709a      	strb	r2, [r3, #2]

    spi_flash_gpio_init();  // 初始化SPI Flash的GPIO引脚
 80263f2:	f7ff fec7 	bl	8026184 <spi_flash_gpio_init>

    spi_flash_deselect_chip();  // 取消片选信号，SPI Flash不被选中
 80263f6:	f7ff ff91 	bl	802631c <spi_flash_deselect_chip>

    /* 配置SPI */
    hspi1.Init.Direction = SPI_DIRECTION_2LINES; // SPI双线全双工模式
 80263fa:	4b1c      	ldr	r3, [pc, #112]	; (802646c <spi_flash_init+0xa8>)
 80263fc:	2200      	movs	r2, #0
 80263fe:	609a      	str	r2, [r3, #8]
    hspi1.Init.Mode = SPI_MODE_MASTER;           // 主模式
 8026400:	4b1a      	ldr	r3, [pc, #104]	; (802646c <spi_flash_init+0xa8>)
 8026402:	f44f 7282 	mov.w	r2, #260	; 0x104
 8026406:	605a      	str	r2, [r3, #4]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;     // 数据大小为8位
 8026408:	4b18      	ldr	r3, [pc, #96]	; (802646c <spi_flash_init+0xa8>)
 802640a:	2200      	movs	r2, #0
 802640c:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;  // 时钟极性为高电平时有效
 802640e:	4b17      	ldr	r3, [pc, #92]	; (802646c <spi_flash_init+0xa8>)
 8026410:	2202      	movs	r2, #2
 8026412:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;       // 时钟相位为第2个边沿（上升沿）有效
 8026414:	4b15      	ldr	r3, [pc, #84]	; (802646c <spi_flash_init+0xa8>)
 8026416:	2201      	movs	r2, #1
 8026418:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;               // 使用软件管理片选信号
 802641a:	4b14      	ldr	r3, [pc, #80]	; (802646c <spi_flash_init+0xa8>)
 802641c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026420:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = spi_flash_get_baud_rate_prescaler(spi_conf.freq); // 设置波特率预分频值（假设spi_conf.freq是你的频率设置）
 8026422:	4b11      	ldr	r3, [pc, #68]	; (8026468 <spi_flash_init+0xa4>)
 8026424:	f8d3 300b 	ldr.w	r3, [r3, #11]
 8026428:	4618      	mov	r0, r3
 802642a:	f7ff ff83 	bl	8026334 <spi_flash_get_baud_rate_prescaler>
 802642e:	4603      	mov	r3, r0
 8026430:	461a      	mov	r2, r3
 8026432:	4b0e      	ldr	r3, [pc, #56]	; (802646c <spi_flash_init+0xa8>)
 8026434:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;      // 数据传输的起始位为最高有效位
 8026436:	4b0d      	ldr	r3, [pc, #52]	; (802646c <spi_flash_init+0xa8>)
 8026438:	2200      	movs	r2, #0
 802643a:	621a      	str	r2, [r3, #32]
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE; // 禁用CRC校验
 802643c:	4b0b      	ldr	r3, [pc, #44]	; (802646c <spi_flash_init+0xa8>)
 802643e:	2200      	movs	r2, #0
 8026440:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;               // CRC校验多项式（不使用CRC时此值无关紧要）
 8026442:	4b0a      	ldr	r3, [pc, #40]	; (802646c <spi_flash_init+0xa8>)
 8026444:	220a      	movs	r2, #10
 8026446:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8026448:	4808      	ldr	r0, [pc, #32]	; (802646c <spi_flash_init+0xa8>)
 802644a:	f004 fc14 	bl	802ac76 <HAL_SPI_Init>
 802644e:	4603      	mov	r3, r0
 8026450:	2b00      	cmp	r3, #0
 8026452:	d001      	beq.n	8026458 <spi_flash_init+0x94>
    {
      Error_Handler();
 8026454:	f7fd fa94 	bl	8023980 <Error_Handler>
    }  // 根据以上配置初始化SPI1

    /* 使能SPI */
//    SPI_Cmd(SPI1, ENABLE);
    spi_flash_chip_init();  // 初始化SPI Flash芯片
 8026458:	f000 f958 	bl	802670c <spi_flash_chip_init>

    return 0;
 802645c:	2300      	movs	r3, #0
}
 802645e:	4618      	mov	r0, r3
 8026460:	373c      	adds	r7, #60	; 0x3c
 8026462:	46bd      	mov	sp, r7
 8026464:	bd90      	pop	{r4, r7, pc}
 8026466:	bf00      	nop
 8026468:	20005188 	.word	0x20005188
 802646c:	20005130 	.word	0x20005130

08026470 <spi_flash_uninit>:

static void spi_flash_uninit()
{
 8026470:	b580      	push	{r7, lr}
 8026472:	af00      	add	r7, sp, #0
    spi_flash_gpio_uninit();  // 反初始化SPI Flash的GPIO引脚
 8026474:	f7ff ff00 	bl	8026278 <spi_flash_gpio_uninit>

    /* 禁用SPI */
//    SPI_Cmd(SPI3, DISABLE);
//    HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef* hspi);
    HAL_SPI_DeInit(&hspi1);
 8026478:	4802      	ldr	r0, [pc, #8]	; (8026484 <spi_flash_uninit+0x14>)
 802647a:	f004 fc85 	bl	802ad88 <HAL_SPI_DeInit>
}
 802647e:	bf00      	nop
 8026480:	bd80      	pop	{r7, pc}
 8026482:	bf00      	nop
 8026484:	20005130 	.word	0x20005130

08026488 <spi_flash_send_byte>:

static uint8_t spi_flash_send_byte(uint8_t byte)
{
 8026488:	b580      	push	{r7, lr}
 802648a:	b086      	sub	sp, #24
 802648c:	af02      	add	r7, sp, #8
 802648e:	4603      	mov	r3, r0
 8026490:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout = 0x1000000;
 8026492:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8026496:	60fb      	str	r3, [r7, #12]
  uint8_t rx_byte = 0X00;
 8026498:	2300      	movs	r3, #0
 802649a:	72fb      	strb	r3, [r7, #11]

  if(HAL_SPI_TransmitReceive(&hspi1, &byte, &rx_byte, 1, timeout) != HAL_OK)
 802649c:	f107 020b 	add.w	r2, r7, #11
 80264a0:	1df9      	adds	r1, r7, #7
 80264a2:	68fb      	ldr	r3, [r7, #12]
 80264a4:	9300      	str	r3, [sp, #0]
 80264a6:	2301      	movs	r3, #1
 80264a8:	4806      	ldr	r0, [pc, #24]	; (80264c4 <spi_flash_send_byte+0x3c>)
 80264aa:	f004 fc95 	bl	802add8 <HAL_SPI_TransmitReceive>
 80264ae:	4603      	mov	r3, r0
 80264b0:	2b00      	cmp	r3, #0
 80264b2:	d001      	beq.n	80264b8 <spi_flash_send_byte+0x30>
   {
	   rx_byte = 0XFF;
 80264b4:	23ff      	movs	r3, #255	; 0xff
 80264b6:	72fb      	strb	r3, [r7, #11]
   }

  return rx_byte;
 80264b8:	7afb      	ldrb	r3, [r7, #11]
}
 80264ba:	4618      	mov	r0, r3
 80264bc:	3710      	adds	r7, #16
 80264be:	46bd      	mov	sp, r7
 80264c0:	bd80      	pop	{r7, pc}
 80264c2:	bf00      	nop
 80264c4:	20005130 	.word	0x20005130

080264c8 <spi_flash_read_byte>:

static inline uint8_t spi_flash_read_byte()
{
 80264c8:	b580      	push	{r7, lr}
 80264ca:	af00      	add	r7, sp, #0
    return spi_flash_send_byte(FLASH_DUMMY_BYTE);
 80264cc:	20ff      	movs	r0, #255	; 0xff
 80264ce:	f7ff ffdb 	bl	8026488 <spi_flash_send_byte>
 80264d2:	4603      	mov	r3, r0
}
 80264d4:	4618      	mov	r0, r3
 80264d6:	bd80      	pop	{r7, pc}

080264d8 <spi_flash_set_feature>:

static void spi_flash_set_feature(uint8_t addr, uint8_t data)
{
 80264d8:	b580      	push	{r7, lr}
 80264da:	b082      	sub	sp, #8
 80264dc:	af00      	add	r7, sp, #0
 80264de:	4603      	mov	r3, r0
 80264e0:	460a      	mov	r2, r1
 80264e2:	71fb      	strb	r3, [r7, #7]
 80264e4:	4613      	mov	r3, r2
 80264e6:	71bb      	strb	r3, [r7, #6]
    spi_flash_select_chip();  // 选中SPI Flash
 80264e8:	f7ff ff0c 	bl	8026304 <spi_flash_select_chip>
    spi_flash_send_byte(_SPI_NAND_OP_SET_FEATURE);  // 发送设置特征的操作码
 80264ec:	201f      	movs	r0, #31
 80264ee:	f7ff ffcb 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(addr);  // 发送地址
 80264f2:	79fb      	ldrb	r3, [r7, #7]
 80264f4:	4618      	mov	r0, r3
 80264f6:	f7ff ffc7 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(data);  // 发送数据
 80264fa:	79bb      	ldrb	r3, [r7, #6]
 80264fc:	4618      	mov	r0, r3
 80264fe:	f7ff ffc3 	bl	8026488 <spi_flash_send_byte>
    spi_flash_deselect_chip();  // 取消片选信号，SPI Flash不被选中
 8026502:	f7ff ff0b 	bl	802631c <spi_flash_deselect_chip>
}
 8026506:	bf00      	nop
 8026508:	3708      	adds	r7, #8
 802650a:	46bd      	mov	sp, r7
 802650c:	bd80      	pop	{r7, pc}

0802650e <spi_flash_get_feature>:

static void spi_flash_get_feature(uint8_t addr, uint8_t *data)
{
 802650e:	b580      	push	{r7, lr}
 8026510:	b082      	sub	sp, #8
 8026512:	af00      	add	r7, sp, #0
 8026514:	4603      	mov	r3, r0
 8026516:	6039      	str	r1, [r7, #0]
 8026518:	71fb      	strb	r3, [r7, #7]
    spi_flash_select_chip();  // 选中SPI Flash
 802651a:	f7ff fef3 	bl	8026304 <spi_flash_select_chip>
    spi_flash_send_byte(_SPI_NAND_OP_GET_FEATURE);  // 发送获取特征的操作码
 802651e:	200f      	movs	r0, #15
 8026520:	f7ff ffb2 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(addr);  // 发送地址
 8026524:	79fb      	ldrb	r3, [r7, #7]
 8026526:	4618      	mov	r0, r3
 8026528:	f7ff ffae 	bl	8026488 <spi_flash_send_byte>
    *data = spi_flash_read_byte();  // 读取一个字节的数据
 802652c:	f7ff ffcc 	bl	80264c8 <spi_flash_read_byte>
 8026530:	4603      	mov	r3, r0
 8026532:	461a      	mov	r2, r3
 8026534:	683b      	ldr	r3, [r7, #0]
 8026536:	701a      	strb	r2, [r3, #0]
    spi_flash_deselect_chip();  // 取消片选信号，SPI Flash不被选中
 8026538:	f7ff fef0 	bl	802631c <spi_flash_deselect_chip>
}
 802653c:	bf00      	nop
 802653e:	3708      	adds	r7, #8
 8026540:	46bd      	mov	sp, r7
 8026542:	bd80      	pop	{r7, pc}

08026544 <spi_flash_read_status>:

static uint32_t spi_flash_read_status()
{
 8026544:	b580      	push	{r7, lr}
 8026546:	b082      	sub	sp, #8
 8026548:	af00      	add	r7, sp, #0
    uint32_t timeout = 0x1000000;  // 超时时间
 802654a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 802654e:	607b      	str	r3, [r7, #4]
    uint8_t status;

    do {
        spi_flash_get_feature(_SPI_NAND_ADDR_STATUS, &status);  // 获取状态
 8026550:	1cfb      	adds	r3, r7, #3
 8026552:	4619      	mov	r1, r3
 8026554:	20c0      	movs	r0, #192	; 0xc0
 8026556:	f7ff ffda 	bl	802650e <spi_flash_get_feature>
    } while((status & _SPI_NAND_VAL_OIP) && timeout);
 802655a:	78fb      	ldrb	r3, [r7, #3]
 802655c:	f003 0301 	and.w	r3, r3, #1
 8026560:	2b00      	cmp	r3, #0
 8026562:	d002      	beq.n	802656a <spi_flash_read_status+0x26>
 8026564:	687b      	ldr	r3, [r7, #4]
 8026566:	2b00      	cmp	r3, #0
 8026568:	d1f2      	bne.n	8026550 <spi_flash_read_status+0xc>

    if (!timeout)
 802656a:	687b      	ldr	r3, [r7, #4]
 802656c:	2b00      	cmp	r3, #0
 802656e:	d101      	bne.n	8026574 <spi_flash_read_status+0x30>
        return FLASH_STATUS_TIMEOUT;
 8026570:	2303      	movs	r3, #3
 8026572:	e02b      	b.n	80265cc <spi_flash_read_status+0x88>

    switch(flash_last_operation){
 8026574:	4b17      	ldr	r3, [pc, #92]	; (80265d4 <spi_flash_read_status+0x90>)
 8026576:	681b      	ldr	r3, [r3, #0]
 8026578:	2b03      	cmp	r3, #3
 802657a:	d014      	beq.n	80265a6 <spi_flash_read_status+0x62>
 802657c:	2b03      	cmp	r3, #3
 802657e:	d81d      	bhi.n	80265bc <spi_flash_read_status+0x78>
 8026580:	2b01      	cmp	r3, #1
 8026582:	d002      	beq.n	802658a <spi_flash_read_status+0x46>
 8026584:	2b02      	cmp	r3, #2
 8026586:	d007      	beq.n	8026598 <spi_flash_read_status+0x54>
                return FLASH_STATUS_ERROR;
            break;
        case FLASH_OP_SPARE:
        case FLASH_OP_EMPTY:
        default:
            break;
 8026588:	e018      	b.n	80265bc <spi_flash_read_status+0x78>
            if(status & _SPI_NAND_VAL_ERASE_FAIL)
 802658a:	78fb      	ldrb	r3, [r7, #3]
 802658c:	f003 0304 	and.w	r3, r3, #4
 8026590:	2b00      	cmp	r3, #0
 8026592:	d015      	beq.n	80265c0 <spi_flash_read_status+0x7c>
                return FLASH_STATUS_ERROR;
 8026594:	2302      	movs	r3, #2
 8026596:	e019      	b.n	80265cc <spi_flash_read_status+0x88>
            if(status & _SPI_NAND_VAL_PROGRAM_FAIL)
 8026598:	78fb      	ldrb	r3, [r7, #3]
 802659a:	f003 0308 	and.w	r3, r3, #8
 802659e:	2b00      	cmp	r3, #0
 80265a0:	d010      	beq.n	80265c4 <spi_flash_read_status+0x80>
                return FLASH_STATUS_ERROR;
 80265a2:	2302      	movs	r3, #2
 80265a4:	e012      	b.n	80265cc <spi_flash_read_status+0x88>
            if((status & spi_conf.ecc_err_bits_mask) == spi_conf.ecc_err_bits_state)
 80265a6:	4b0c      	ldr	r3, [pc, #48]	; (80265d8 <spi_flash_read_status+0x94>)
 80265a8:	799a      	ldrb	r2, [r3, #6]
 80265aa:	78fb      	ldrb	r3, [r7, #3]
 80265ac:	4013      	ands	r3, r2
 80265ae:	b2da      	uxtb	r2, r3
 80265b0:	4b09      	ldr	r3, [pc, #36]	; (80265d8 <spi_flash_read_status+0x94>)
 80265b2:	79db      	ldrb	r3, [r3, #7]
 80265b4:	429a      	cmp	r2, r3
 80265b6:	d107      	bne.n	80265c8 <spi_flash_read_status+0x84>
                return FLASH_STATUS_ERROR;
 80265b8:	2302      	movs	r3, #2
 80265ba:	e007      	b.n	80265cc <spi_flash_read_status+0x88>
            break;
 80265bc:	bf00      	nop
 80265be:	e004      	b.n	80265ca <spi_flash_read_status+0x86>
            break;
 80265c0:	bf00      	nop
 80265c2:	e002      	b.n	80265ca <spi_flash_read_status+0x86>
            break;
 80265c4:	bf00      	nop
 80265c6:	e000      	b.n	80265ca <spi_flash_read_status+0x86>
            break;
 80265c8:	bf00      	nop
    }
    return FLASH_STATUS_READY;
 80265ca:	2300      	movs	r3, #0
}
 80265cc:	4618      	mov	r0, r3
 80265ce:	3708      	adds	r7, #8
 80265d0:	46bd      	mov	sp, r7
 80265d2:	bd80      	pop	{r7, pc}
 80265d4:	20005198 	.word	0x20005198
 80265d8:	20005188 	.word	0x20005188

080265dc <spi_flash_select_die_cmd>:

// 选择 SPI Flash 的芯片
static void spi_flash_select_die_cmd(uint32_t die)
{
 80265dc:	b580      	push	{r7, lr}
 80265de:	b084      	sub	sp, #16
 80265e0:	af00      	add	r7, sp, #0
 80265e2:	6078      	str	r0, [r7, #4]
    switch(spi_conf.die_select_type) {
 80265e4:	4b18      	ldr	r3, [pc, #96]	; (8026648 <spi_flash_select_die_cmd+0x6c>)
 80265e6:	7a9b      	ldrb	r3, [r3, #10]
 80265e8:	2b01      	cmp	r3, #1
 80265ea:	d002      	beq.n	80265f2 <spi_flash_select_die_cmd+0x16>
 80265ec:	2b02      	cmp	r3, #2
 80265ee:	d00d      	beq.n	802660c <spi_flash_select_die_cmd+0x30>
        }
        spi_flash_set_feature(_SPI_NAND_ADDR_FEATURE_4, feature);  // 设置 Flash 的特征值
        break;
    }
    default:
        break;
 80265f0:	e026      	b.n	8026640 <spi_flash_select_die_cmd+0x64>
        spi_flash_select_chip();  // 选择 Flash 芯片
 80265f2:	f7ff fe87 	bl	8026304 <spi_flash_select_chip>
        spi_flash_send_byte(_SPI_NAND_OP_DIE_SELECT);  // 发送选择芯片的指令
 80265f6:	20c2      	movs	r0, #194	; 0xc2
 80265f8:	f7ff ff46 	bl	8026488 <spi_flash_send_byte>
        spi_flash_send_byte(die);  // 发送芯片编号
 80265fc:	687b      	ldr	r3, [r7, #4]
 80265fe:	b2db      	uxtb	r3, r3
 8026600:	4618      	mov	r0, r3
 8026602:	f7ff ff41 	bl	8026488 <spi_flash_send_byte>
        spi_flash_deselect_chip();  // 取消选择芯片
 8026606:	f7ff fe89 	bl	802631c <spi_flash_deselect_chip>
        break;
 802660a:	e019      	b.n	8026640 <spi_flash_select_die_cmd+0x64>
        spi_flash_get_feature(_SPI_NAND_ADDR_FEATURE_4, &feature);  // 读取 Flash 的特征值
 802660c:	f107 030f 	add.w	r3, r7, #15
 8026610:	4619      	mov	r1, r3
 8026612:	20d0      	movs	r0, #208	; 0xd0
 8026614:	f7ff ff7b 	bl	802650e <spi_flash_get_feature>
        if(die == 0) {
 8026618:	687b      	ldr	r3, [r7, #4]
 802661a:	2b00      	cmp	r3, #0
 802661c:	d105      	bne.n	802662a <spi_flash_select_die_cmd+0x4e>
            feature &= ~(0x40);  // 清除特征值中的某位
 802661e:	7bfb      	ldrb	r3, [r7, #15]
 8026620:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8026624:	b2db      	uxtb	r3, r3
 8026626:	73fb      	strb	r3, [r7, #15]
 8026628:	e004      	b.n	8026634 <spi_flash_select_die_cmd+0x58>
            feature |= 0x40;  // 设置特征值中的某位
 802662a:	7bfb      	ldrb	r3, [r7, #15]
 802662c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026630:	b2db      	uxtb	r3, r3
 8026632:	73fb      	strb	r3, [r7, #15]
        spi_flash_set_feature(_SPI_NAND_ADDR_FEATURE_4, feature);  // 设置 Flash 的特征值
 8026634:	7bfb      	ldrb	r3, [r7, #15]
 8026636:	4619      	mov	r1, r3
 8026638:	20d0      	movs	r0, #208	; 0xd0
 802663a:	f7ff ff4d 	bl	80264d8 <spi_flash_set_feature>
        break;
 802663e:	bf00      	nop
    }
}
 8026640:	bf00      	nop
 8026642:	3710      	adds	r7, #16
 8026644:	46bd      	mov	sp, r7
 8026646:	bd80      	pop	{r7, pc}
 8026648:	20005188 	.word	0x20005188

0802664c <spi_flash_select_die>:

// 选择 SPI Flash 的 die（芯片）（用于多芯片的情况）
static void spi_flash_select_die(uint32_t page)
{
 802664c:	b580      	push	{r7, lr}
 802664e:	b084      	sub	sp, #16
 8026650:	af00      	add	r7, sp, #0
 8026652:	6078      	str	r0, [r7, #4]
    uint32_t die = 0;
 8026654:	2300      	movs	r3, #0
 8026656:	60fb      	str	r3, [r7, #12]
    if(spi_conf.die_select_type) {
 8026658:	4b0f      	ldr	r3, [pc, #60]	; (8026698 <spi_flash_select_die+0x4c>)
 802665a:	7a9b      	ldrb	r3, [r3, #10]
 802665c:	2b00      	cmp	r3, #0
 802665e:	d017      	beq.n	8026690 <spi_flash_select_die+0x44>
        if(!spi_conf.plane_select_have)
 8026660:	4b0d      	ldr	r3, [pc, #52]	; (8026698 <spi_flash_select_die+0x4c>)
 8026662:	7a5b      	ldrb	r3, [r3, #9]
 8026664:	2b00      	cmp	r3, #0
 8026666:	d104      	bne.n	8026672 <spi_flash_select_die+0x26>
            die = ((page >> 16) & 0xff);  // 计算芯片编号
 8026668:	687b      	ldr	r3, [r7, #4]
 802666a:	0c1b      	lsrs	r3, r3, #16
 802666c:	b2db      	uxtb	r3, r3
 802666e:	60fb      	str	r3, [r7, #12]
 8026670:	e003      	b.n	802667a <spi_flash_select_die+0x2e>
        else
            die = ((page >> 17) & 0xff);  // 计算芯片编号
 8026672:	687b      	ldr	r3, [r7, #4]
 8026674:	0c5b      	lsrs	r3, r3, #17
 8026676:	b2db      	uxtb	r3, r3
 8026678:	60fb      	str	r3, [r7, #12]
        if (current_die != die) {
 802667a:	4b08      	ldr	r3, [pc, #32]	; (802669c <spi_flash_select_die+0x50>)
 802667c:	681b      	ldr	r3, [r3, #0]
 802667e:	68fa      	ldr	r2, [r7, #12]
 8026680:	429a      	cmp	r2, r3
 8026682:	d005      	beq.n	8026690 <spi_flash_select_die+0x44>
            current_die = die;
 8026684:	4a05      	ldr	r2, [pc, #20]	; (802669c <spi_flash_select_die+0x50>)
 8026686:	68fb      	ldr	r3, [r7, #12]
 8026688:	6013      	str	r3, [r2, #0]
            spi_flash_select_die_cmd(die);  // 选择芯片
 802668a:	68f8      	ldr	r0, [r7, #12]
 802668c:	f7ff ffa6 	bl	80265dc <spi_flash_select_die_cmd>
        }
    }
}
 8026690:	bf00      	nop
 8026692:	3710      	adds	r7, #16
 8026694:	46bd      	mov	sp, r7
 8026696:	bd80      	pop	{r7, pc}
 8026698:	20005188 	.word	0x20005188
 802669c:	2000519c 	.word	0x2000519c

080266a0 <spi_flash_read_id>:

// 读取 SPI Flash 的 ID（厂商ID和设备ID）
static void spi_flash_read_id(chip_id_t *chip_id)
{
 80266a0:	b580      	push	{r7, lr}
 80266a2:	b082      	sub	sp, #8
 80266a4:	af00      	add	r7, sp, #0
 80266a6:	6078      	str	r0, [r7, #4]
    spi_flash_select_chip();  // 选择 Flash 芯片
 80266a8:	f7ff fe2c 	bl	8026304 <spi_flash_select_chip>

    spi_flash_send_byte(_SPI_NAND_OP_READ_ID);  // 发送读取 ID 的指令
 80266ac:	209f      	movs	r0, #159	; 0x9f
 80266ae:	f7ff feeb 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(_SPI_NAND_ADDR_MANUFACTURE_ID);  // 发送读取厂商ID的指令
 80266b2:	2000      	movs	r0, #0
 80266b4:	f7ff fee8 	bl	8026488 <spi_flash_send_byte>

    chip_id->maker_id = spi_flash_read_byte();  // 读取厂商ID
 80266b8:	f7ff ff06 	bl	80264c8 <spi_flash_read_byte>
 80266bc:	4603      	mov	r3, r0
 80266be:	461a      	mov	r2, r3
 80266c0:	687b      	ldr	r3, [r7, #4]
 80266c2:	701a      	strb	r2, [r3, #0]
    chip_id->device_id = spi_flash_read_byte();  // 读取设备ID
 80266c4:	f7ff ff00 	bl	80264c8 <spi_flash_read_byte>
 80266c8:	4603      	mov	r3, r0
 80266ca:	461a      	mov	r2, r3
 80266cc:	687b      	ldr	r3, [r7, #4]
 80266ce:	705a      	strb	r2, [r3, #1]
    chip_id->third_id = spi_flash_read_byte();  // 读取第三个ID
 80266d0:	f7ff fefa 	bl	80264c8 <spi_flash_read_byte>
 80266d4:	4603      	mov	r3, r0
 80266d6:	461a      	mov	r2, r3
 80266d8:	687b      	ldr	r3, [r7, #4]
 80266da:	709a      	strb	r2, [r3, #2]
    chip_id->fourth_id = spi_flash_read_byte();  // 读取第四个ID
 80266dc:	f7ff fef4 	bl	80264c8 <spi_flash_read_byte>
 80266e0:	4603      	mov	r3, r0
 80266e2:	461a      	mov	r2, r3
 80266e4:	687b      	ldr	r3, [r7, #4]
 80266e6:	70da      	strb	r2, [r3, #3]
    chip_id->fifth_id = spi_flash_read_byte();  // 读取第五个ID
 80266e8:	f7ff feee 	bl	80264c8 <spi_flash_read_byte>
 80266ec:	4603      	mov	r3, r0
 80266ee:	461a      	mov	r2, r3
 80266f0:	687b      	ldr	r3, [r7, #4]
 80266f2:	711a      	strb	r2, [r3, #4]
    chip_id->sixth_id = spi_flash_read_byte();  // 读取第六个ID
 80266f4:	f7ff fee8 	bl	80264c8 <spi_flash_read_byte>
 80266f8:	4603      	mov	r3, r0
 80266fa:	461a      	mov	r2, r3
 80266fc:	687b      	ldr	r3, [r7, #4]
 80266fe:	715a      	strb	r2, [r3, #5]

    spi_flash_deselect_chip();  // 取消选择芯片
 8026700:	f7ff fe0c 	bl	802631c <spi_flash_deselect_chip>
}
 8026704:	bf00      	nop
 8026706:	3708      	adds	r7, #8
 8026708:	46bd      	mov	sp, r7
 802670a:	bd80      	pop	{r7, pc}

0802670c <spi_flash_chip_init>:

// SPI Flash 初始化
static void spi_flash_chip_init(void)
{
 802670c:	b580      	push	{r7, lr}
 802670e:	af00      	add	r7, sp, #0
    if(spi_conf.die_select_type) {
 8026710:	4b19      	ldr	r3, [pc, #100]	; (8026778 <spi_flash_chip_init+0x6c>)
 8026712:	7a9b      	ldrb	r3, [r3, #10]
 8026714:	2b00      	cmp	r3, #0
 8026716:	d019      	beq.n	802674c <spi_flash_chip_init+0x40>
        spi_flash_select_die_cmd(0);  // 选择第一个芯片
 8026718:	2000      	movs	r0, #0
 802671a:	f7ff ff5f 	bl	80265dc <spi_flash_select_die_cmd>
        if(spi_conf.mode_data != UNDEFINED_CMD)
 802671e:	4b16      	ldr	r3, [pc, #88]	; (8026778 <spi_flash_chip_init+0x6c>)
 8026720:	791b      	ldrb	r3, [r3, #4]
 8026722:	2bff      	cmp	r3, #255	; 0xff
 8026724:	d005      	beq.n	8026732 <spi_flash_chip_init+0x26>
            spi_flash_set_feature(_SPI_NAND_ADDR_FEATURE, spi_conf.mode_data);  // 设置 Flash 的特征值
 8026726:	4b14      	ldr	r3, [pc, #80]	; (8026778 <spi_flash_chip_init+0x6c>)
 8026728:	791b      	ldrb	r3, [r3, #4]
 802672a:	4619      	mov	r1, r3
 802672c:	20b0      	movs	r0, #176	; 0xb0
 802672e:	f7ff fed3 	bl	80264d8 <spi_flash_set_feature>
        if(spi_conf.unlock_data != UNDEFINED_CMD)
 8026732:	4b11      	ldr	r3, [pc, #68]	; (8026778 <spi_flash_chip_init+0x6c>)
 8026734:	795b      	ldrb	r3, [r3, #5]
 8026736:	2bff      	cmp	r3, #255	; 0xff
 8026738:	d005      	beq.n	8026746 <spi_flash_chip_init+0x3a>
            spi_flash_set_feature(_SPI_NAND_ADDR_PROTECT, spi_conf.unlock_data);  // 设置 Flash 的保护值
 802673a:	4b0f      	ldr	r3, [pc, #60]	; (8026778 <spi_flash_chip_init+0x6c>)
 802673c:	795b      	ldrb	r3, [r3, #5]
 802673e:	4619      	mov	r1, r3
 8026740:	20a0      	movs	r0, #160	; 0xa0
 8026742:	f7ff fec9 	bl	80264d8 <spi_flash_set_feature>
        spi_flash_select_die_cmd(1);  // 选择第二个芯片
 8026746:	2001      	movs	r0, #1
 8026748:	f7ff ff48 	bl	80265dc <spi_flash_select_die_cmd>
    }
    if(spi_conf.mode_data != UNDEFINED_CMD)
 802674c:	4b0a      	ldr	r3, [pc, #40]	; (8026778 <spi_flash_chip_init+0x6c>)
 802674e:	791b      	ldrb	r3, [r3, #4]
 8026750:	2bff      	cmp	r3, #255	; 0xff
 8026752:	d005      	beq.n	8026760 <spi_flash_chip_init+0x54>
        spi_flash_set_feature(_SPI_NAND_ADDR_FEATURE, spi_conf.mode_data);  // 设置 Flash 的特征值
 8026754:	4b08      	ldr	r3, [pc, #32]	; (8026778 <spi_flash_chip_init+0x6c>)
 8026756:	791b      	ldrb	r3, [r3, #4]
 8026758:	4619      	mov	r1, r3
 802675a:	20b0      	movs	r0, #176	; 0xb0
 802675c:	f7ff febc 	bl	80264d8 <spi_flash_set_feature>
    if(spi_conf.unlock_data != UNDEFINED_CMD)
 8026760:	4b05      	ldr	r3, [pc, #20]	; (8026778 <spi_flash_chip_init+0x6c>)
 8026762:	795b      	ldrb	r3, [r3, #5]
 8026764:	2bff      	cmp	r3, #255	; 0xff
 8026766:	d005      	beq.n	8026774 <spi_flash_chip_init+0x68>
        spi_flash_set_feature(_SPI_NAND_ADDR_PROTECT, spi_conf.unlock_data);  // 设置 Flash 的保护值
 8026768:	4b03      	ldr	r3, [pc, #12]	; (8026778 <spi_flash_chip_init+0x6c>)
 802676a:	795b      	ldrb	r3, [r3, #5]
 802676c:	4619      	mov	r1, r3
 802676e:	20a0      	movs	r0, #160	; 0xa0
 8026770:	f7ff feb2 	bl	80264d8 <spi_flash_set_feature>
}
 8026774:	bf00      	nop
 8026776:	bd80      	pop	{r7, pc}
 8026778:	20005188 	.word	0x20005188

0802677c <spi_flash_write_enable>:

// 启用 Flash 的写入使能
static void spi_flash_write_enable()
{
 802677c:	b580      	push	{r7, lr}
 802677e:	af00      	add	r7, sp, #0
    spi_flash_select_chip();  // 选择 Flash 芯片
 8026780:	f7ff fdc0 	bl	8026304 <spi_flash_select_chip>
    spi_flash_send_byte(_SPI_NAND_OP_WRITE_ENABLE);  // 发送写使能指令
 8026784:	2006      	movs	r0, #6
 8026786:	f7ff fe7f 	bl	8026488 <spi_flash_send_byte>
    spi_flash_deselect_chip();  // 取消选择芯片
 802678a:	f7ff fdc7 	bl	802631c <spi_flash_deselect_chip>
}
 802678e:	bf00      	nop
 8026790:	bd80      	pop	{r7, pc}
	...

08026794 <spi_flash_program_load>:

// 向 Flash 写入数据
static void spi_flash_program_load(uint8_t *buf, uint32_t page_size, uint32_t page)
{
 8026794:	b580      	push	{r7, lr}
 8026796:	b086      	sub	sp, #24
 8026798:	af00      	add	r7, sp, #0
 802679a:	60f8      	str	r0, [r7, #12]
 802679c:	60b9      	str	r1, [r7, #8]
 802679e:	607a      	str	r2, [r7, #4]
    uint32_t i;
    uint32_t addr = 0;
 80267a0:	2300      	movs	r3, #0
 80267a2:	613b      	str	r3, [r7, #16]
    spi_flash_select_chip();  // 选择 Flash 芯片
 80267a4:	f7ff fdae 	bl	8026304 <spi_flash_select_chip>

    spi_flash_send_byte(_SPI_NAND_OP_PROGRAM_LOAD_SINGLE);  // 发送写入数据的指令
 80267a8:	2002      	movs	r0, #2
 80267aa:	f7ff fe6d 	bl	8026488 <spi_flash_send_byte>

    if(spi_conf.plane_select_have) {
 80267ae:	4b1f      	ldr	r3, [pc, #124]	; (802682c <spi_flash_program_load+0x98>)
 80267b0:	7a5b      	ldrb	r3, [r3, #9]
 80267b2:	2b00      	cmp	r3, #0
 80267b4:	d018      	beq.n	80267e8 <spi_flash_program_load+0x54>
        if((page >> 6)& (0x1))
 80267b6:	687b      	ldr	r3, [r7, #4]
 80267b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80267bc:	2b00      	cmp	r3, #0
 80267be:	d009      	beq.n	80267d4 <spi_flash_program_load+0x40>
            spi_flash_send_byte(ADDR_2nd_CYCLE(addr) | (0x10));  // 发送地址的第二个字节
 80267c0:	693b      	ldr	r3, [r7, #16]
 80267c2:	0a1b      	lsrs	r3, r3, #8
 80267c4:	b2db      	uxtb	r3, r3
 80267c6:	f043 0310 	orr.w	r3, r3, #16
 80267ca:	b2db      	uxtb	r3, r3
 80267cc:	4618      	mov	r0, r3
 80267ce:	f7ff fe5b 	bl	8026488 <spi_flash_send_byte>
 80267d2:	e00f      	b.n	80267f4 <spi_flash_program_load+0x60>
        else
            spi_flash_send_byte(ADDR_2nd_CYCLE(addr) & (0xef));  // 发送地址的第二个字节
 80267d4:	693b      	ldr	r3, [r7, #16]
 80267d6:	0a1b      	lsrs	r3, r3, #8
 80267d8:	b2db      	uxtb	r3, r3
 80267da:	f023 0310 	bic.w	r3, r3, #16
 80267de:	b2db      	uxtb	r3, r3
 80267e0:	4618      	mov	r0, r3
 80267e2:	f7ff fe51 	bl	8026488 <spi_flash_send_byte>
 80267e6:	e005      	b.n	80267f4 <spi_flash_program_load+0x60>
    } else {
        spi_flash_send_byte(ADDR_2nd_CYCLE(addr));  // 发送地址的第二个字节
 80267e8:	693b      	ldr	r3, [r7, #16]
 80267ea:	0a1b      	lsrs	r3, r3, #8
 80267ec:	b2db      	uxtb	r3, r3
 80267ee:	4618      	mov	r0, r3
 80267f0:	f7ff fe4a 	bl	8026488 <spi_flash_send_byte>
    }

    spi_flash_send_byte(ADDR_1st_CYCLE(addr));  // 发送地址的第一个字节
 80267f4:	693b      	ldr	r3, [r7, #16]
 80267f6:	b2db      	uxtb	r3, r3
 80267f8:	4618      	mov	r0, r3
 80267fa:	f7ff fe45 	bl	8026488 <spi_flash_send_byte>

    for (i = 0; i < page_size; i++)
 80267fe:	2300      	movs	r3, #0
 8026800:	617b      	str	r3, [r7, #20]
 8026802:	e009      	b.n	8026818 <spi_flash_program_load+0x84>
        spi_flash_send_byte(buf[i]);  // 逐字节写入数据
 8026804:	68fa      	ldr	r2, [r7, #12]
 8026806:	697b      	ldr	r3, [r7, #20]
 8026808:	4413      	add	r3, r2
 802680a:	781b      	ldrb	r3, [r3, #0]
 802680c:	4618      	mov	r0, r3
 802680e:	f7ff fe3b 	bl	8026488 <spi_flash_send_byte>
    for (i = 0; i < page_size; i++)
 8026812:	697b      	ldr	r3, [r7, #20]
 8026814:	3301      	adds	r3, #1
 8026816:	617b      	str	r3, [r7, #20]
 8026818:	697a      	ldr	r2, [r7, #20]
 802681a:	68bb      	ldr	r3, [r7, #8]
 802681c:	429a      	cmp	r2, r3
 802681e:	d3f1      	bcc.n	8026804 <spi_flash_program_load+0x70>

    spi_flash_deselect_chip();  // 取消选择芯片
 8026820:	f7ff fd7c 	bl	802631c <spi_flash_deselect_chip>
}
 8026824:	bf00      	nop
 8026826:	3718      	adds	r7, #24
 8026828:	46bd      	mov	sp, r7
 802682a:	bd80      	pop	{r7, pc}
 802682c:	20005188 	.word	0x20005188

08026830 <spi_flash_write_page_async>:

// 异步写入页面数据到闪存
static void spi_flash_write_page_async(uint8_t *buf, uint32_t page, uint32_t page_size)
{
 8026830:	b580      	push	{r7, lr}
 8026832:	b084      	sub	sp, #16
 8026834:	af00      	add	r7, sp, #0
 8026836:	60f8      	str	r0, [r7, #12]
 8026838:	60b9      	str	r1, [r7, #8]
 802683a:	607a      	str	r2, [r7, #4]
    spi_flash_select_die(page);  // 选择闪存芯片
 802683c:	68b8      	ldr	r0, [r7, #8]
 802683e:	f7ff ff05 	bl	802664c <spi_flash_select_die>

    spi_flash_program_load(buf, page_size, page);  // 加载数据到写入缓冲区
 8026842:	68ba      	ldr	r2, [r7, #8]
 8026844:	6879      	ldr	r1, [r7, #4]
 8026846:	68f8      	ldr	r0, [r7, #12]
 8026848:	f7ff ffa4 	bl	8026794 <spi_flash_program_load>

    spi_flash_write_enable();  // 使能写入
 802684c:	f7ff ff96 	bl	802677c <spi_flash_write_enable>

    spi_flash_select_chip();  // 选择闪存芯片
 8026850:	f7ff fd58 	bl	8026304 <spi_flash_select_chip>
    spi_flash_send_byte(_SPI_NAND_OP_PROGRAM_EXECUTE);  // 发送写入执行命令
 8026854:	2010      	movs	r0, #16
 8026856:	f7ff fe17 	bl	8026488 <spi_flash_send_byte>
    flash_last_operation = FLASH_OP_WRITE;  // 记录上一次操作为写入
 802685a:	4b0d      	ldr	r3, [pc, #52]	; (8026890 <spi_flash_write_page_async+0x60>)
 802685c:	2202      	movs	r2, #2
 802685e:	601a      	str	r2, [r3, #0]
    spi_flash_send_byte(ADDR_3rd_CYCLE(page));  // 发送地址的第三个周期
 8026860:	68bb      	ldr	r3, [r7, #8]
 8026862:	0c1b      	lsrs	r3, r3, #16
 8026864:	b2db      	uxtb	r3, r3
 8026866:	4618      	mov	r0, r3
 8026868:	f7ff fe0e 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_2nd_CYCLE(page));  // 发送地址的第二个周期
 802686c:	68bb      	ldr	r3, [r7, #8]
 802686e:	0a1b      	lsrs	r3, r3, #8
 8026870:	b2db      	uxtb	r3, r3
 8026872:	4618      	mov	r0, r3
 8026874:	f7ff fe08 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_1st_CYCLE(page));  // 发送地址的第一个周期
 8026878:	68bb      	ldr	r3, [r7, #8]
 802687a:	b2db      	uxtb	r3, r3
 802687c:	4618      	mov	r0, r3
 802687e:	f7ff fe03 	bl	8026488 <spi_flash_send_byte>
    spi_flash_deselect_chip();  // 取消选择闪存芯片
 8026882:	f7ff fd4b 	bl	802631c <spi_flash_deselect_chip>
    // spi_flash_wait_operation_end();  // 等待操作结束

    // spi_flash_write_disable();  // 禁用写入
}
 8026886:	bf00      	nop
 8026888:	3710      	adds	r7, #16
 802688a:	46bd      	mov	sp, r7
 802688c:	bd80      	pop	{r7, pc}
 802688e:	bf00      	nop
 8026890:	20005198 	.word	0x20005198

08026894 <spi_flash_load_page_into_cache>:

// 将页面数据加载到缓存中
static uint32_t spi_flash_load_page_into_cache(uint32_t page)
{
 8026894:	b580      	push	{r7, lr}
 8026896:	b082      	sub	sp, #8
 8026898:	af00      	add	r7, sp, #0
 802689a:	6078      	str	r0, [r7, #4]
    spi_flash_select_die(page);  // 选择闪存芯片
 802689c:	6878      	ldr	r0, [r7, #4]
 802689e:	f7ff fed5 	bl	802664c <spi_flash_select_die>

    spi_flash_select_chip();  // 选择闪存芯片
 80268a2:	f7ff fd2f 	bl	8026304 <spi_flash_select_chip>
    spi_flash_send_byte(_SPI_NAND_OP_PAGE_READ);  // 发送页面读取命令
 80268a6:	2013      	movs	r0, #19
 80268a8:	f7ff fdee 	bl	8026488 <spi_flash_send_byte>
    flash_last_operation = FLASH_OP_READ;  // 记录上一次操作为读取
 80268ac:	4b0e      	ldr	r3, [pc, #56]	; (80268e8 <spi_flash_load_page_into_cache+0x54>)
 80268ae:	2203      	movs	r2, #3
 80268b0:	601a      	str	r2, [r3, #0]
    spi_flash_send_byte(ADDR_3rd_CYCLE(page));  // 发送地址的第三个周期
 80268b2:	687b      	ldr	r3, [r7, #4]
 80268b4:	0c1b      	lsrs	r3, r3, #16
 80268b6:	b2db      	uxtb	r3, r3
 80268b8:	4618      	mov	r0, r3
 80268ba:	f7ff fde5 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_2nd_CYCLE(page));  // 发送地址的第二个周期
 80268be:	687b      	ldr	r3, [r7, #4]
 80268c0:	0a1b      	lsrs	r3, r3, #8
 80268c2:	b2db      	uxtb	r3, r3
 80268c4:	4618      	mov	r0, r3
 80268c6:	f7ff fddf 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_1st_CYCLE(page));  // 发送地址的第一个周期
 80268ca:	687b      	ldr	r3, [r7, #4]
 80268cc:	b2db      	uxtb	r3, r3
 80268ce:	4618      	mov	r0, r3
 80268d0:	f7ff fdda 	bl	8026488 <spi_flash_send_byte>
    spi_flash_deselect_chip();  // 取消选择闪存芯片
 80268d4:	f7ff fd22 	bl	802631c <spi_flash_deselect_chip>

    return spi_flash_read_status();  // 读取状态寄存器的值
 80268d8:	f7ff fe34 	bl	8026544 <spi_flash_read_status>
 80268dc:	4603      	mov	r3, r0
}
 80268de:	4618      	mov	r0, r3
 80268e0:	3708      	adds	r7, #8
 80268e2:	46bd      	mov	sp, r7
 80268e4:	bd80      	pop	{r7, pc}
 80268e6:	bf00      	nop
 80268e8:	20005198 	.word	0x20005198

080268ec <spi_flash_read_page>:

// 读取页面数据
static uint32_t spi_flash_read_page(uint8_t *buf, uint32_t page, uint32_t data_size)
{
 80268ec:	b590      	push	{r4, r7, lr}
 80268ee:	b089      	sub	sp, #36	; 0x24
 80268f0:	af00      	add	r7, sp, #0
 80268f2:	60f8      	str	r0, [r7, #12]
 80268f4:	60b9      	str	r1, [r7, #8]
 80268f6:	607a      	str	r2, [r7, #4]
    uint32_t status = spi_flash_load_page_into_cache(page);  // 将页面数据加载到缓存中
 80268f8:	68b8      	ldr	r0, [r7, #8]
 80268fa:	f7ff ffcb 	bl	8026894 <spi_flash_load_page_into_cache>
 80268fe:	61b8      	str	r0, [r7, #24]
    uint32_t data_offset = 0;
 8026900:	2300      	movs	r3, #0
 8026902:	617b      	str	r3, [r7, #20]

    spi_flash_select_chip();  // 选择闪存芯片
 8026904:	f7ff fcfe 	bl	8026304 <spi_flash_select_chip>
    spi_flash_send_byte(_SPI_NAND_OP_READ_FROM_CACHE_SINGLE);  // 发送从缓存中读取数据的命令
 8026908:	2003      	movs	r0, #3
 802690a:	f7ff fdbd 	bl	8026488 <spi_flash_send_byte>

    if (spi_conf.read_dummy_prepend)
 802690e:	4b27      	ldr	r3, [pc, #156]	; (80269ac <spi_flash_read_page+0xc0>)
 8026910:	7a1b      	ldrb	r3, [r3, #8]
 8026912:	2b00      	cmp	r3, #0
 8026914:	d002      	beq.n	802691c <spi_flash_read_page+0x30>
        spi_flash_send_byte(FLASH_DUMMY_BYTE);  // 如果有前导字节，发送一个虚拟字节
 8026916:	20ff      	movs	r0, #255	; 0xff
 8026918:	f7ff fdb6 	bl	8026488 <spi_flash_send_byte>

    if (spi_conf.plane_select_have) {
 802691c:	4b23      	ldr	r3, [pc, #140]	; (80269ac <spi_flash_read_page+0xc0>)
 802691e:	7a5b      	ldrb	r3, [r3, #9]
 8026920:	2b00      	cmp	r3, #0
 8026922:	d018      	beq.n	8026956 <spi_flash_read_page+0x6a>
        if ((page >> 6) & (0x1))
 8026924:	68bb      	ldr	r3, [r7, #8]
 8026926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802692a:	2b00      	cmp	r3, #0
 802692c:	d009      	beq.n	8026942 <spi_flash_read_page+0x56>
            spi_flash_send_byte(ADDR_2nd_CYCLE(data_offset) | (0x10));  // 发送地址的第二个周期
 802692e:	697b      	ldr	r3, [r7, #20]
 8026930:	0a1b      	lsrs	r3, r3, #8
 8026932:	b2db      	uxtb	r3, r3
 8026934:	f043 0310 	orr.w	r3, r3, #16
 8026938:	b2db      	uxtb	r3, r3
 802693a:	4618      	mov	r0, r3
 802693c:	f7ff fda4 	bl	8026488 <spi_flash_send_byte>
 8026940:	e00f      	b.n	8026962 <spi_flash_read_page+0x76>
        else
            spi_flash_send_byte(ADDR_2nd_CYCLE(data_offset) & (0xef));  // 发送地址的第二个周期
 8026942:	697b      	ldr	r3, [r7, #20]
 8026944:	0a1b      	lsrs	r3, r3, #8
 8026946:	b2db      	uxtb	r3, r3
 8026948:	f023 0310 	bic.w	r3, r3, #16
 802694c:	b2db      	uxtb	r3, r3
 802694e:	4618      	mov	r0, r3
 8026950:	f7ff fd9a 	bl	8026488 <spi_flash_send_byte>
 8026954:	e005      	b.n	8026962 <spi_flash_read_page+0x76>
    } else {
        spi_flash_send_byte(ADDR_2nd_CYCLE(data_offset));  // 发送地址的第二个周期
 8026956:	697b      	ldr	r3, [r7, #20]
 8026958:	0a1b      	lsrs	r3, r3, #8
 802695a:	b2db      	uxtb	r3, r3
 802695c:	4618      	mov	r0, r3
 802695e:	f7ff fd93 	bl	8026488 <spi_flash_send_byte>
    }

    spi_flash_send_byte(ADDR_1st_CYCLE(data_offset));  // 发送地址的第一个周期
 8026962:	697b      	ldr	r3, [r7, #20]
 8026964:	b2db      	uxtb	r3, r3
 8026966:	4618      	mov	r0, r3
 8026968:	f7ff fd8e 	bl	8026488 <spi_flash_send_byte>

    if (!spi_conf.read_dummy_prepend)
 802696c:	4b0f      	ldr	r3, [pc, #60]	; (80269ac <spi_flash_read_page+0xc0>)
 802696e:	7a1b      	ldrb	r3, [r3, #8]
 8026970:	2b00      	cmp	r3, #0
 8026972:	d102      	bne.n	802697a <spi_flash_read_page+0x8e>
        spi_flash_send_byte(FLASH_DUMMY_BYTE);  // 如果没有前导字节，发送一个虚拟字节
 8026974:	20ff      	movs	r0, #255	; 0xff
 8026976:	f7ff fd87 	bl	8026488 <spi_flash_send_byte>

    for (uint32_t i = 0; i < data_size; i++)
 802697a:	2300      	movs	r3, #0
 802697c:	61fb      	str	r3, [r7, #28]
 802697e:	e009      	b.n	8026994 <spi_flash_read_page+0xa8>
        buf[i] = spi_flash_read_byte();  // 读取字节数据到缓冲区
 8026980:	68fa      	ldr	r2, [r7, #12]
 8026982:	69fb      	ldr	r3, [r7, #28]
 8026984:	18d4      	adds	r4, r2, r3
 8026986:	f7ff fd9f 	bl	80264c8 <spi_flash_read_byte>
 802698a:	4603      	mov	r3, r0
 802698c:	7023      	strb	r3, [r4, #0]
    for (uint32_t i = 0; i < data_size; i++)
 802698e:	69fb      	ldr	r3, [r7, #28]
 8026990:	3301      	adds	r3, #1
 8026992:	61fb      	str	r3, [r7, #28]
 8026994:	69fa      	ldr	r2, [r7, #28]
 8026996:	687b      	ldr	r3, [r7, #4]
 8026998:	429a      	cmp	r2, r3
 802699a:	d3f1      	bcc.n	8026980 <spi_flash_read_page+0x94>

    spi_flash_deselect_chip();  // 取消选择闪存芯片
 802699c:	f7ff fcbe 	bl	802631c <spi_flash_deselect_chip>
    return status;  // 返回状态寄存器的值
 80269a0:	69bb      	ldr	r3, [r7, #24]
}
 80269a2:	4618      	mov	r0, r3
 80269a4:	3724      	adds	r7, #36	; 0x24
 80269a6:	46bd      	mov	sp, r7
 80269a8:	bd90      	pop	{r4, r7, pc}
 80269aa:	bf00      	nop
 80269ac:	20005188 	.word	0x20005188

080269b0 <spi_flash_read_spare_data>:

// 读取备用数据
static uint32_t spi_flash_read_spare_data(uint8_t *buf, uint32_t page, uint32_t offset, uint32_t data_size)
{
 80269b0:	b590      	push	{r4, r7, lr}
 80269b2:	b087      	sub	sp, #28
 80269b4:	af00      	add	r7, sp, #0
 80269b6:	60f8      	str	r0, [r7, #12]
 80269b8:	60b9      	str	r1, [r7, #8]
 80269ba:	607a      	str	r2, [r7, #4]
 80269bc:	603b      	str	r3, [r7, #0]
    uint32_t status;

    spi_flash_select_die(page);  // 选择闪存芯片
 80269be:	68b8      	ldr	r0, [r7, #8]
 80269c0:	f7ff fe44 	bl	802664c <spi_flash_select_die>

    spi_flash_select_chip();  // 选择闪存芯片
 80269c4:	f7ff fc9e 	bl	8026304 <spi_flash_select_chip>
    spi_flash_send_byte(_SPI_NAND_OP_PAGE_READ);  // 发送页面读取命令
 80269c8:	2013      	movs	r0, #19
 80269ca:	f7ff fd5d 	bl	8026488 <spi_flash_send_byte>
    flash_last_operation = FLASH_OP_SPARE;  // 记录上一次操作为备用
 80269ce:	4b38      	ldr	r3, [pc, #224]	; (8026ab0 <spi_flash_read_spare_data+0x100>)
 80269d0:	2204      	movs	r2, #4
 80269d2:	601a      	str	r2, [r3, #0]
    spi_flash_send_byte(ADDR_3rd_CYCLE(page));  // 发送地址的第三个周期
 80269d4:	68bb      	ldr	r3, [r7, #8]
 80269d6:	0c1b      	lsrs	r3, r3, #16
 80269d8:	b2db      	uxtb	r3, r3
 80269da:	4618      	mov	r0, r3
 80269dc:	f7ff fd54 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_2nd_CYCLE(page));  // 发送地址的第二个周期
 80269e0:	68bb      	ldr	r3, [r7, #8]
 80269e2:	0a1b      	lsrs	r3, r3, #8
 80269e4:	b2db      	uxtb	r3, r3
 80269e6:	4618      	mov	r0, r3
 80269e8:	f7ff fd4e 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_1st_CYCLE(page));  // 发送地址的第一个周期
 80269ec:	68bb      	ldr	r3, [r7, #8]
 80269ee:	b2db      	uxtb	r3, r3
 80269f0:	4618      	mov	r0, r3
 80269f2:	f7ff fd49 	bl	8026488 <spi_flash_send_byte>
    spi_flash_deselect_chip();  // 取消选择闪存芯片
 80269f6:	f7ff fc91 	bl	802631c <spi_flash_deselect_chip>
    status = spi_flash_read_status();  // 读取状态寄存器的值
 80269fa:	f7ff fda3 	bl	8026544 <spi_flash_read_status>
 80269fe:	6138      	str	r0, [r7, #16]

    spi_flash_select_chip();  // 选择闪存芯片
 8026a00:	f7ff fc80 	bl	8026304 <spi_flash_select_chip>
    spi_flash_send_byte(_SPI_NAND_OP_READ_FROM_CACHE_SINGLE);  // 发送从缓存中读取数据的命令
 8026a04:	2003      	movs	r0, #3
 8026a06:	f7ff fd3f 	bl	8026488 <spi_flash_send_byte>

    if (spi_conf.read_dummy_prepend)
 8026a0a:	4b2a      	ldr	r3, [pc, #168]	; (8026ab4 <spi_flash_read_spare_data+0x104>)
 8026a0c:	7a1b      	ldrb	r3, [r3, #8]
 8026a0e:	2b00      	cmp	r3, #0
 8026a10:	d002      	beq.n	8026a18 <spi_flash_read_spare_data+0x68>
        spi_flash_send_byte(FLASH_DUMMY_BYTE);  // 如果有前导字节，发送一个虚拟字节
 8026a12:	20ff      	movs	r0, #255	; 0xff
 8026a14:	f7ff fd38 	bl	8026488 <spi_flash_send_byte>

    offset += spi_conf.spare_offset;
 8026a18:	4b26      	ldr	r3, [pc, #152]	; (8026ab4 <spi_flash_read_spare_data+0x104>)
 8026a1a:	681b      	ldr	r3, [r3, #0]
 8026a1c:	687a      	ldr	r2, [r7, #4]
 8026a1e:	4413      	add	r3, r2
 8026a20:	607b      	str	r3, [r7, #4]
    if (spi_conf.plane_select_have) {
 8026a22:	4b24      	ldr	r3, [pc, #144]	; (8026ab4 <spi_flash_read_spare_data+0x104>)
 8026a24:	7a5b      	ldrb	r3, [r3, #9]
 8026a26:	2b00      	cmp	r3, #0
 8026a28:	d018      	beq.n	8026a5c <spi_flash_read_spare_data+0xac>
        if ((page >> 6) & (0x1))
 8026a2a:	68bb      	ldr	r3, [r7, #8]
 8026a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8026a30:	2b00      	cmp	r3, #0
 8026a32:	d009      	beq.n	8026a48 <spi_flash_read_spare_data+0x98>
            spi_flash_send_byte(ADDR_2nd_CYCLE(offset) | (0x10));  // 发送地址的第二个周期
 8026a34:	687b      	ldr	r3, [r7, #4]
 8026a36:	0a1b      	lsrs	r3, r3, #8
 8026a38:	b2db      	uxtb	r3, r3
 8026a3a:	f043 0310 	orr.w	r3, r3, #16
 8026a3e:	b2db      	uxtb	r3, r3
 8026a40:	4618      	mov	r0, r3
 8026a42:	f7ff fd21 	bl	8026488 <spi_flash_send_byte>
 8026a46:	e00f      	b.n	8026a68 <spi_flash_read_spare_data+0xb8>
        else
            spi_flash_send_byte(ADDR_2nd_CYCLE(offset) & (0xef));  // 发送地址的第二个周期
 8026a48:	687b      	ldr	r3, [r7, #4]
 8026a4a:	0a1b      	lsrs	r3, r3, #8
 8026a4c:	b2db      	uxtb	r3, r3
 8026a4e:	f023 0310 	bic.w	r3, r3, #16
 8026a52:	b2db      	uxtb	r3, r3
 8026a54:	4618      	mov	r0, r3
 8026a56:	f7ff fd17 	bl	8026488 <spi_flash_send_byte>
 8026a5a:	e005      	b.n	8026a68 <spi_flash_read_spare_data+0xb8>
    } else {
        spi_flash_send_byte(ADDR_2nd_CYCLE(offset));  // 发送地址的第二个周期
 8026a5c:	687b      	ldr	r3, [r7, #4]
 8026a5e:	0a1b      	lsrs	r3, r3, #8
 8026a60:	b2db      	uxtb	r3, r3
 8026a62:	4618      	mov	r0, r3
 8026a64:	f7ff fd10 	bl	8026488 <spi_flash_send_byte>
    }
    spi_flash_send_byte(ADDR_1st_CYCLE(offset));  // 发送地址的第一个周期
 8026a68:	687b      	ldr	r3, [r7, #4]
 8026a6a:	b2db      	uxtb	r3, r3
 8026a6c:	4618      	mov	r0, r3
 8026a6e:	f7ff fd0b 	bl	8026488 <spi_flash_send_byte>

    if (!spi_conf.read_dummy_prepend)
 8026a72:	4b10      	ldr	r3, [pc, #64]	; (8026ab4 <spi_flash_read_spare_data+0x104>)
 8026a74:	7a1b      	ldrb	r3, [r3, #8]
 8026a76:	2b00      	cmp	r3, #0
 8026a78:	d102      	bne.n	8026a80 <spi_flash_read_spare_data+0xd0>
        spi_flash_send_byte(FLASH_DUMMY_BYTE);  // 如果没有前导字节，发送一个虚拟字节
 8026a7a:	20ff      	movs	r0, #255	; 0xff
 8026a7c:	f7ff fd04 	bl	8026488 <spi_flash_send_byte>

    for (uint32_t i = 0; i < data_size; i++)
 8026a80:	2300      	movs	r3, #0
 8026a82:	617b      	str	r3, [r7, #20]
 8026a84:	e009      	b.n	8026a9a <spi_flash_read_spare_data+0xea>
        buf[i] = spi_flash_read_byte();  // 读取字节数据到缓冲区
 8026a86:	68fa      	ldr	r2, [r7, #12]
 8026a88:	697b      	ldr	r3, [r7, #20]
 8026a8a:	18d4      	adds	r4, r2, r3
 8026a8c:	f7ff fd1c 	bl	80264c8 <spi_flash_read_byte>
 8026a90:	4603      	mov	r3, r0
 8026a92:	7023      	strb	r3, [r4, #0]
    for (uint32_t i = 0; i < data_size; i++)
 8026a94:	697b      	ldr	r3, [r7, #20]
 8026a96:	3301      	adds	r3, #1
 8026a98:	617b      	str	r3, [r7, #20]
 8026a9a:	697a      	ldr	r2, [r7, #20]
 8026a9c:	683b      	ldr	r3, [r7, #0]
 8026a9e:	429a      	cmp	r2, r3
 8026aa0:	d3f1      	bcc.n	8026a86 <spi_flash_read_spare_data+0xd6>

    spi_flash_deselect_chip();  // 取消选择闪存芯片
 8026aa2:	f7ff fc3b 	bl	802631c <spi_flash_deselect_chip>
    return status;  // 返回状态寄存器的值
 8026aa6:	693b      	ldr	r3, [r7, #16]
}
 8026aa8:	4618      	mov	r0, r3
 8026aaa:	371c      	adds	r7, #28
 8026aac:	46bd      	mov	sp, r7
 8026aae:	bd90      	pop	{r4, r7, pc}
 8026ab0:	20005198 	.word	0x20005198
 8026ab4:	20005188 	.word	0x20005188

08026ab8 <spi_flash_erase_block>:

// 擦除块
static uint32_t spi_flash_erase_block(uint32_t page)
{
 8026ab8:	b580      	push	{r7, lr}
 8026aba:	b082      	sub	sp, #8
 8026abc:	af00      	add	r7, sp, #0
 8026abe:	6078      	str	r0, [r7, #4]
    spi_flash_select_die(page);  // 选择闪存芯片
 8026ac0:	6878      	ldr	r0, [r7, #4]
 8026ac2:	f7ff fdc3 	bl	802664c <spi_flash_select_die>

    spi_flash_write_enable();  // 使能写入
 8026ac6:	f7ff fe59 	bl	802677c <spi_flash_write_enable>

    spi_flash_select_chip();  // 选择闪存芯片
 8026aca:	f7ff fc1b 	bl	8026304 <spi_flash_select_chip>

    spi_flash_send_byte(_SPI_NAND_OP_BLOCK_ERASE);  // 发送块擦除命令
 8026ace:	20d8      	movs	r0, #216	; 0xd8
 8026ad0:	f7ff fcda 	bl	8026488 <spi_flash_send_byte>
    flash_last_operation = FLASH_OP_ERASE;  // 记录上一次操作为擦除
 8026ad4:	4b0e      	ldr	r3, [pc, #56]	; (8026b10 <spi_flash_erase_block+0x58>)
 8026ad6:	2201      	movs	r2, #1
 8026ad8:	601a      	str	r2, [r3, #0]

    spi_flash_send_byte(ADDR_3rd_CYCLE(page));  // 发送地址的第三个周期
 8026ada:	687b      	ldr	r3, [r7, #4]
 8026adc:	0c1b      	lsrs	r3, r3, #16
 8026ade:	b2db      	uxtb	r3, r3
 8026ae0:	4618      	mov	r0, r3
 8026ae2:	f7ff fcd1 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_2nd_CYCLE(page));  // 发送地址的第二个周期
 8026ae6:	687b      	ldr	r3, [r7, #4]
 8026ae8:	0a1b      	lsrs	r3, r3, #8
 8026aea:	b2db      	uxtb	r3, r3
 8026aec:	4618      	mov	r0, r3
 8026aee:	f7ff fccb 	bl	8026488 <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_1st_CYCLE(page));  // 发送地址的第一个周期
 8026af2:	687b      	ldr	r3, [r7, #4]
 8026af4:	b2db      	uxtb	r3, r3
 8026af6:	4618      	mov	r0, r3
 8026af8:	f7ff fcc6 	bl	8026488 <spi_flash_send_byte>

    spi_flash_deselect_chip();  // 取消选择闪存芯片
 8026afc:	f7ff fc0e 	bl	802631c <spi_flash_deselect_chip>

    return spi_flash_read_status();  // 读取状态寄存器的值
 8026b00:	f7ff fd20 	bl	8026544 <spi_flash_read_status>
 8026b04:	4603      	mov	r3, r0
}
 8026b06:	4618      	mov	r0, r3
 8026b08:	3708      	adds	r7, #8
 8026b0a:	46bd      	mov	sp, r7
 8026b0c:	bd80      	pop	{r7, pc}
 8026b0e:	bf00      	nop
 8026b10:	20005198 	.word	0x20005198

08026b14 <spi_flash_is_bb_supported>:

// 检查是否支持坏块检测
static inline bool spi_flash_is_bb_supported()
{
 8026b14:	b480      	push	{r7}
 8026b16:	af00      	add	r7, sp, #0
    return true;
 8026b18:	2301      	movs	r3, #1
}
 8026b1a:	4618      	mov	r0, r3
 8026b1c:	46bd      	mov	sp, r7
 8026b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026b22:	4770      	bx	lr

08026b24 <spi_flash_gpio_init>:

static spi_conf_t spi_conf;

// 初始化SPI Flash的GPIO引脚
static void spi_flash_gpio_init()
{
 8026b24:	b580      	push	{r7, lr}
 8026b26:	af00      	add	r7, sp, #0
	HAL_SPI_MspInit(&hspi1);
 8026b28:	4802      	ldr	r0, [pc, #8]	; (8026b34 <spi_flash_gpio_init+0x10>)
 8026b2a:	f7ff fa95 	bl	8026058 <HAL_SPI_MspInit>
}
 8026b2e:	bf00      	nop
 8026b30:	bd80      	pop	{r7, pc}
 8026b32:	bf00      	nop
 8026b34:	20005130 	.word	0x20005130

08026b38 <spi_flash_gpio_uninit>:

// 取消初始化SPI Flash的GPIO引脚
static void spi_flash_gpio_uninit()
{
 8026b38:	b580      	push	{r7, lr}
 8026b3a:	af00      	add	r7, sp, #0
	HAL_SPI_MspDeInit(&hspi1);
 8026b3c:	4802      	ldr	r0, [pc, #8]	; (8026b48 <spi_flash_gpio_uninit+0x10>)
 8026b3e:	f7ff fafb 	bl	8026138 <HAL_SPI_MspDeInit>
}
 8026b42:	bf00      	nop
 8026b44:	bd80      	pop	{r7, pc}
 8026b46:	bf00      	nop
 8026b48:	20005130 	.word	0x20005130

08026b4c <spi_flash_select_chip>:

static inline void spi_flash_select_chip()
{
 8026b4c:	b580      	push	{r7, lr}
 8026b4e:	af00      	add	r7, sp, #0
//    GPIO_ResetBits(GPIOA, SPI_FLASH_CS_PIN);
   	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI_FLASH_CS_PIN, GPIO_PIN_RESET);
 8026b50:	2200      	movs	r2, #0
 8026b52:	2110      	movs	r1, #16
 8026b54:	4802      	ldr	r0, [pc, #8]	; (8026b60 <spi_flash_select_chip+0x14>)
 8026b56:	f001 fd43 	bl	80285e0 <HAL_GPIO_WritePin>
}
 8026b5a:	bf00      	nop
 8026b5c:	bd80      	pop	{r7, pc}
 8026b5e:	bf00      	nop
 8026b60:	40020000 	.word	0x40020000

08026b64 <spi_flash_deselect_chip>:

static inline void spi_flash_deselect_chip()
{
 8026b64:	b580      	push	{r7, lr}
 8026b66:	af00      	add	r7, sp, #0
//    GPIO_SetBits(GPIOA, SPI_FLASH_CS_PIN);
  	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI_FLASH_CS_PIN, GPIO_PIN_SET);
 8026b68:	2201      	movs	r2, #1
 8026b6a:	2110      	movs	r1, #16
 8026b6c:	4802      	ldr	r0, [pc, #8]	; (8026b78 <spi_flash_deselect_chip+0x14>)
 8026b6e:	f001 fd37 	bl	80285e0 <HAL_GPIO_WritePin>
}
 8026b72:	bf00      	nop
 8026b74:	bd80      	pop	{r7, pc}
 8026b76:	bf00      	nop
 8026b78:	40020000 	.word	0x40020000

08026b7c <spi_flash_get_baud_rate_prescaler>:

static uint16_t spi_flash_get_baud_rate_prescaler(uint32_t spi_freq_khz)
{
 8026b7c:	b480      	push	{r7}
 8026b7e:	b085      	sub	sp, #20
 8026b80:	af00      	add	r7, sp, #0
 8026b82:	6078      	str	r0, [r7, #4]
    uint32_t system_clock_khz = SystemCoreClock / 1000;
 8026b84:	4b1f      	ldr	r3, [pc, #124]	; (8026c04 <spi_flash_get_baud_rate_prescaler+0x88>)
 8026b86:	681b      	ldr	r3, [r3, #0]
 8026b88:	4a1f      	ldr	r2, [pc, #124]	; (8026c08 <spi_flash_get_baud_rate_prescaler+0x8c>)
 8026b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8026b8e:	099b      	lsrs	r3, r3, #6
 8026b90:	60fb      	str	r3, [r7, #12]

    if (spi_freq_khz >= system_clock_khz / 2)
 8026b92:	68fb      	ldr	r3, [r7, #12]
 8026b94:	085b      	lsrs	r3, r3, #1
 8026b96:	687a      	ldr	r2, [r7, #4]
 8026b98:	429a      	cmp	r2, r3
 8026b9a:	d301      	bcc.n	8026ba0 <spi_flash_get_baud_rate_prescaler+0x24>
         return SPI_BAUDRATEPRESCALER_2;
 8026b9c:	2300      	movs	r3, #0
 8026b9e:	e02a      	b.n	8026bf6 <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 4)
 8026ba0:	68fb      	ldr	r3, [r7, #12]
 8026ba2:	089b      	lsrs	r3, r3, #2
 8026ba4:	687a      	ldr	r2, [r7, #4]
 8026ba6:	429a      	cmp	r2, r3
 8026ba8:	d301      	bcc.n	8026bae <spi_flash_get_baud_rate_prescaler+0x32>
         return SPI_BAUDRATEPRESCALER_4;
 8026baa:	2308      	movs	r3, #8
 8026bac:	e023      	b.n	8026bf6 <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 8)
 8026bae:	68fb      	ldr	r3, [r7, #12]
 8026bb0:	08db      	lsrs	r3, r3, #3
 8026bb2:	687a      	ldr	r2, [r7, #4]
 8026bb4:	429a      	cmp	r2, r3
 8026bb6:	d301      	bcc.n	8026bbc <spi_flash_get_baud_rate_prescaler+0x40>
         return SPI_BAUDRATEPRESCALER_8;
 8026bb8:	2310      	movs	r3, #16
 8026bba:	e01c      	b.n	8026bf6 <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 16)
 8026bbc:	68fb      	ldr	r3, [r7, #12]
 8026bbe:	091b      	lsrs	r3, r3, #4
 8026bc0:	687a      	ldr	r2, [r7, #4]
 8026bc2:	429a      	cmp	r2, r3
 8026bc4:	d301      	bcc.n	8026bca <spi_flash_get_baud_rate_prescaler+0x4e>
         return SPI_BAUDRATEPRESCALER_16;
 8026bc6:	2318      	movs	r3, #24
 8026bc8:	e015      	b.n	8026bf6 <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 32)
 8026bca:	68fb      	ldr	r3, [r7, #12]
 8026bcc:	095b      	lsrs	r3, r3, #5
 8026bce:	687a      	ldr	r2, [r7, #4]
 8026bd0:	429a      	cmp	r2, r3
 8026bd2:	d301      	bcc.n	8026bd8 <spi_flash_get_baud_rate_prescaler+0x5c>
         return SPI_BAUDRATEPRESCALER_32;
 8026bd4:	2320      	movs	r3, #32
 8026bd6:	e00e      	b.n	8026bf6 <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 64)
 8026bd8:	68fb      	ldr	r3, [r7, #12]
 8026bda:	099b      	lsrs	r3, r3, #6
 8026bdc:	687a      	ldr	r2, [r7, #4]
 8026bde:	429a      	cmp	r2, r3
 8026be0:	d301      	bcc.n	8026be6 <spi_flash_get_baud_rate_prescaler+0x6a>
          return SPI_BAUDRATEPRESCALER_64;
 8026be2:	2328      	movs	r3, #40	; 0x28
 8026be4:	e007      	b.n	8026bf6 <spi_flash_get_baud_rate_prescaler+0x7a>
    else if (spi_freq_khz >= system_clock_khz / 128)
 8026be6:	68fb      	ldr	r3, [r7, #12]
 8026be8:	09db      	lsrs	r3, r3, #7
 8026bea:	687a      	ldr	r2, [r7, #4]
 8026bec:	429a      	cmp	r2, r3
 8026bee:	d301      	bcc.n	8026bf4 <spi_flash_get_baud_rate_prescaler+0x78>
          return SPI_BAUDRATEPRESCALER_128;
 8026bf0:	2330      	movs	r3, #48	; 0x30
 8026bf2:	e000      	b.n	8026bf6 <spi_flash_get_baud_rate_prescaler+0x7a>
    else
          return SPI_BAUDRATEPRESCALER_256;
 8026bf4:	2338      	movs	r3, #56	; 0x38
}
 8026bf6:	4618      	mov	r0, r3
 8026bf8:	3714      	adds	r7, #20
 8026bfa:	46bd      	mov	sp, r7
 8026bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026c00:	4770      	bx	lr
 8026c02:	bf00      	nop
 8026c04:	20000138 	.word	0x20000138
 8026c08:	10624dd3 	.word	0x10624dd3

08026c0c <spi_flash_init>:

// 初始化SPI Flash
static int spi_flash_init(void *conf, uint32_t conf_size)
{
 8026c0c:	b590      	push	{r4, r7, lr}
 8026c0e:	b08f      	sub	sp, #60	; 0x3c
 8026c10:	af00      	add	r7, sp, #0
 8026c12:	6078      	str	r0, [r7, #4]
 8026c14:	6039      	str	r1, [r7, #0]
    SPI_InitTypeDef spi_init;

    if (conf_size < sizeof(spi_conf_t))
 8026c16:	683b      	ldr	r3, [r7, #0]
 8026c18:	2b0c      	cmp	r3, #12
 8026c1a:	d802      	bhi.n	8026c22 <spi_flash_init+0x16>
        return -1; 
 8026c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8026c20:	e04a      	b.n	8026cb8 <spi_flash_init+0xac>

    spi_conf = *(spi_conf_t *)conf;
 8026c22:	4b27      	ldr	r3, [pc, #156]	; (8026cc0 <spi_flash_init+0xb4>)
 8026c24:	687a      	ldr	r2, [r7, #4]
 8026c26:	4614      	mov	r4, r2
 8026c28:	6820      	ldr	r0, [r4, #0]
 8026c2a:	6861      	ldr	r1, [r4, #4]
 8026c2c:	68a2      	ldr	r2, [r4, #8]
 8026c2e:	c307      	stmia	r3!, {r0, r1, r2}
 8026c30:	7b22      	ldrb	r2, [r4, #12]
 8026c32:	701a      	strb	r2, [r3, #0]

    spi_flash_gpio_init();
 8026c34:	f7ff ff76 	bl	8026b24 <spi_flash_gpio_init>

    spi_flash_deselect_chip();
 8026c38:	f7ff ff94 	bl	8026b64 <spi_flash_deselect_chip>

    /* 配置SPI */
    hspi1.Instance = SPI1;
 8026c3c:	4b21      	ldr	r3, [pc, #132]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c3e:	4a22      	ldr	r2, [pc, #136]	; (8026cc8 <spi_flash_init+0xbc>)
 8026c40:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8026c42:	4b20      	ldr	r3, [pc, #128]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8026c48:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8026c4a:	4b1e      	ldr	r3, [pc, #120]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c4c:	2200      	movs	r2, #0
 8026c4e:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8026c50:	4b1c      	ldr	r3, [pc, #112]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c52:	2200      	movs	r2, #0
 8026c54:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8026c56:	4b1b      	ldr	r3, [pc, #108]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c58:	2202      	movs	r2, #2
 8026c5a:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8026c5c:	4b19      	ldr	r3, [pc, #100]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c5e:	2201      	movs	r2, #1
 8026c60:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8026c62:	4b18      	ldr	r3, [pc, #96]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026c68:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = spi_flash_get_baud_rate_prescaler(spi_conf.freq);
 8026c6a:	4b15      	ldr	r3, [pc, #84]	; (8026cc0 <spi_flash_init+0xb4>)
 8026c6c:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8026c70:	4618      	mov	r0, r3
 8026c72:	f7ff ff83 	bl	8026b7c <spi_flash_get_baud_rate_prescaler>
 8026c76:	4603      	mov	r3, r0
 8026c78:	461a      	mov	r2, r3
 8026c7a:	4b12      	ldr	r3, [pc, #72]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c7c:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8026c7e:	4b11      	ldr	r3, [pc, #68]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c80:	2200      	movs	r2, #0
 8026c82:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8026c84:	4b0f      	ldr	r3, [pc, #60]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c86:	2200      	movs	r2, #0
 8026c88:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8026c8a:	4b0e      	ldr	r3, [pc, #56]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c8c:	2200      	movs	r2, #0
 8026c8e:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 8026c90:	4b0c      	ldr	r3, [pc, #48]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c92:	2207      	movs	r2, #7
 8026c94:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8026c96:	480b      	ldr	r0, [pc, #44]	; (8026cc4 <spi_flash_init+0xb8>)
 8026c98:	f003 ffed 	bl	802ac76 <HAL_SPI_Init>
 8026c9c:	4603      	mov	r3, r0
 8026c9e:	2b00      	cmp	r3, #0
 8026ca0:	d001      	beq.n	8026ca6 <spi_flash_init+0x9a>
    {
      Error_Handler();
 8026ca2:	f7fc fe6d 	bl	8023980 <Error_Handler>
    }  // 根据以上配置初始化SPI1

    /* 使能SPI */
//    SPI_Cmd(SPI1, ENABLE);
    __HAL_SPI_ENABLE(&hspi1); // 初始化SPI Flash芯片
 8026ca6:	4b07      	ldr	r3, [pc, #28]	; (8026cc4 <spi_flash_init+0xb8>)
 8026ca8:	681b      	ldr	r3, [r3, #0]
 8026caa:	681a      	ldr	r2, [r3, #0]
 8026cac:	4b05      	ldr	r3, [pc, #20]	; (8026cc4 <spi_flash_init+0xb8>)
 8026cae:	681b      	ldr	r3, [r3, #0]
 8026cb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8026cb4:	601a      	str	r2, [r3, #0]

    return 0;
 8026cb6:	2300      	movs	r3, #0
}
 8026cb8:	4618      	mov	r0, r3
 8026cba:	373c      	adds	r7, #60	; 0x3c
 8026cbc:	46bd      	mov	sp, r7
 8026cbe:	bd90      	pop	{r4, r7, pc}
 8026cc0:	200051a0 	.word	0x200051a0
 8026cc4:	20005130 	.word	0x20005130
 8026cc8:	40013000 	.word	0x40013000

08026ccc <spi_flash_uninit>:

// 取消初始化SPI Flash
static void spi_flash_uninit()
{
 8026ccc:	b580      	push	{r7, lr}
 8026cce:	af00      	add	r7, sp, #0
    spi_flash_gpio_uninit();
 8026cd0:	f7ff ff32 	bl	8026b38 <spi_flash_gpio_uninit>
    /* 禁用SPI */
    __HAL_SPI_DISABLE(&hspi1);
 8026cd4:	4b04      	ldr	r3, [pc, #16]	; (8026ce8 <spi_flash_uninit+0x1c>)
 8026cd6:	681b      	ldr	r3, [r3, #0]
 8026cd8:	681a      	ldr	r2, [r3, #0]
 8026cda:	4b03      	ldr	r3, [pc, #12]	; (8026ce8 <spi_flash_uninit+0x1c>)
 8026cdc:	681b      	ldr	r3, [r3, #0]
 8026cde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8026ce2:	601a      	str	r2, [r3, #0]
}
 8026ce4:	bf00      	nop
 8026ce6:	bd80      	pop	{r7, pc}
 8026ce8:	20005130 	.word	0x20005130

08026cec <spi_flash_send_byte>:

// 发送一个字节到SPI Flash并返回接收到的字节
static uint8_t spi_flash_send_byte(uint8_t byte)
{
 8026cec:	b580      	push	{r7, lr}
 8026cee:	b086      	sub	sp, #24
 8026cf0:	af02      	add	r7, sp, #8
 8026cf2:	4603      	mov	r3, r0
 8026cf4:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout = 0x1000000;
 8026cf6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8026cfa:	60fb      	str	r3, [r7, #12]
  uint8_t rx_byte = 0X00;
 8026cfc:	2300      	movs	r3, #0
 8026cfe:	72fb      	strb	r3, [r7, #11]

  if(HAL_SPI_TransmitReceive(&hspi1, &byte, &rx_byte, 1, timeout) != HAL_OK)
 8026d00:	f107 020b 	add.w	r2, r7, #11
 8026d04:	1df9      	adds	r1, r7, #7
 8026d06:	68fb      	ldr	r3, [r7, #12]
 8026d08:	9300      	str	r3, [sp, #0]
 8026d0a:	2301      	movs	r3, #1
 8026d0c:	4806      	ldr	r0, [pc, #24]	; (8026d28 <spi_flash_send_byte+0x3c>)
 8026d0e:	f004 f863 	bl	802add8 <HAL_SPI_TransmitReceive>
 8026d12:	4603      	mov	r3, r0
 8026d14:	2b00      	cmp	r3, #0
 8026d16:	d001      	beq.n	8026d1c <spi_flash_send_byte+0x30>
   {
	   rx_byte = 0XFF;
 8026d18:	23ff      	movs	r3, #255	; 0xff
 8026d1a:	72fb      	strb	r3, [r7, #11]
   }

  return rx_byte;
 8026d1c:	7afb      	ldrb	r3, [r7, #11]
}
 8026d1e:	4618      	mov	r0, r3
 8026d20:	3710      	adds	r7, #16
 8026d22:	46bd      	mov	sp, r7
 8026d24:	bd80      	pop	{r7, pc}
 8026d26:	bf00      	nop
 8026d28:	20005130 	.word	0x20005130

08026d2c <spi_flash_read_byte>:

// 从SPI Flash中读取一个字节
static inline uint8_t spi_flash_read_byte()
{
 8026d2c:	b580      	push	{r7, lr}
 8026d2e:	af00      	add	r7, sp, #0
    return spi_flash_send_byte(FLASH_DUMMY_BYTE);
 8026d30:	20a5      	movs	r0, #165	; 0xa5
 8026d32:	f7ff ffdb 	bl	8026cec <spi_flash_send_byte>
 8026d36:	4603      	mov	r3, r0
}
 8026d38:	4618      	mov	r0, r3
 8026d3a:	bd80      	pop	{r7, pc}

08026d3c <spi_flash_read_status>:

// 读取SPI Flash的状态寄存器值
static uint32_t spi_flash_read_status()
{
 8026d3c:	b580      	push	{r7, lr}
 8026d3e:	b082      	sub	sp, #8
 8026d40:	af00      	add	r7, sp, #0
    uint8_t status;
    uint32_t flash_status = FLASH_STATUS_READY;
 8026d42:	2300      	movs	r3, #0
 8026d44:	607b      	str	r3, [r7, #4]

    spi_flash_select_chip();
 8026d46:	f7ff ff01 	bl	8026b4c <spi_flash_select_chip>

    spi_flash_send_byte(spi_conf.status_cmd);
 8026d4a:	4b16      	ldr	r3, [pc, #88]	; (8026da4 <spi_flash_read_status+0x68>)
 8026d4c:	799b      	ldrb	r3, [r3, #6]
 8026d4e:	4618      	mov	r0, r3
 8026d50:	f7ff ffcc 	bl	8026cec <spi_flash_send_byte>

    status = spi_flash_read_byte();
 8026d54:	f7ff ffea 	bl	8026d2c <spi_flash_read_byte>
 8026d58:	4603      	mov	r3, r0
 8026d5a:	70fb      	strb	r3, [r7, #3]

    if (spi_conf.busy_state == 1 && (status & (1 << spi_conf.busy_bit)))
 8026d5c:	4b11      	ldr	r3, [pc, #68]	; (8026da4 <spi_flash_read_status+0x68>)
 8026d5e:	7a1b      	ldrb	r3, [r3, #8]
 8026d60:	2b01      	cmp	r3, #1
 8026d62:	d10a      	bne.n	8026d7a <spi_flash_read_status+0x3e>
 8026d64:	78fb      	ldrb	r3, [r7, #3]
 8026d66:	4a0f      	ldr	r2, [pc, #60]	; (8026da4 <spi_flash_read_status+0x68>)
 8026d68:	79d2      	ldrb	r2, [r2, #7]
 8026d6a:	4113      	asrs	r3, r2
 8026d6c:	f003 0301 	and.w	r3, r3, #1
 8026d70:	2b00      	cmp	r3, #0
 8026d72:	d002      	beq.n	8026d7a <spi_flash_read_status+0x3e>
        flash_status = FLASH_STATUS_BUSY;
 8026d74:	2301      	movs	r3, #1
 8026d76:	607b      	str	r3, [r7, #4]
 8026d78:	e00d      	b.n	8026d96 <spi_flash_read_status+0x5a>
    else if (spi_conf.busy_state == 0 && !(status & (1 << spi_conf.busy_bit)))
 8026d7a:	4b0a      	ldr	r3, [pc, #40]	; (8026da4 <spi_flash_read_status+0x68>)
 8026d7c:	7a1b      	ldrb	r3, [r3, #8]
 8026d7e:	2b00      	cmp	r3, #0
 8026d80:	d109      	bne.n	8026d96 <spi_flash_read_status+0x5a>
 8026d82:	78fb      	ldrb	r3, [r7, #3]
 8026d84:	4a07      	ldr	r2, [pc, #28]	; (8026da4 <spi_flash_read_status+0x68>)
 8026d86:	79d2      	ldrb	r2, [r2, #7]
 8026d88:	4113      	asrs	r3, r2
 8026d8a:	f003 0301 	and.w	r3, r3, #1
 8026d8e:	2b00      	cmp	r3, #0
 8026d90:	d101      	bne.n	8026d96 <spi_flash_read_status+0x5a>
        flash_status = FLASH_STATUS_BUSY;
 8026d92:	2301      	movs	r3, #1
 8026d94:	607b      	str	r3, [r7, #4]

    spi_flash_deselect_chip();
 8026d96:	f7ff fee5 	bl	8026b64 <spi_flash_deselect_chip>

    return flash_status;
 8026d9a:	687b      	ldr	r3, [r7, #4]
}
 8026d9c:	4618      	mov	r0, r3
 8026d9e:	3708      	adds	r7, #8
 8026da0:	46bd      	mov	sp, r7
 8026da2:	bd80      	pop	{r7, pc}
 8026da4:	200051a0 	.word	0x200051a0

08026da8 <spi_flash_get_status>:

// 获取SPI Flash的状态，等待操作完成或超时
static uint32_t spi_flash_get_status()
{
 8026da8:	b580      	push	{r7, lr}
 8026daa:	b082      	sub	sp, #8
 8026dac:	af00      	add	r7, sp, #0
    uint32_t status, timeout = 0x1000000;
 8026dae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8026db2:	603b      	str	r3, [r7, #0]

    status = spi_flash_read_status();
 8026db4:	f7ff ffc2 	bl	8026d3c <spi_flash_read_status>
 8026db8:	6078      	str	r0, [r7, #4]

    /* 等待操作完成或超时 */
    while (status == FLASH_STATUS_BUSY && timeout)
 8026dba:	e005      	b.n	8026dc8 <spi_flash_get_status+0x20>
    {
        status = spi_flash_read_status();
 8026dbc:	f7ff ffbe 	bl	8026d3c <spi_flash_read_status>
 8026dc0:	6078      	str	r0, [r7, #4]
        timeout --;
 8026dc2:	683b      	ldr	r3, [r7, #0]
 8026dc4:	3b01      	subs	r3, #1
 8026dc6:	603b      	str	r3, [r7, #0]
    while (status == FLASH_STATUS_BUSY && timeout)
 8026dc8:	687b      	ldr	r3, [r7, #4]
 8026dca:	2b01      	cmp	r3, #1
 8026dcc:	d102      	bne.n	8026dd4 <spi_flash_get_status+0x2c>
 8026dce:	683b      	ldr	r3, [r7, #0]
 8026dd0:	2b00      	cmp	r3, #0
 8026dd2:	d1f3      	bne.n	8026dbc <spi_flash_get_status+0x14>
    }

    if (!timeout)
 8026dd4:	683b      	ldr	r3, [r7, #0]
 8026dd6:	2b00      	cmp	r3, #0
 8026dd8:	d101      	bne.n	8026dde <spi_flash_get_status+0x36>
        status = FLASH_STATUS_TIMEOUT;
 8026dda:	2303      	movs	r3, #3
 8026ddc:	607b      	str	r3, [r7, #4]

    return status;
 8026dde:	687b      	ldr	r3, [r7, #4]
}
 8026de0:	4618      	mov	r0, r3
 8026de2:	3708      	adds	r7, #8
 8026de4:	46bd      	mov	sp, r7
 8026de6:	bd80      	pop	{r7, pc}

08026de8 <spi_flash_read_id>:

// 读取SPI Flash的ID
static void spi_flash_read_id(chip_id_t *chip_id)
{
 8026de8:	b580      	push	{r7, lr}
 8026dea:	b082      	sub	sp, #8
 8026dec:	af00      	add	r7, sp, #0
 8026dee:	6078      	str	r0, [r7, #4]
    spi_flash_select_chip();
 8026df0:	f7ff feac 	bl	8026b4c <spi_flash_select_chip>

    spi_flash_send_byte(spi_conf.read_id_cmd);
 8026df4:	4b18      	ldr	r3, [pc, #96]	; (8026e58 <spi_flash_read_id+0x70>)
 8026df6:	789b      	ldrb	r3, [r3, #2]
 8026df8:	4618      	mov	r0, r3
 8026dfa:	f7ff ff77 	bl	8026cec <spi_flash_send_byte>
    spi_flash_send_byte(0x00);  // 发送读取厂商ID的指令
 8026dfe:	2000      	movs	r0, #0
 8026e00:	f7ff ff74 	bl	8026cec <spi_flash_send_byte>

    chip_id->maker_id = spi_flash_read_byte();
 8026e04:	f7ff ff92 	bl	8026d2c <spi_flash_read_byte>
 8026e08:	4603      	mov	r3, r0
 8026e0a:	461a      	mov	r2, r3
 8026e0c:	687b      	ldr	r3, [r7, #4]
 8026e0e:	701a      	strb	r2, [r3, #0]
    chip_id->device_id = spi_flash_read_byte();
 8026e10:	f7ff ff8c 	bl	8026d2c <spi_flash_read_byte>
 8026e14:	4603      	mov	r3, r0
 8026e16:	461a      	mov	r2, r3
 8026e18:	687b      	ldr	r3, [r7, #4]
 8026e1a:	705a      	strb	r2, [r3, #1]
    chip_id->third_id = spi_flash_read_byte();
 8026e1c:	f7ff ff86 	bl	8026d2c <spi_flash_read_byte>
 8026e20:	4603      	mov	r3, r0
 8026e22:	461a      	mov	r2, r3
 8026e24:	687b      	ldr	r3, [r7, #4]
 8026e26:	709a      	strb	r2, [r3, #2]
    chip_id->fourth_id = spi_flash_read_byte();
 8026e28:	f7ff ff80 	bl	8026d2c <spi_flash_read_byte>
 8026e2c:	4603      	mov	r3, r0
 8026e2e:	461a      	mov	r2, r3
 8026e30:	687b      	ldr	r3, [r7, #4]
 8026e32:	70da      	strb	r2, [r3, #3]
    chip_id->fifth_id = spi_flash_read_byte();
 8026e34:	f7ff ff7a 	bl	8026d2c <spi_flash_read_byte>
 8026e38:	4603      	mov	r3, r0
 8026e3a:	461a      	mov	r2, r3
 8026e3c:	687b      	ldr	r3, [r7, #4]
 8026e3e:	711a      	strb	r2, [r3, #4]
    chip_id->sixth_id = spi_flash_read_byte();
 8026e40:	f7ff ff74 	bl	8026d2c <spi_flash_read_byte>
 8026e44:	4603      	mov	r3, r0
 8026e46:	461a      	mov	r2, r3
 8026e48:	687b      	ldr	r3, [r7, #4]
 8026e4a:	715a      	strb	r2, [r3, #5]

    spi_flash_deselect_chip();
 8026e4c:	f7ff fe8a 	bl	8026b64 <spi_flash_deselect_chip>
}
 8026e50:	bf00      	nop
 8026e52:	3708      	adds	r7, #8
 8026e54:	46bd      	mov	sp, r7
 8026e56:	bd80      	pop	{r7, pc}
 8026e58:	200051a0 	.word	0x200051a0

08026e5c <spi_flash_write_enable>:

// 启用SPI Flash的写使能
static void spi_flash_write_enable()
{
 8026e5c:	b580      	push	{r7, lr}
 8026e5e:	af00      	add	r7, sp, #0
    if (spi_conf.write_en_cmd == UNDEFINED_CMD)
 8026e60:	4b07      	ldr	r3, [pc, #28]	; (8026e80 <spi_flash_write_enable+0x24>)
 8026e62:	791b      	ldrb	r3, [r3, #4]
 8026e64:	2bff      	cmp	r3, #255	; 0xff
 8026e66:	d009      	beq.n	8026e7c <spi_flash_write_enable+0x20>
        return;

    spi_flash_select_chip();
 8026e68:	f7ff fe70 	bl	8026b4c <spi_flash_select_chip>
    spi_flash_send_byte(spi_conf.write_en_cmd);
 8026e6c:	4b04      	ldr	r3, [pc, #16]	; (8026e80 <spi_flash_write_enable+0x24>)
 8026e6e:	791b      	ldrb	r3, [r3, #4]
 8026e70:	4618      	mov	r0, r3
 8026e72:	f7ff ff3b 	bl	8026cec <spi_flash_send_byte>
    spi_flash_deselect_chip();
 8026e76:	f7ff fe75 	bl	8026b64 <spi_flash_deselect_chip>
 8026e7a:	e000      	b.n	8026e7e <spi_flash_write_enable+0x22>
        return;
 8026e7c:	bf00      	nop
}
 8026e7e:	bd80      	pop	{r7, pc}
 8026e80:	200051a0 	.word	0x200051a0

08026e84 <spi_flash_write_page_async>:

// 异步写入SPI Flash的一页数据
static void spi_flash_write_page_async(uint8_t *buf, uint32_t page, uint32_t page_size)
{
 8026e84:	b580      	push	{r7, lr}
 8026e86:	b086      	sub	sp, #24
 8026e88:	af00      	add	r7, sp, #0
 8026e8a:	60f8      	str	r0, [r7, #12]
 8026e8c:	60b9      	str	r1, [r7, #8]
 8026e8e:	607a      	str	r2, [r7, #4]
    uint32_t i;

    spi_flash_write_enable();
 8026e90:	f7ff ffe4 	bl	8026e5c <spi_flash_write_enable>

    spi_flash_select_chip();
 8026e94:	f7ff fe5a 	bl	8026b4c <spi_flash_select_chip>

    spi_flash_send_byte(spi_conf.write_cmd);
 8026e98:	4b19      	ldr	r3, [pc, #100]	; (8026f00 <spi_flash_write_page_async+0x7c>)
 8026e9a:	78db      	ldrb	r3, [r3, #3]
 8026e9c:	4618      	mov	r0, r3
 8026e9e:	f7ff ff25 	bl	8026cec <spi_flash_send_byte>

    page = page << spi_conf.page_offset;
 8026ea2:	4b17      	ldr	r3, [pc, #92]	; (8026f00 <spi_flash_write_page_async+0x7c>)
 8026ea4:	781b      	ldrb	r3, [r3, #0]
 8026ea6:	461a      	mov	r2, r3
 8026ea8:	68bb      	ldr	r3, [r7, #8]
 8026eaa:	4093      	lsls	r3, r2
 8026eac:	60bb      	str	r3, [r7, #8]

    spi_flash_send_byte(ADDR_3rd_CYCLE(page));
 8026eae:	68bb      	ldr	r3, [r7, #8]
 8026eb0:	0c1b      	lsrs	r3, r3, #16
 8026eb2:	b2db      	uxtb	r3, r3
 8026eb4:	4618      	mov	r0, r3
 8026eb6:	f7ff ff19 	bl	8026cec <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_2nd_CYCLE(page));
 8026eba:	68bb      	ldr	r3, [r7, #8]
 8026ebc:	0a1b      	lsrs	r3, r3, #8
 8026ebe:	b2db      	uxtb	r3, r3
 8026ec0:	4618      	mov	r0, r3
 8026ec2:	f7ff ff13 	bl	8026cec <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_1st_CYCLE(page));
 8026ec6:	68bb      	ldr	r3, [r7, #8]
 8026ec8:	b2db      	uxtb	r3, r3
 8026eca:	4618      	mov	r0, r3
 8026ecc:	f7ff ff0e 	bl	8026cec <spi_flash_send_byte>

    for (i = 0; i < page_size; i++)
 8026ed0:	2300      	movs	r3, #0
 8026ed2:	617b      	str	r3, [r7, #20]
 8026ed4:	e009      	b.n	8026eea <spi_flash_write_page_async+0x66>
        spi_flash_send_byte(buf[i]);
 8026ed6:	68fa      	ldr	r2, [r7, #12]
 8026ed8:	697b      	ldr	r3, [r7, #20]
 8026eda:	4413      	add	r3, r2
 8026edc:	781b      	ldrb	r3, [r3, #0]
 8026ede:	4618      	mov	r0, r3
 8026ee0:	f7ff ff04 	bl	8026cec <spi_flash_send_byte>
    for (i = 0; i < page_size; i++)
 8026ee4:	697b      	ldr	r3, [r7, #20]
 8026ee6:	3301      	adds	r3, #1
 8026ee8:	617b      	str	r3, [r7, #20]
 8026eea:	697a      	ldr	r2, [r7, #20]
 8026eec:	687b      	ldr	r3, [r7, #4]
 8026eee:	429a      	cmp	r2, r3
 8026ef0:	d3f1      	bcc.n	8026ed6 <spi_flash_write_page_async+0x52>

    spi_flash_deselect_chip();
 8026ef2:	f7ff fe37 	bl	8026b64 <spi_flash_deselect_chip>
}
 8026ef6:	bf00      	nop
 8026ef8:	3718      	adds	r7, #24
 8026efa:	46bd      	mov	sp, r7
 8026efc:	bd80      	pop	{r7, pc}
 8026efe:	bf00      	nop
 8026f00:	200051a0 	.word	0x200051a0

08026f04 <spi_flash_read_data>:

// 从指定地址读取数据到缓冲区
static uint32_t spi_flash_read_data(uint8_t *buf, uint32_t page, uint32_t page_offset, uint32_t data_size)
{
 8026f04:	b590      	push	{r4, r7, lr}
 8026f06:	b087      	sub	sp, #28
 8026f08:	af00      	add	r7, sp, #0
 8026f0a:	60f8      	str	r0, [r7, #12]
 8026f0c:	60b9      	str	r1, [r7, #8]
 8026f0e:	607a      	str	r2, [r7, #4]
 8026f10:	603b      	str	r3, [r7, #0]
    uint32_t i, addr = (page << spi_conf.page_offset) + page_offset;
 8026f12:	4b1d      	ldr	r3, [pc, #116]	; (8026f88 <spi_flash_read_data+0x84>)
 8026f14:	781b      	ldrb	r3, [r3, #0]
 8026f16:	461a      	mov	r2, r3
 8026f18:	68bb      	ldr	r3, [r7, #8]
 8026f1a:	4093      	lsls	r3, r2
 8026f1c:	687a      	ldr	r2, [r7, #4]
 8026f1e:	4413      	add	r3, r2
 8026f20:	613b      	str	r3, [r7, #16]

    spi_flash_select_chip();
 8026f22:	f7ff fe13 	bl	8026b4c <spi_flash_select_chip>

    spi_flash_send_byte(spi_conf.read_cmd);
 8026f26:	4b18      	ldr	r3, [pc, #96]	; (8026f88 <spi_flash_read_data+0x84>)
 8026f28:	785b      	ldrb	r3, [r3, #1]
 8026f2a:	4618      	mov	r0, r3
 8026f2c:	f7ff fede 	bl	8026cec <spi_flash_send_byte>

    spi_flash_send_byte(ADDR_3rd_CYCLE(addr));
 8026f30:	693b      	ldr	r3, [r7, #16]
 8026f32:	0c1b      	lsrs	r3, r3, #16
 8026f34:	b2db      	uxtb	r3, r3
 8026f36:	4618      	mov	r0, r3
 8026f38:	f7ff fed8 	bl	8026cec <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_2nd_CYCLE(addr));
 8026f3c:	693b      	ldr	r3, [r7, #16]
 8026f3e:	0a1b      	lsrs	r3, r3, #8
 8026f40:	b2db      	uxtb	r3, r3
 8026f42:	4618      	mov	r0, r3
 8026f44:	f7ff fed2 	bl	8026cec <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_1st_CYCLE(addr));
 8026f48:	693b      	ldr	r3, [r7, #16]
 8026f4a:	b2db      	uxtb	r3, r3
 8026f4c:	4618      	mov	r0, r3
 8026f4e:	f7ff fecd 	bl	8026cec <spi_flash_send_byte>

    /* AT45DB要求在地址后写入虚拟字节 */
    spi_flash_send_byte(FLASH_DUMMY_BYTE);
 8026f52:	20a5      	movs	r0, #165	; 0xa5
 8026f54:	f7ff feca 	bl	8026cec <spi_flash_send_byte>

    for (i = 0; i < data_size; i++)
 8026f58:	2300      	movs	r3, #0
 8026f5a:	617b      	str	r3, [r7, #20]
 8026f5c:	e009      	b.n	8026f72 <spi_flash_read_data+0x6e>
        buf[i] = spi_flash_read_byte();
 8026f5e:	68fa      	ldr	r2, [r7, #12]
 8026f60:	697b      	ldr	r3, [r7, #20]
 8026f62:	18d4      	adds	r4, r2, r3
 8026f64:	f7ff fee2 	bl	8026d2c <spi_flash_read_byte>
 8026f68:	4603      	mov	r3, r0
 8026f6a:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < data_size; i++)
 8026f6c:	697b      	ldr	r3, [r7, #20]
 8026f6e:	3301      	adds	r3, #1
 8026f70:	617b      	str	r3, [r7, #20]
 8026f72:	697a      	ldr	r2, [r7, #20]
 8026f74:	683b      	ldr	r3, [r7, #0]
 8026f76:	429a      	cmp	r2, r3
 8026f78:	d3f1      	bcc.n	8026f5e <spi_flash_read_data+0x5a>

    spi_flash_deselect_chip();
 8026f7a:	f7ff fdf3 	bl	8026b64 <spi_flash_deselect_chip>

    return FLASH_STATUS_READY;
 8026f7e:	2300      	movs	r3, #0
}
 8026f80:	4618      	mov	r0, r3
 8026f82:	371c      	adds	r7, #28
 8026f84:	46bd      	mov	sp, r7
 8026f86:	bd90      	pop	{r4, r7, pc}
 8026f88:	200051a0 	.word	0x200051a0

08026f8c <spi_flash_read_page>:

// 从指定页读取数据到缓冲区
static uint32_t spi_flash_read_page(uint8_t *buf, uint32_t page, uint32_t page_size)
{
 8026f8c:	b580      	push	{r7, lr}
 8026f8e:	b084      	sub	sp, #16
 8026f90:	af00      	add	r7, sp, #0
 8026f92:	60f8      	str	r0, [r7, #12]
 8026f94:	60b9      	str	r1, [r7, #8]
 8026f96:	607a      	str	r2, [r7, #4]
    return spi_flash_read_data(buf, page, 0, page_size);
 8026f98:	687b      	ldr	r3, [r7, #4]
 8026f9a:	2200      	movs	r2, #0
 8026f9c:	68b9      	ldr	r1, [r7, #8]
 8026f9e:	68f8      	ldr	r0, [r7, #12]
 8026fa0:	f7ff ffb0 	bl	8026f04 <spi_flash_read_data>
 8026fa4:	4603      	mov	r3, r0
}
 8026fa6:	4618      	mov	r0, r3
 8026fa8:	3710      	adds	r7, #16
 8026faa:	46bd      	mov	sp, r7
 8026fac:	bd80      	pop	{r7, pc}

08026fae <spi_flash_read_spare_data>:

// 从指定页的偏移量读取备用数据到缓冲区
static uint32_t spi_flash_read_spare_data(uint8_t *buf, uint32_t page, uint32_t offset, uint32_t data_size)
{
 8026fae:	b480      	push	{r7}
 8026fb0:	b085      	sub	sp, #20
 8026fb2:	af00      	add	r7, sp, #0
 8026fb4:	60f8      	str	r0, [r7, #12]
 8026fb6:	60b9      	str	r1, [r7, #8]
 8026fb8:	607a      	str	r2, [r7, #4]
 8026fba:	603b      	str	r3, [r7, #0]
    return FLASH_STATUS_INVALID_CMD;
 8026fbc:	2304      	movs	r3, #4
}
 8026fbe:	4618      	mov	r0, r3
 8026fc0:	3714      	adds	r7, #20
 8026fc2:	46bd      	mov	sp, r7
 8026fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026fc8:	4770      	bx	lr
	...

08026fcc <spi_flash_erase_block>:

// 擦除指定块
static uint32_t spi_flash_erase_block(uint32_t page)
{
 8026fcc:	b580      	push	{r7, lr}
 8026fce:	b084      	sub	sp, #16
 8026fd0:	af00      	add	r7, sp, #0
 8026fd2:	6078      	str	r0, [r7, #4]
    uint32_t addr = page << spi_conf.page_offset;
 8026fd4:	4b14      	ldr	r3, [pc, #80]	; (8027028 <spi_flash_erase_block+0x5c>)
 8026fd6:	781b      	ldrb	r3, [r3, #0]
 8026fd8:	461a      	mov	r2, r3
 8026fda:	687b      	ldr	r3, [r7, #4]
 8026fdc:	4093      	lsls	r3, r2
 8026fde:	60fb      	str	r3, [r7, #12]

    spi_flash_write_enable();
 8026fe0:	f7ff ff3c 	bl	8026e5c <spi_flash_write_enable>

    spi_flash_select_chip();
 8026fe4:	f7ff fdb2 	bl	8026b4c <spi_flash_select_chip>

    spi_flash_send_byte(spi_conf.erase_cmd);
 8026fe8:	4b0f      	ldr	r3, [pc, #60]	; (8027028 <spi_flash_erase_block+0x5c>)
 8026fea:	795b      	ldrb	r3, [r3, #5]
 8026fec:	4618      	mov	r0, r3
 8026fee:	f7ff fe7d 	bl	8026cec <spi_flash_send_byte>

    spi_flash_send_byte(ADDR_3rd_CYCLE(addr));
 8026ff2:	68fb      	ldr	r3, [r7, #12]
 8026ff4:	0c1b      	lsrs	r3, r3, #16
 8026ff6:	b2db      	uxtb	r3, r3
 8026ff8:	4618      	mov	r0, r3
 8026ffa:	f7ff fe77 	bl	8026cec <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_2nd_CYCLE(addr));
 8026ffe:	68fb      	ldr	r3, [r7, #12]
 8027000:	0a1b      	lsrs	r3, r3, #8
 8027002:	b2db      	uxtb	r3, r3
 8027004:	4618      	mov	r0, r3
 8027006:	f7ff fe71 	bl	8026cec <spi_flash_send_byte>
    spi_flash_send_byte(ADDR_1st_CYCLE(addr));
 802700a:	68fb      	ldr	r3, [r7, #12]
 802700c:	b2db      	uxtb	r3, r3
 802700e:	4618      	mov	r0, r3
 8027010:	f7ff fe6c 	bl	8026cec <spi_flash_send_byte>

    spi_flash_deselect_chip();
 8027014:	f7ff fda6 	bl	8026b64 <spi_flash_deselect_chip>

    return spi_flash_get_status();
 8027018:	f7ff fec6 	bl	8026da8 <spi_flash_get_status>
 802701c:	4603      	mov	r3, r0
}
 802701e:	4618      	mov	r0, r3
 8027020:	3710      	adds	r7, #16
 8027022:	46bd      	mov	sp, r7
 8027024:	bd80      	pop	{r7, pc}
 8027026:	bf00      	nop
 8027028:	200051a0 	.word	0x200051a0

0802702c <spi_flash_is_bb_supported>:

// 检查是否支持坏块管理
static inline bool spi_flash_is_bb_supported()
{
 802702c:	b480      	push	{r7}
 802702e:	af00      	add	r7, sp, #0
    return false;
 8027030:	2300      	movs	r3, #0
}
 8027032:	4618      	mov	r0, r3
 8027034:	46bd      	mov	sp, r7
 8027036:	f85d 7b04 	ldr.w	r7, [sp], #4
 802703a:	4770      	bx	lr

0802703c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 802703c:	b580      	push	{r7, lr}
 802703e:	b082      	sub	sp, #8
 8027040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8027042:	2300      	movs	r3, #0
 8027044:	607b      	str	r3, [r7, #4]
 8027046:	4b1f      	ldr	r3, [pc, #124]	; (80270c4 <HAL_MspInit+0x88>)
 8027048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802704a:	4a1e      	ldr	r2, [pc, #120]	; (80270c4 <HAL_MspInit+0x88>)
 802704c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8027050:	6453      	str	r3, [r2, #68]	; 0x44
 8027052:	4b1c      	ldr	r3, [pc, #112]	; (80270c4 <HAL_MspInit+0x88>)
 8027054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8027056:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802705a:	607b      	str	r3, [r7, #4]
 802705c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 802705e:	2300      	movs	r3, #0
 8027060:	603b      	str	r3, [r7, #0]
 8027062:	4b18      	ldr	r3, [pc, #96]	; (80270c4 <HAL_MspInit+0x88>)
 8027064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027066:	4a17      	ldr	r2, [pc, #92]	; (80270c4 <HAL_MspInit+0x88>)
 8027068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802706c:	6413      	str	r3, [r2, #64]	; 0x40
 802706e:	4b15      	ldr	r3, [pc, #84]	; (80270c4 <HAL_MspInit+0x88>)
 8027070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8027076:	603b      	str	r3, [r7, #0]
 8027078:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 802707a:	2200      	movs	r2, #0
 802707c:	2100      	movs	r1, #0
 802707e:	2001      	movs	r0, #1
 8027080:	f000 fbb3 	bl	80277ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8027084:	2001      	movs	r0, #1
 8027086:	f000 fbcc 	bl	8027822 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 802708a:	2200      	movs	r2, #0
 802708c:	2100      	movs	r1, #0
 802708e:	2004      	movs	r0, #4
 8027090:	f000 fbab 	bl	80277ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8027094:	2004      	movs	r0, #4
 8027096:	f000 fbc4 	bl	8027822 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 802709a:	2200      	movs	r2, #0
 802709c:	2100      	movs	r1, #0
 802709e:	2005      	movs	r0, #5
 80270a0:	f000 fba3 	bl	80277ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80270a4:	2005      	movs	r0, #5
 80270a6:	f000 fbbc 	bl	8027822 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 80270aa:	2200      	movs	r2, #0
 80270ac:	2100      	movs	r1, #0
 80270ae:	2051      	movs	r0, #81	; 0x51
 80270b0:	f000 fb9b 	bl	80277ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80270b4:	2051      	movs	r0, #81	; 0x51
 80270b6:	f000 fbb4 	bl	8027822 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80270ba:	bf00      	nop
 80270bc:	3708      	adds	r7, #8
 80270be:	46bd      	mov	sp, r7
 80270c0:	bd80      	pop	{r7, pc}
 80270c2:	bf00      	nop
 80270c4:	40023800 	.word	0x40023800

080270c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80270c8:	b480      	push	{r7}
 80270ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80270cc:	e7fe      	b.n	80270cc <NMI_Handler+0x4>

080270ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80270ce:	b480      	push	{r7}
 80270d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80270d2:	e7fe      	b.n	80270d2 <HardFault_Handler+0x4>

080270d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80270d4:	b480      	push	{r7}
 80270d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80270d8:	e7fe      	b.n	80270d8 <MemManage_Handler+0x4>

080270da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80270da:	b480      	push	{r7}
 80270dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80270de:	e7fe      	b.n	80270de <BusFault_Handler+0x4>

080270e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80270e0:	b480      	push	{r7}
 80270e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80270e4:	e7fe      	b.n	80270e4 <UsageFault_Handler+0x4>

080270e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80270e6:	b480      	push	{r7}
 80270e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80270ea:	bf00      	nop
 80270ec:	46bd      	mov	sp, r7
 80270ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80270f2:	4770      	bx	lr

080270f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80270f4:	b480      	push	{r7}
 80270f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80270f8:	bf00      	nop
 80270fa:	46bd      	mov	sp, r7
 80270fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027100:	4770      	bx	lr

08027102 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8027102:	b480      	push	{r7}
 8027104:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8027106:	bf00      	nop
 8027108:	46bd      	mov	sp, r7
 802710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802710e:	4770      	bx	lr

08027110 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8027110:	b580      	push	{r7, lr}
 8027112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8027114:	f000 f9f6 	bl	8027504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8027118:	bf00      	nop
 802711a:	bd80      	pop	{r7, pc}

0802711c <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 802711c:	b580      	push	{r7, lr}
 802711e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8027120:	f002 fe20 	bl	8029d64 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8027124:	bf00      	nop
 8027126:	bd80      	pop	{r7, pc}

08027128 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8027128:	b580      	push	{r7, lr}
 802712a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 802712c:	f000 fc88 	bl	8027a40 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8027130:	bf00      	nop
 8027132:	bd80      	pop	{r7, pc}

08027134 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8027134:	b480      	push	{r7}
 8027136:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8027138:	bf00      	nop
 802713a:	46bd      	mov	sp, r7
 802713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027140:	4770      	bx	lr
	...

08027144 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8027144:	b580      	push	{r7, lr}
 8027146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8027148:	4802      	ldr	r0, [pc, #8]	; (8027154 <SPI1_IRQHandler+0x10>)
 802714a:	f003 ffe7 	bl	802b11c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 802714e:	bf00      	nop
 8027150:	bd80      	pop	{r7, pc}
 8027152:	bf00      	nop
 8027154:	20005130 	.word	0x20005130

08027158 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8027158:	b580      	push	{r7, lr}
 802715a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 802715c:	4802      	ldr	r0, [pc, #8]	; (8027168 <USART1_IRQHandler+0x10>)
 802715e:	f004 fa99 	bl	802b694 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8027162:	bf00      	nop
 8027164:	bd80      	pop	{r7, pc}
 8027166:	bf00      	nop
 8027168:	200051b4 	.word	0x200051b4

0802716c <FSMC_IRQHandler>:

/**
  * @brief This function handles FSMC global interrupt.
  */
void FSMC_IRQHandler(void)
{
 802716c:	b580      	push	{r7, lr}
 802716e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_IRQn 0 */

  /* USER CODE END FSMC_IRQn 0 */
  HAL_NAND_IRQHandler(&hnand1);
 8027170:	4802      	ldr	r0, [pc, #8]	; (802717c <FSMC_IRQHandler+0x10>)
 8027172:	f001 fa9c 	bl	80286ae <HAL_NAND_IRQHandler>
  /* USER CODE BEGIN FSMC_IRQn 1 */

  /* USER CODE END FSMC_IRQn 1 */
}
 8027176:	bf00      	nop
 8027178:	bd80      	pop	{r7, pc}
 802717a:	bf00      	nop
 802717c:	20000c04 	.word	0x20000c04

08027180 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8027180:	b580      	push	{r7, lr}
 8027182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8027184:	4802      	ldr	r0, [pc, #8]	; (8027190 <OTG_FS_IRQHandler+0x10>)
 8027186:	f001 fcc0 	bl	8028b0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 802718a:	bf00      	nop
 802718c:	bd80      	pop	{r7, pc}
 802718e:	bf00      	nop
 8027190:	200079d8 	.word	0x200079d8

08027194 <OTG_HS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS End Point 1 Out global interrupt.
  */
void OTG_HS_EP1_OUT_IRQHandler(void)
{
 8027194:	b580      	push	{r7, lr}
 8027196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_HS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8027198:	4802      	ldr	r0, [pc, #8]	; (80271a4 <OTG_HS_EP1_OUT_IRQHandler+0x10>)
 802719a:	f001 fcb6 	bl	8028b0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_HS_EP1_OUT_IRQn 1 */
}
 802719e:	bf00      	nop
 80271a0:	bd80      	pop	{r7, pc}
 80271a2:	bf00      	nop
 80271a4:	20007ee4 	.word	0x20007ee4

080271a8 <OTG_HS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS End Point 1 In global interrupt.
  */
void OTG_HS_EP1_IN_IRQHandler(void)
{
 80271a8:	b580      	push	{r7, lr}
 80271aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_HS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80271ac:	4802      	ldr	r0, [pc, #8]	; (80271b8 <OTG_HS_EP1_IN_IRQHandler+0x10>)
 80271ae:	f001 fcac 	bl	8028b0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_HS_EP1_IN_IRQn 1 */
}
 80271b2:	bf00      	nop
 80271b4:	bd80      	pop	{r7, pc}
 80271b6:	bf00      	nop
 80271b8:	20007ee4 	.word	0x20007ee4

080271bc <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80271bc:	b580      	push	{r7, lr}
 80271be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80271c0:	4802      	ldr	r0, [pc, #8]	; (80271cc <OTG_HS_IRQHandler+0x10>)
 80271c2:	f001 fca2 	bl	8028b0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80271c6:	bf00      	nop
 80271c8:	bd80      	pop	{r7, pc}
 80271ca:	bf00      	nop
 80271cc:	20007ee4 	.word	0x20007ee4

080271d0 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80271d0:	b480      	push	{r7}
 80271d2:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80271d4:	bf00      	nop
 80271d6:	46bd      	mov	sp, r7
 80271d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80271dc:	4770      	bx	lr

080271de <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80271de:	b580      	push	{r7, lr}
 80271e0:	b086      	sub	sp, #24
 80271e2:	af00      	add	r7, sp, #0
 80271e4:	60f8      	str	r0, [r7, #12]
 80271e6:	60b9      	str	r1, [r7, #8]
 80271e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80271ea:	2300      	movs	r3, #0
 80271ec:	617b      	str	r3, [r7, #20]
 80271ee:	e00a      	b.n	8027206 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80271f0:	f3af 8000 	nop.w
 80271f4:	4601      	mov	r1, r0
 80271f6:	68bb      	ldr	r3, [r7, #8]
 80271f8:	1c5a      	adds	r2, r3, #1
 80271fa:	60ba      	str	r2, [r7, #8]
 80271fc:	b2ca      	uxtb	r2, r1
 80271fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8027200:	697b      	ldr	r3, [r7, #20]
 8027202:	3301      	adds	r3, #1
 8027204:	617b      	str	r3, [r7, #20]
 8027206:	697a      	ldr	r2, [r7, #20]
 8027208:	687b      	ldr	r3, [r7, #4]
 802720a:	429a      	cmp	r2, r3
 802720c:	dbf0      	blt.n	80271f0 <_read+0x12>
  }

  return len;
 802720e:	687b      	ldr	r3, [r7, #4]
}
 8027210:	4618      	mov	r0, r3
 8027212:	3718      	adds	r7, #24
 8027214:	46bd      	mov	sp, r7
 8027216:	bd80      	pop	{r7, pc}

08027218 <_close>:
  }
  return len;
}

int _close(int file)
{
 8027218:	b480      	push	{r7}
 802721a:	b083      	sub	sp, #12
 802721c:	af00      	add	r7, sp, #0
 802721e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8027220:	f04f 33ff 	mov.w	r3, #4294967295
}
 8027224:	4618      	mov	r0, r3
 8027226:	370c      	adds	r7, #12
 8027228:	46bd      	mov	sp, r7
 802722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802722e:	4770      	bx	lr

08027230 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8027230:	b480      	push	{r7}
 8027232:	b083      	sub	sp, #12
 8027234:	af00      	add	r7, sp, #0
 8027236:	6078      	str	r0, [r7, #4]
 8027238:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 802723a:	683b      	ldr	r3, [r7, #0]
 802723c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8027240:	605a      	str	r2, [r3, #4]
  return 0;
 8027242:	2300      	movs	r3, #0
}
 8027244:	4618      	mov	r0, r3
 8027246:	370c      	adds	r7, #12
 8027248:	46bd      	mov	sp, r7
 802724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802724e:	4770      	bx	lr

08027250 <_isatty>:

int _isatty(int file)
{
 8027250:	b480      	push	{r7}
 8027252:	b083      	sub	sp, #12
 8027254:	af00      	add	r7, sp, #0
 8027256:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8027258:	2301      	movs	r3, #1
}
 802725a:	4618      	mov	r0, r3
 802725c:	370c      	adds	r7, #12
 802725e:	46bd      	mov	sp, r7
 8027260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027264:	4770      	bx	lr

08027266 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8027266:	b480      	push	{r7}
 8027268:	b085      	sub	sp, #20
 802726a:	af00      	add	r7, sp, #0
 802726c:	60f8      	str	r0, [r7, #12]
 802726e:	60b9      	str	r1, [r7, #8]
 8027270:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8027272:	2300      	movs	r3, #0
}
 8027274:	4618      	mov	r0, r3
 8027276:	3714      	adds	r7, #20
 8027278:	46bd      	mov	sp, r7
 802727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802727e:	4770      	bx	lr

08027280 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8027280:	b580      	push	{r7, lr}
 8027282:	b086      	sub	sp, #24
 8027284:	af00      	add	r7, sp, #0
 8027286:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8027288:	4a14      	ldr	r2, [pc, #80]	; (80272dc <_sbrk+0x5c>)
 802728a:	4b15      	ldr	r3, [pc, #84]	; (80272e0 <_sbrk+0x60>)
 802728c:	1ad3      	subs	r3, r2, r3
 802728e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8027290:	697b      	ldr	r3, [r7, #20]
 8027292:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8027294:	4b13      	ldr	r3, [pc, #76]	; (80272e4 <_sbrk+0x64>)
 8027296:	681b      	ldr	r3, [r3, #0]
 8027298:	2b00      	cmp	r3, #0
 802729a:	d102      	bne.n	80272a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 802729c:	4b11      	ldr	r3, [pc, #68]	; (80272e4 <_sbrk+0x64>)
 802729e:	4a12      	ldr	r2, [pc, #72]	; (80272e8 <_sbrk+0x68>)
 80272a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80272a2:	4b10      	ldr	r3, [pc, #64]	; (80272e4 <_sbrk+0x64>)
 80272a4:	681a      	ldr	r2, [r3, #0]
 80272a6:	687b      	ldr	r3, [r7, #4]
 80272a8:	4413      	add	r3, r2
 80272aa:	693a      	ldr	r2, [r7, #16]
 80272ac:	429a      	cmp	r2, r3
 80272ae:	d207      	bcs.n	80272c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80272b0:	f009 ffc6 	bl	8031240 <__errno>
 80272b4:	4603      	mov	r3, r0
 80272b6:	220c      	movs	r2, #12
 80272b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80272ba:	f04f 33ff 	mov.w	r3, #4294967295
 80272be:	e009      	b.n	80272d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80272c0:	4b08      	ldr	r3, [pc, #32]	; (80272e4 <_sbrk+0x64>)
 80272c2:	681b      	ldr	r3, [r3, #0]
 80272c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80272c6:	4b07      	ldr	r3, [pc, #28]	; (80272e4 <_sbrk+0x64>)
 80272c8:	681a      	ldr	r2, [r3, #0]
 80272ca:	687b      	ldr	r3, [r7, #4]
 80272cc:	4413      	add	r3, r2
 80272ce:	4a05      	ldr	r2, [pc, #20]	; (80272e4 <_sbrk+0x64>)
 80272d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80272d2:	68fb      	ldr	r3, [r7, #12]
}
 80272d4:	4618      	mov	r0, r3
 80272d6:	3718      	adds	r7, #24
 80272d8:	46bd      	mov	sp, r7
 80272da:	bd80      	pop	{r7, pc}
 80272dc:	2000c000 	.word	0x2000c000
 80272e0:	00001000 	.word	0x00001000
 80272e4:	200051b0 	.word	0x200051b0
 80272e8:	20008760 	.word	0x20008760

080272ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80272ec:	b480      	push	{r7}
 80272ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80272f0:	4b07      	ldr	r3, [pc, #28]	; (8027310 <SystemInit+0x24>)
 80272f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80272f6:	4a06      	ldr	r2, [pc, #24]	; (8027310 <SystemInit+0x24>)
 80272f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80272fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8027300:	4b03      	ldr	r3, [pc, #12]	; (8027310 <SystemInit+0x24>)
 8027302:	4a04      	ldr	r2, [pc, #16]	; (8027314 <SystemInit+0x28>)
 8027304:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8027306:	bf00      	nop
 8027308:	46bd      	mov	sp, r7
 802730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802730e:	4770      	bx	lr
 8027310:	e000ed00 	.word	0xe000ed00
 8027314:	08022000 	.word	0x08022000

08027318 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8027318:	b580      	push	{r7, lr}
 802731a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 802731c:	4b11      	ldr	r3, [pc, #68]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 802731e:	4a12      	ldr	r2, [pc, #72]	; (8027368 <MX_USART1_UART_Init+0x50>)
 8027320:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8027322:	4b10      	ldr	r3, [pc, #64]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 8027324:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8027328:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 802732a:	4b0e      	ldr	r3, [pc, #56]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 802732c:	2200      	movs	r2, #0
 802732e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8027330:	4b0c      	ldr	r3, [pc, #48]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 8027332:	2200      	movs	r2, #0
 8027334:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8027336:	4b0b      	ldr	r3, [pc, #44]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 8027338:	2200      	movs	r2, #0
 802733a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 802733c:	4b09      	ldr	r3, [pc, #36]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 802733e:	220c      	movs	r2, #12
 8027340:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8027342:	4b08      	ldr	r3, [pc, #32]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 8027344:	2200      	movs	r2, #0
 8027346:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8027348:	4b06      	ldr	r3, [pc, #24]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 802734a:	2200      	movs	r2, #0
 802734c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 802734e:	4805      	ldr	r0, [pc, #20]	; (8027364 <MX_USART1_UART_Init+0x4c>)
 8027350:	f004 f8c0 	bl	802b4d4 <HAL_UART_Init>
 8027354:	4603      	mov	r3, r0
 8027356:	2b00      	cmp	r3, #0
 8027358:	d001      	beq.n	802735e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 802735a:	f7fc fb11 	bl	8023980 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 802735e:	bf00      	nop
 8027360:	bd80      	pop	{r7, pc}
 8027362:	bf00      	nop
 8027364:	200051b4 	.word	0x200051b4
 8027368:	40011000 	.word	0x40011000

0802736c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 802736c:	b580      	push	{r7, lr}
 802736e:	b08a      	sub	sp, #40	; 0x28
 8027370:	af00      	add	r7, sp, #0
 8027372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8027374:	f107 0314 	add.w	r3, r7, #20
 8027378:	2200      	movs	r2, #0
 802737a:	601a      	str	r2, [r3, #0]
 802737c:	605a      	str	r2, [r3, #4]
 802737e:	609a      	str	r2, [r3, #8]
 8027380:	60da      	str	r2, [r3, #12]
 8027382:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8027384:	687b      	ldr	r3, [r7, #4]
 8027386:	681b      	ldr	r3, [r3, #0]
 8027388:	4a1d      	ldr	r2, [pc, #116]	; (8027400 <HAL_UART_MspInit+0x94>)
 802738a:	4293      	cmp	r3, r2
 802738c:	d134      	bne.n	80273f8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 802738e:	2300      	movs	r3, #0
 8027390:	613b      	str	r3, [r7, #16]
 8027392:	4b1c      	ldr	r3, [pc, #112]	; (8027404 <HAL_UART_MspInit+0x98>)
 8027394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8027396:	4a1b      	ldr	r2, [pc, #108]	; (8027404 <HAL_UART_MspInit+0x98>)
 8027398:	f043 0310 	orr.w	r3, r3, #16
 802739c:	6453      	str	r3, [r2, #68]	; 0x44
 802739e:	4b19      	ldr	r3, [pc, #100]	; (8027404 <HAL_UART_MspInit+0x98>)
 80273a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80273a2:	f003 0310 	and.w	r3, r3, #16
 80273a6:	613b      	str	r3, [r7, #16]
 80273a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80273aa:	2300      	movs	r3, #0
 80273ac:	60fb      	str	r3, [r7, #12]
 80273ae:	4b15      	ldr	r3, [pc, #84]	; (8027404 <HAL_UART_MspInit+0x98>)
 80273b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80273b2:	4a14      	ldr	r2, [pc, #80]	; (8027404 <HAL_UART_MspInit+0x98>)
 80273b4:	f043 0301 	orr.w	r3, r3, #1
 80273b8:	6313      	str	r3, [r2, #48]	; 0x30
 80273ba:	4b12      	ldr	r3, [pc, #72]	; (8027404 <HAL_UART_MspInit+0x98>)
 80273bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80273be:	f003 0301 	and.w	r3, r3, #1
 80273c2:	60fb      	str	r3, [r7, #12]
 80273c4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80273c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80273ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80273cc:	2302      	movs	r3, #2
 80273ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80273d0:	2300      	movs	r3, #0
 80273d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80273d4:	2303      	movs	r3, #3
 80273d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80273d8:	2307      	movs	r3, #7
 80273da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80273dc:	f107 0314 	add.w	r3, r7, #20
 80273e0:	4619      	mov	r1, r3
 80273e2:	4809      	ldr	r0, [pc, #36]	; (8027408 <HAL_UART_MspInit+0x9c>)
 80273e4:	f000 fe64 	bl	80280b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80273e8:	2200      	movs	r2, #0
 80273ea:	2100      	movs	r1, #0
 80273ec:	2025      	movs	r0, #37	; 0x25
 80273ee:	f000 f9fc 	bl	80277ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80273f2:	2025      	movs	r0, #37	; 0x25
 80273f4:	f000 fa15 	bl	8027822 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80273f8:	bf00      	nop
 80273fa:	3728      	adds	r7, #40	; 0x28
 80273fc:	46bd      	mov	sp, r7
 80273fe:	bd80      	pop	{r7, pc}
 8027400:	40011000 	.word	0x40011000
 8027404:	40023800 	.word	0x40023800
 8027408:	40020000 	.word	0x40020000

0802740c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 802740c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8027444 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8027410:	480d      	ldr	r0, [pc, #52]	; (8027448 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8027412:	490e      	ldr	r1, [pc, #56]	; (802744c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8027414:	4a0e      	ldr	r2, [pc, #56]	; (8027450 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8027416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8027418:	e002      	b.n	8027420 <LoopCopyDataInit>

0802741a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 802741a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 802741c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 802741e:	3304      	adds	r3, #4

08027420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8027420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8027422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8027424:	d3f9      	bcc.n	802741a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8027426:	4a0b      	ldr	r2, [pc, #44]	; (8027454 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8027428:	4c0b      	ldr	r4, [pc, #44]	; (8027458 <LoopFillZerobss+0x26>)
  movs r3, #0
 802742a:	2300      	movs	r3, #0
  b LoopFillZerobss
 802742c:	e001      	b.n	8027432 <LoopFillZerobss>

0802742e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 802742e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8027430:	3204      	adds	r2, #4

08027432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8027432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8027434:	d3fb      	bcc.n	802742e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8027436:	f7ff ff59 	bl	80272ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802743a:	f009 ff07 	bl	803124c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 802743e:	f7fc f9d9 	bl	80237f4 <main>
  bx  lr    
 8027442:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8027444:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8027448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 802744c:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8027450:	08032c00 	.word	0x08032c00
  ldr r2, =_sbss
 8027454:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 8027458:	2000875c 	.word	0x2000875c

0802745c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 802745c:	e7fe      	b.n	802745c <ADC_IRQHandler>
	...

08027460 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8027460:	b580      	push	{r7, lr}
 8027462:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8027464:	4b0e      	ldr	r3, [pc, #56]	; (80274a0 <HAL_Init+0x40>)
 8027466:	681b      	ldr	r3, [r3, #0]
 8027468:	4a0d      	ldr	r2, [pc, #52]	; (80274a0 <HAL_Init+0x40>)
 802746a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 802746e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8027470:	4b0b      	ldr	r3, [pc, #44]	; (80274a0 <HAL_Init+0x40>)
 8027472:	681b      	ldr	r3, [r3, #0]
 8027474:	4a0a      	ldr	r2, [pc, #40]	; (80274a0 <HAL_Init+0x40>)
 8027476:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802747a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 802747c:	4b08      	ldr	r3, [pc, #32]	; (80274a0 <HAL_Init+0x40>)
 802747e:	681b      	ldr	r3, [r3, #0]
 8027480:	4a07      	ldr	r2, [pc, #28]	; (80274a0 <HAL_Init+0x40>)
 8027482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8027486:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8027488:	2003      	movs	r0, #3
 802748a:	f000 f9a3 	bl	80277d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 802748e:	200f      	movs	r0, #15
 8027490:	f000 f808 	bl	80274a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8027494:	f7ff fdd2 	bl	802703c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8027498:	2300      	movs	r3, #0
}
 802749a:	4618      	mov	r0, r3
 802749c:	bd80      	pop	{r7, pc}
 802749e:	bf00      	nop
 80274a0:	40023c00 	.word	0x40023c00

080274a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80274a4:	b580      	push	{r7, lr}
 80274a6:	b082      	sub	sp, #8
 80274a8:	af00      	add	r7, sp, #0
 80274aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80274ac:	4b12      	ldr	r3, [pc, #72]	; (80274f8 <HAL_InitTick+0x54>)
 80274ae:	681a      	ldr	r2, [r3, #0]
 80274b0:	4b12      	ldr	r3, [pc, #72]	; (80274fc <HAL_InitTick+0x58>)
 80274b2:	781b      	ldrb	r3, [r3, #0]
 80274b4:	4619      	mov	r1, r3
 80274b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80274ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80274be:	fbb2 f3f3 	udiv	r3, r2, r3
 80274c2:	4618      	mov	r0, r3
 80274c4:	f000 f9c9 	bl	802785a <HAL_SYSTICK_Config>
 80274c8:	4603      	mov	r3, r0
 80274ca:	2b00      	cmp	r3, #0
 80274cc:	d001      	beq.n	80274d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80274ce:	2301      	movs	r3, #1
 80274d0:	e00e      	b.n	80274f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80274d2:	687b      	ldr	r3, [r7, #4]
 80274d4:	2b0f      	cmp	r3, #15
 80274d6:	d80a      	bhi.n	80274ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80274d8:	2200      	movs	r2, #0
 80274da:	6879      	ldr	r1, [r7, #4]
 80274dc:	f04f 30ff 	mov.w	r0, #4294967295
 80274e0:	f000 f983 	bl	80277ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80274e4:	4a06      	ldr	r2, [pc, #24]	; (8027500 <HAL_InitTick+0x5c>)
 80274e6:	687b      	ldr	r3, [r7, #4]
 80274e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80274ea:	2300      	movs	r3, #0
 80274ec:	e000      	b.n	80274f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80274ee:	2301      	movs	r3, #1
}
 80274f0:	4618      	mov	r0, r3
 80274f2:	3708      	adds	r7, #8
 80274f4:	46bd      	mov	sp, r7
 80274f6:	bd80      	pop	{r7, pc}
 80274f8:	20000138 	.word	0x20000138
 80274fc:	20000140 	.word	0x20000140
 8027500:	2000013c 	.word	0x2000013c

08027504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8027504:	b480      	push	{r7}
 8027506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8027508:	4b06      	ldr	r3, [pc, #24]	; (8027524 <HAL_IncTick+0x20>)
 802750a:	781b      	ldrb	r3, [r3, #0]
 802750c:	461a      	mov	r2, r3
 802750e:	4b06      	ldr	r3, [pc, #24]	; (8027528 <HAL_IncTick+0x24>)
 8027510:	681b      	ldr	r3, [r3, #0]
 8027512:	4413      	add	r3, r2
 8027514:	4a04      	ldr	r2, [pc, #16]	; (8027528 <HAL_IncTick+0x24>)
 8027516:	6013      	str	r3, [r2, #0]
}
 8027518:	bf00      	nop
 802751a:	46bd      	mov	sp, r7
 802751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027520:	4770      	bx	lr
 8027522:	bf00      	nop
 8027524:	20000140 	.word	0x20000140
 8027528:	200051f8 	.word	0x200051f8

0802752c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 802752c:	b480      	push	{r7}
 802752e:	af00      	add	r7, sp, #0
  return uwTick;
 8027530:	4b03      	ldr	r3, [pc, #12]	; (8027540 <HAL_GetTick+0x14>)
 8027532:	681b      	ldr	r3, [r3, #0]
}
 8027534:	4618      	mov	r0, r3
 8027536:	46bd      	mov	sp, r7
 8027538:	f85d 7b04 	ldr.w	r7, [sp], #4
 802753c:	4770      	bx	lr
 802753e:	bf00      	nop
 8027540:	200051f8 	.word	0x200051f8

08027544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8027544:	b580      	push	{r7, lr}
 8027546:	b084      	sub	sp, #16
 8027548:	af00      	add	r7, sp, #0
 802754a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 802754c:	f7ff ffee 	bl	802752c <HAL_GetTick>
 8027550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8027552:	687b      	ldr	r3, [r7, #4]
 8027554:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8027556:	68fb      	ldr	r3, [r7, #12]
 8027558:	f1b3 3fff 	cmp.w	r3, #4294967295
 802755c:	d005      	beq.n	802756a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 802755e:	4b0a      	ldr	r3, [pc, #40]	; (8027588 <HAL_Delay+0x44>)
 8027560:	781b      	ldrb	r3, [r3, #0]
 8027562:	461a      	mov	r2, r3
 8027564:	68fb      	ldr	r3, [r7, #12]
 8027566:	4413      	add	r3, r2
 8027568:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802756a:	bf00      	nop
 802756c:	f7ff ffde 	bl	802752c <HAL_GetTick>
 8027570:	4602      	mov	r2, r0
 8027572:	68bb      	ldr	r3, [r7, #8]
 8027574:	1ad3      	subs	r3, r2, r3
 8027576:	68fa      	ldr	r2, [r7, #12]
 8027578:	429a      	cmp	r2, r3
 802757a:	d8f7      	bhi.n	802756c <HAL_Delay+0x28>
  {
  }
}
 802757c:	bf00      	nop
 802757e:	bf00      	nop
 8027580:	3710      	adds	r7, #16
 8027582:	46bd      	mov	sp, r7
 8027584:	bd80      	pop	{r7, pc}
 8027586:	bf00      	nop
 8027588:	20000140 	.word	0x20000140

0802758c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 802758c:	b480      	push	{r7}
 802758e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8027590:	4b05      	ldr	r3, [pc, #20]	; (80275a8 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8027592:	685b      	ldr	r3, [r3, #4]
 8027594:	4a04      	ldr	r2, [pc, #16]	; (80275a8 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8027596:	f043 0301 	orr.w	r3, r3, #1
 802759a:	6053      	str	r3, [r2, #4]
}
 802759c:	bf00      	nop
 802759e:	46bd      	mov	sp, r7
 80275a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80275a4:	4770      	bx	lr
 80275a6:	bf00      	nop
 80275a8:	e0042000 	.word	0xe0042000

080275ac <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80275ac:	b480      	push	{r7}
 80275ae:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80275b0:	4b05      	ldr	r3, [pc, #20]	; (80275c8 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80275b2:	685b      	ldr	r3, [r3, #4]
 80275b4:	4a04      	ldr	r2, [pc, #16]	; (80275c8 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80275b6:	f043 0302 	orr.w	r3, r3, #2
 80275ba:	6053      	str	r3, [r2, #4]
}
 80275bc:	bf00      	nop
 80275be:	46bd      	mov	sp, r7
 80275c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80275c4:	4770      	bx	lr
 80275c6:	bf00      	nop
 80275c8:	e0042000 	.word	0xe0042000

080275cc <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80275cc:	b480      	push	{r7}
 80275ce:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80275d0:	4b05      	ldr	r3, [pc, #20]	; (80275e8 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 80275d2:	685b      	ldr	r3, [r3, #4]
 80275d4:	4a04      	ldr	r2, [pc, #16]	; (80275e8 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 80275d6:	f043 0304 	orr.w	r3, r3, #4
 80275da:	6053      	str	r3, [r2, #4]
}
 80275dc:	bf00      	nop
 80275de:	46bd      	mov	sp, r7
 80275e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80275e4:	4770      	bx	lr
 80275e6:	bf00      	nop
 80275e8:	e0042000 	.word	0xe0042000

080275ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80275ec:	b480      	push	{r7}
 80275ee:	b085      	sub	sp, #20
 80275f0:	af00      	add	r7, sp, #0
 80275f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80275f4:	687b      	ldr	r3, [r7, #4]
 80275f6:	f003 0307 	and.w	r3, r3, #7
 80275fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80275fc:	4b0c      	ldr	r3, [pc, #48]	; (8027630 <__NVIC_SetPriorityGrouping+0x44>)
 80275fe:	68db      	ldr	r3, [r3, #12]
 8027600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8027602:	68ba      	ldr	r2, [r7, #8]
 8027604:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8027608:	4013      	ands	r3, r2
 802760a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802760c:	68fb      	ldr	r3, [r7, #12]
 802760e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8027610:	68bb      	ldr	r3, [r7, #8]
 8027612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8027614:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8027618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802761c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 802761e:	4a04      	ldr	r2, [pc, #16]	; (8027630 <__NVIC_SetPriorityGrouping+0x44>)
 8027620:	68bb      	ldr	r3, [r7, #8]
 8027622:	60d3      	str	r3, [r2, #12]
}
 8027624:	bf00      	nop
 8027626:	3714      	adds	r7, #20
 8027628:	46bd      	mov	sp, r7
 802762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802762e:	4770      	bx	lr
 8027630:	e000ed00 	.word	0xe000ed00

08027634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8027634:	b480      	push	{r7}
 8027636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8027638:	4b04      	ldr	r3, [pc, #16]	; (802764c <__NVIC_GetPriorityGrouping+0x18>)
 802763a:	68db      	ldr	r3, [r3, #12]
 802763c:	0a1b      	lsrs	r3, r3, #8
 802763e:	f003 0307 	and.w	r3, r3, #7
}
 8027642:	4618      	mov	r0, r3
 8027644:	46bd      	mov	sp, r7
 8027646:	f85d 7b04 	ldr.w	r7, [sp], #4
 802764a:	4770      	bx	lr
 802764c:	e000ed00 	.word	0xe000ed00

08027650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8027650:	b480      	push	{r7}
 8027652:	b083      	sub	sp, #12
 8027654:	af00      	add	r7, sp, #0
 8027656:	4603      	mov	r3, r0
 8027658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802765a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802765e:	2b00      	cmp	r3, #0
 8027660:	db0b      	blt.n	802767a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8027662:	79fb      	ldrb	r3, [r7, #7]
 8027664:	f003 021f 	and.w	r2, r3, #31
 8027668:	4907      	ldr	r1, [pc, #28]	; (8027688 <__NVIC_EnableIRQ+0x38>)
 802766a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802766e:	095b      	lsrs	r3, r3, #5
 8027670:	2001      	movs	r0, #1
 8027672:	fa00 f202 	lsl.w	r2, r0, r2
 8027676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 802767a:	bf00      	nop
 802767c:	370c      	adds	r7, #12
 802767e:	46bd      	mov	sp, r7
 8027680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027684:	4770      	bx	lr
 8027686:	bf00      	nop
 8027688:	e000e100 	.word	0xe000e100

0802768c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802768c:	b480      	push	{r7}
 802768e:	b083      	sub	sp, #12
 8027690:	af00      	add	r7, sp, #0
 8027692:	4603      	mov	r3, r0
 8027694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8027696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802769a:	2b00      	cmp	r3, #0
 802769c:	db12      	blt.n	80276c4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802769e:	79fb      	ldrb	r3, [r7, #7]
 80276a0:	f003 021f 	and.w	r2, r3, #31
 80276a4:	490a      	ldr	r1, [pc, #40]	; (80276d0 <__NVIC_DisableIRQ+0x44>)
 80276a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80276aa:	095b      	lsrs	r3, r3, #5
 80276ac:	2001      	movs	r0, #1
 80276ae:	fa00 f202 	lsl.w	r2, r0, r2
 80276b2:	3320      	adds	r3, #32
 80276b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80276b8:	f3bf 8f4f 	dsb	sy
}
 80276bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80276be:	f3bf 8f6f 	isb	sy
}
 80276c2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80276c4:	bf00      	nop
 80276c6:	370c      	adds	r7, #12
 80276c8:	46bd      	mov	sp, r7
 80276ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80276ce:	4770      	bx	lr
 80276d0:	e000e100 	.word	0xe000e100

080276d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80276d4:	b480      	push	{r7}
 80276d6:	b083      	sub	sp, #12
 80276d8:	af00      	add	r7, sp, #0
 80276da:	4603      	mov	r3, r0
 80276dc:	6039      	str	r1, [r7, #0]
 80276de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80276e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80276e4:	2b00      	cmp	r3, #0
 80276e6:	db0a      	blt.n	80276fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80276e8:	683b      	ldr	r3, [r7, #0]
 80276ea:	b2da      	uxtb	r2, r3
 80276ec:	490c      	ldr	r1, [pc, #48]	; (8027720 <__NVIC_SetPriority+0x4c>)
 80276ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80276f2:	0112      	lsls	r2, r2, #4
 80276f4:	b2d2      	uxtb	r2, r2
 80276f6:	440b      	add	r3, r1
 80276f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80276fc:	e00a      	b.n	8027714 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80276fe:	683b      	ldr	r3, [r7, #0]
 8027700:	b2da      	uxtb	r2, r3
 8027702:	4908      	ldr	r1, [pc, #32]	; (8027724 <__NVIC_SetPriority+0x50>)
 8027704:	79fb      	ldrb	r3, [r7, #7]
 8027706:	f003 030f 	and.w	r3, r3, #15
 802770a:	3b04      	subs	r3, #4
 802770c:	0112      	lsls	r2, r2, #4
 802770e:	b2d2      	uxtb	r2, r2
 8027710:	440b      	add	r3, r1
 8027712:	761a      	strb	r2, [r3, #24]
}
 8027714:	bf00      	nop
 8027716:	370c      	adds	r7, #12
 8027718:	46bd      	mov	sp, r7
 802771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802771e:	4770      	bx	lr
 8027720:	e000e100 	.word	0xe000e100
 8027724:	e000ed00 	.word	0xe000ed00

08027728 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8027728:	b480      	push	{r7}
 802772a:	b089      	sub	sp, #36	; 0x24
 802772c:	af00      	add	r7, sp, #0
 802772e:	60f8      	str	r0, [r7, #12]
 8027730:	60b9      	str	r1, [r7, #8]
 8027732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8027734:	68fb      	ldr	r3, [r7, #12]
 8027736:	f003 0307 	and.w	r3, r3, #7
 802773a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 802773c:	69fb      	ldr	r3, [r7, #28]
 802773e:	f1c3 0307 	rsb	r3, r3, #7
 8027742:	2b04      	cmp	r3, #4
 8027744:	bf28      	it	cs
 8027746:	2304      	movcs	r3, #4
 8027748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802774a:	69fb      	ldr	r3, [r7, #28]
 802774c:	3304      	adds	r3, #4
 802774e:	2b06      	cmp	r3, #6
 8027750:	d902      	bls.n	8027758 <NVIC_EncodePriority+0x30>
 8027752:	69fb      	ldr	r3, [r7, #28]
 8027754:	3b03      	subs	r3, #3
 8027756:	e000      	b.n	802775a <NVIC_EncodePriority+0x32>
 8027758:	2300      	movs	r3, #0
 802775a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802775c:	f04f 32ff 	mov.w	r2, #4294967295
 8027760:	69bb      	ldr	r3, [r7, #24]
 8027762:	fa02 f303 	lsl.w	r3, r2, r3
 8027766:	43da      	mvns	r2, r3
 8027768:	68bb      	ldr	r3, [r7, #8]
 802776a:	401a      	ands	r2, r3
 802776c:	697b      	ldr	r3, [r7, #20]
 802776e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8027770:	f04f 31ff 	mov.w	r1, #4294967295
 8027774:	697b      	ldr	r3, [r7, #20]
 8027776:	fa01 f303 	lsl.w	r3, r1, r3
 802777a:	43d9      	mvns	r1, r3
 802777c:	687b      	ldr	r3, [r7, #4]
 802777e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8027780:	4313      	orrs	r3, r2
         );
}
 8027782:	4618      	mov	r0, r3
 8027784:	3724      	adds	r7, #36	; 0x24
 8027786:	46bd      	mov	sp, r7
 8027788:	f85d 7b04 	ldr.w	r7, [sp], #4
 802778c:	4770      	bx	lr
	...

08027790 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8027790:	b580      	push	{r7, lr}
 8027792:	b082      	sub	sp, #8
 8027794:	af00      	add	r7, sp, #0
 8027796:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8027798:	687b      	ldr	r3, [r7, #4]
 802779a:	3b01      	subs	r3, #1
 802779c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80277a0:	d301      	bcc.n	80277a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80277a2:	2301      	movs	r3, #1
 80277a4:	e00f      	b.n	80277c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80277a6:	4a0a      	ldr	r2, [pc, #40]	; (80277d0 <SysTick_Config+0x40>)
 80277a8:	687b      	ldr	r3, [r7, #4]
 80277aa:	3b01      	subs	r3, #1
 80277ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80277ae:	210f      	movs	r1, #15
 80277b0:	f04f 30ff 	mov.w	r0, #4294967295
 80277b4:	f7ff ff8e 	bl	80276d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80277b8:	4b05      	ldr	r3, [pc, #20]	; (80277d0 <SysTick_Config+0x40>)
 80277ba:	2200      	movs	r2, #0
 80277bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80277be:	4b04      	ldr	r3, [pc, #16]	; (80277d0 <SysTick_Config+0x40>)
 80277c0:	2207      	movs	r2, #7
 80277c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80277c4:	2300      	movs	r3, #0
}
 80277c6:	4618      	mov	r0, r3
 80277c8:	3708      	adds	r7, #8
 80277ca:	46bd      	mov	sp, r7
 80277cc:	bd80      	pop	{r7, pc}
 80277ce:	bf00      	nop
 80277d0:	e000e010 	.word	0xe000e010

080277d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80277d4:	b580      	push	{r7, lr}
 80277d6:	b082      	sub	sp, #8
 80277d8:	af00      	add	r7, sp, #0
 80277da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80277dc:	6878      	ldr	r0, [r7, #4]
 80277de:	f7ff ff05 	bl	80275ec <__NVIC_SetPriorityGrouping>
}
 80277e2:	bf00      	nop
 80277e4:	3708      	adds	r7, #8
 80277e6:	46bd      	mov	sp, r7
 80277e8:	bd80      	pop	{r7, pc}

080277ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80277ea:	b580      	push	{r7, lr}
 80277ec:	b086      	sub	sp, #24
 80277ee:	af00      	add	r7, sp, #0
 80277f0:	4603      	mov	r3, r0
 80277f2:	60b9      	str	r1, [r7, #8]
 80277f4:	607a      	str	r2, [r7, #4]
 80277f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80277f8:	2300      	movs	r3, #0
 80277fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80277fc:	f7ff ff1a 	bl	8027634 <__NVIC_GetPriorityGrouping>
 8027800:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8027802:	687a      	ldr	r2, [r7, #4]
 8027804:	68b9      	ldr	r1, [r7, #8]
 8027806:	6978      	ldr	r0, [r7, #20]
 8027808:	f7ff ff8e 	bl	8027728 <NVIC_EncodePriority>
 802780c:	4602      	mov	r2, r0
 802780e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8027812:	4611      	mov	r1, r2
 8027814:	4618      	mov	r0, r3
 8027816:	f7ff ff5d 	bl	80276d4 <__NVIC_SetPriority>
}
 802781a:	bf00      	nop
 802781c:	3718      	adds	r7, #24
 802781e:	46bd      	mov	sp, r7
 8027820:	bd80      	pop	{r7, pc}

08027822 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8027822:	b580      	push	{r7, lr}
 8027824:	b082      	sub	sp, #8
 8027826:	af00      	add	r7, sp, #0
 8027828:	4603      	mov	r3, r0
 802782a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 802782c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8027830:	4618      	mov	r0, r3
 8027832:	f7ff ff0d 	bl	8027650 <__NVIC_EnableIRQ>
}
 8027836:	bf00      	nop
 8027838:	3708      	adds	r7, #8
 802783a:	46bd      	mov	sp, r7
 802783c:	bd80      	pop	{r7, pc}

0802783e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802783e:	b580      	push	{r7, lr}
 8027840:	b082      	sub	sp, #8
 8027842:	af00      	add	r7, sp, #0
 8027844:	4603      	mov	r3, r0
 8027846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8027848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802784c:	4618      	mov	r0, r3
 802784e:	f7ff ff1d 	bl	802768c <__NVIC_DisableIRQ>
}
 8027852:	bf00      	nop
 8027854:	3708      	adds	r7, #8
 8027856:	46bd      	mov	sp, r7
 8027858:	bd80      	pop	{r7, pc}

0802785a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 802785a:	b580      	push	{r7, lr}
 802785c:	b082      	sub	sp, #8
 802785e:	af00      	add	r7, sp, #0
 8027860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8027862:	6878      	ldr	r0, [r7, #4]
 8027864:	f7ff ff94 	bl	8027790 <SysTick_Config>
 8027868:	4603      	mov	r3, r0
}
 802786a:	4618      	mov	r0, r3
 802786c:	3708      	adds	r7, #8
 802786e:	46bd      	mov	sp, r7
 8027870:	bd80      	pop	{r7, pc}

08027872 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8027872:	b580      	push	{r7, lr}
 8027874:	b084      	sub	sp, #16
 8027876:	af00      	add	r7, sp, #0
 8027878:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 802787a:	687b      	ldr	r3, [r7, #4]
 802787c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 802787e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8027880:	f7ff fe54 	bl	802752c <HAL_GetTick>
 8027884:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8027886:	687b      	ldr	r3, [r7, #4]
 8027888:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 802788c:	b2db      	uxtb	r3, r3
 802788e:	2b02      	cmp	r3, #2
 8027890:	d008      	beq.n	80278a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8027892:	687b      	ldr	r3, [r7, #4]
 8027894:	2280      	movs	r2, #128	; 0x80
 8027896:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8027898:	687b      	ldr	r3, [r7, #4]
 802789a:	2200      	movs	r2, #0
 802789c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80278a0:	2301      	movs	r3, #1
 80278a2:	e052      	b.n	802794a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80278a4:	687b      	ldr	r3, [r7, #4]
 80278a6:	681b      	ldr	r3, [r3, #0]
 80278a8:	681a      	ldr	r2, [r3, #0]
 80278aa:	687b      	ldr	r3, [r7, #4]
 80278ac:	681b      	ldr	r3, [r3, #0]
 80278ae:	f022 0216 	bic.w	r2, r2, #22
 80278b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80278b4:	687b      	ldr	r3, [r7, #4]
 80278b6:	681b      	ldr	r3, [r3, #0]
 80278b8:	695a      	ldr	r2, [r3, #20]
 80278ba:	687b      	ldr	r3, [r7, #4]
 80278bc:	681b      	ldr	r3, [r3, #0]
 80278be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80278c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80278c4:	687b      	ldr	r3, [r7, #4]
 80278c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80278c8:	2b00      	cmp	r3, #0
 80278ca:	d103      	bne.n	80278d4 <HAL_DMA_Abort+0x62>
 80278cc:	687b      	ldr	r3, [r7, #4]
 80278ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80278d0:	2b00      	cmp	r3, #0
 80278d2:	d007      	beq.n	80278e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80278d4:	687b      	ldr	r3, [r7, #4]
 80278d6:	681b      	ldr	r3, [r3, #0]
 80278d8:	681a      	ldr	r2, [r3, #0]
 80278da:	687b      	ldr	r3, [r7, #4]
 80278dc:	681b      	ldr	r3, [r3, #0]
 80278de:	f022 0208 	bic.w	r2, r2, #8
 80278e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80278e4:	687b      	ldr	r3, [r7, #4]
 80278e6:	681b      	ldr	r3, [r3, #0]
 80278e8:	681a      	ldr	r2, [r3, #0]
 80278ea:	687b      	ldr	r3, [r7, #4]
 80278ec:	681b      	ldr	r3, [r3, #0]
 80278ee:	f022 0201 	bic.w	r2, r2, #1
 80278f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80278f4:	e013      	b.n	802791e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80278f6:	f7ff fe19 	bl	802752c <HAL_GetTick>
 80278fa:	4602      	mov	r2, r0
 80278fc:	68bb      	ldr	r3, [r7, #8]
 80278fe:	1ad3      	subs	r3, r2, r3
 8027900:	2b05      	cmp	r3, #5
 8027902:	d90c      	bls.n	802791e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8027904:	687b      	ldr	r3, [r7, #4]
 8027906:	2220      	movs	r2, #32
 8027908:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 802790a:	687b      	ldr	r3, [r7, #4]
 802790c:	2203      	movs	r2, #3
 802790e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8027912:	687b      	ldr	r3, [r7, #4]
 8027914:	2200      	movs	r2, #0
 8027916:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 802791a:	2303      	movs	r3, #3
 802791c:	e015      	b.n	802794a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 802791e:	687b      	ldr	r3, [r7, #4]
 8027920:	681b      	ldr	r3, [r3, #0]
 8027922:	681b      	ldr	r3, [r3, #0]
 8027924:	f003 0301 	and.w	r3, r3, #1
 8027928:	2b00      	cmp	r3, #0
 802792a:	d1e4      	bne.n	80278f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 802792c:	687b      	ldr	r3, [r7, #4]
 802792e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8027930:	223f      	movs	r2, #63	; 0x3f
 8027932:	409a      	lsls	r2, r3
 8027934:	68fb      	ldr	r3, [r7, #12]
 8027936:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8027938:	687b      	ldr	r3, [r7, #4]
 802793a:	2201      	movs	r2, #1
 802793c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8027940:	687b      	ldr	r3, [r7, #4]
 8027942:	2200      	movs	r2, #0
 8027944:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8027948:	2300      	movs	r3, #0
}
 802794a:	4618      	mov	r0, r3
 802794c:	3710      	adds	r7, #16
 802794e:	46bd      	mov	sp, r7
 8027950:	bd80      	pop	{r7, pc}

08027952 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8027952:	b480      	push	{r7}
 8027954:	b083      	sub	sp, #12
 8027956:	af00      	add	r7, sp, #0
 8027958:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 802795a:	687b      	ldr	r3, [r7, #4]
 802795c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8027960:	b2db      	uxtb	r3, r3
 8027962:	2b02      	cmp	r3, #2
 8027964:	d004      	beq.n	8027970 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8027966:	687b      	ldr	r3, [r7, #4]
 8027968:	2280      	movs	r2, #128	; 0x80
 802796a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 802796c:	2301      	movs	r3, #1
 802796e:	e00c      	b.n	802798a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8027970:	687b      	ldr	r3, [r7, #4]
 8027972:	2205      	movs	r2, #5
 8027974:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8027978:	687b      	ldr	r3, [r7, #4]
 802797a:	681b      	ldr	r3, [r3, #0]
 802797c:	681a      	ldr	r2, [r3, #0]
 802797e:	687b      	ldr	r3, [r7, #4]
 8027980:	681b      	ldr	r3, [r3, #0]
 8027982:	f022 0201 	bic.w	r2, r2, #1
 8027986:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8027988:	2300      	movs	r3, #0
}
 802798a:	4618      	mov	r0, r3
 802798c:	370c      	adds	r7, #12
 802798e:	46bd      	mov	sp, r7
 8027990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027994:	4770      	bx	lr
	...

08027998 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8027998:	b580      	push	{r7, lr}
 802799a:	b086      	sub	sp, #24
 802799c:	af00      	add	r7, sp, #0
 802799e:	60f8      	str	r0, [r7, #12]
 80279a0:	60b9      	str	r1, [r7, #8]
 80279a2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80279a6:	2301      	movs	r3, #1
 80279a8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80279aa:	4b23      	ldr	r3, [pc, #140]	; (8027a38 <HAL_FLASH_Program+0xa0>)
 80279ac:	7e1b      	ldrb	r3, [r3, #24]
 80279ae:	2b01      	cmp	r3, #1
 80279b0:	d101      	bne.n	80279b6 <HAL_FLASH_Program+0x1e>
 80279b2:	2302      	movs	r3, #2
 80279b4:	e03b      	b.n	8027a2e <HAL_FLASH_Program+0x96>
 80279b6:	4b20      	ldr	r3, [pc, #128]	; (8027a38 <HAL_FLASH_Program+0xa0>)
 80279b8:	2201      	movs	r2, #1
 80279ba:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80279bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80279c0:	f000 f924 	bl	8027c0c <FLASH_WaitForLastOperation>
 80279c4:	4603      	mov	r3, r0
 80279c6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80279c8:	7dfb      	ldrb	r3, [r7, #23]
 80279ca:	2b00      	cmp	r3, #0
 80279cc:	d12b      	bne.n	8027a26 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80279ce:	68fb      	ldr	r3, [r7, #12]
 80279d0:	2b00      	cmp	r3, #0
 80279d2:	d105      	bne.n	80279e0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80279d4:	783b      	ldrb	r3, [r7, #0]
 80279d6:	4619      	mov	r1, r3
 80279d8:	68b8      	ldr	r0, [r7, #8]
 80279da:	f000 f9cf 	bl	8027d7c <FLASH_Program_Byte>
 80279de:	e016      	b.n	8027a0e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80279e0:	68fb      	ldr	r3, [r7, #12]
 80279e2:	2b01      	cmp	r3, #1
 80279e4:	d105      	bne.n	80279f2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80279e6:	883b      	ldrh	r3, [r7, #0]
 80279e8:	4619      	mov	r1, r3
 80279ea:	68b8      	ldr	r0, [r7, #8]
 80279ec:	f000 f9a2 	bl	8027d34 <FLASH_Program_HalfWord>
 80279f0:	e00d      	b.n	8027a0e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80279f2:	68fb      	ldr	r3, [r7, #12]
 80279f4:	2b02      	cmp	r3, #2
 80279f6:	d105      	bne.n	8027a04 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80279f8:	683b      	ldr	r3, [r7, #0]
 80279fa:	4619      	mov	r1, r3
 80279fc:	68b8      	ldr	r0, [r7, #8]
 80279fe:	f000 f977 	bl	8027cf0 <FLASH_Program_Word>
 8027a02:	e004      	b.n	8027a0e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8027a04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8027a08:	68b8      	ldr	r0, [r7, #8]
 8027a0a:	f000 f93f 	bl	8027c8c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8027a0e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8027a12:	f000 f8fb 	bl	8027c0c <FLASH_WaitForLastOperation>
 8027a16:	4603      	mov	r3, r0
 8027a18:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8027a1a:	4b08      	ldr	r3, [pc, #32]	; (8027a3c <HAL_FLASH_Program+0xa4>)
 8027a1c:	691b      	ldr	r3, [r3, #16]
 8027a1e:	4a07      	ldr	r2, [pc, #28]	; (8027a3c <HAL_FLASH_Program+0xa4>)
 8027a20:	f023 0301 	bic.w	r3, r3, #1
 8027a24:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8027a26:	4b04      	ldr	r3, [pc, #16]	; (8027a38 <HAL_FLASH_Program+0xa0>)
 8027a28:	2200      	movs	r2, #0
 8027a2a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8027a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8027a2e:	4618      	mov	r0, r3
 8027a30:	3718      	adds	r7, #24
 8027a32:	46bd      	mov	sp, r7
 8027a34:	bd80      	pop	{r7, pc}
 8027a36:	bf00      	nop
 8027a38:	200051fc 	.word	0x200051fc
 8027a3c:	40023c00 	.word	0x40023c00

08027a40 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8027a40:	b580      	push	{r7, lr}
 8027a42:	b082      	sub	sp, #8
 8027a44:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8027a46:	2300      	movs	r3, #0
 8027a48:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8027a4a:	4b4b      	ldr	r3, [pc, #300]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027a4c:	68db      	ldr	r3, [r3, #12]
 8027a4e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8027a52:	2b00      	cmp	r3, #0
 8027a54:	d020      	beq.n	8027a98 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8027a56:	4b49      	ldr	r3, [pc, #292]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027a58:	781b      	ldrb	r3, [r3, #0]
 8027a5a:	b2db      	uxtb	r3, r3
 8027a5c:	2b01      	cmp	r3, #1
 8027a5e:	d107      	bne.n	8027a70 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8027a60:	4b46      	ldr	r3, [pc, #280]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027a62:	68db      	ldr	r3, [r3, #12]
 8027a64:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8027a66:	4b45      	ldr	r3, [pc, #276]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027a68:	f04f 32ff 	mov.w	r2, #4294967295
 8027a6c:	60da      	str	r2, [r3, #12]
 8027a6e:	e00b      	b.n	8027a88 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8027a70:	4b42      	ldr	r3, [pc, #264]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027a72:	781b      	ldrb	r3, [r3, #0]
 8027a74:	b2db      	uxtb	r3, r3
 8027a76:	2b02      	cmp	r3, #2
 8027a78:	d103      	bne.n	8027a82 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8027a7a:	4b40      	ldr	r3, [pc, #256]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027a7c:	691b      	ldr	r3, [r3, #16]
 8027a7e:	607b      	str	r3, [r7, #4]
 8027a80:	e002      	b.n	8027a88 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8027a82:	4b3e      	ldr	r3, [pc, #248]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027a84:	695b      	ldr	r3, [r3, #20]
 8027a86:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8027a88:	f000 f99a 	bl	8027dc0 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8027a8c:	6878      	ldr	r0, [r7, #4]
 8027a8e:	f000 f881 	bl	8027b94 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8027a92:	4b3a      	ldr	r3, [pc, #232]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027a94:	2200      	movs	r2, #0
 8027a96:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8027a98:	4b37      	ldr	r3, [pc, #220]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027a9a:	68db      	ldr	r3, [r3, #12]
 8027a9c:	f003 0301 	and.w	r3, r3, #1
 8027aa0:	2b00      	cmp	r3, #0
 8027aa2:	d04a      	beq.n	8027b3a <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8027aa4:	4b34      	ldr	r3, [pc, #208]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027aa6:	2201      	movs	r2, #1
 8027aa8:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8027aaa:	4b34      	ldr	r3, [pc, #208]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027aac:	781b      	ldrb	r3, [r3, #0]
 8027aae:	b2db      	uxtb	r3, r3
 8027ab0:	2b01      	cmp	r3, #1
 8027ab2:	d12d      	bne.n	8027b10 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8027ab4:	4b31      	ldr	r3, [pc, #196]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027ab6:	685b      	ldr	r3, [r3, #4]
 8027ab8:	3b01      	subs	r3, #1
 8027aba:	4a30      	ldr	r2, [pc, #192]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027abc:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8027abe:	4b2f      	ldr	r3, [pc, #188]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027ac0:	685b      	ldr	r3, [r3, #4]
 8027ac2:	2b00      	cmp	r3, #0
 8027ac4:	d015      	beq.n	8027af2 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8027ac6:	4b2d      	ldr	r3, [pc, #180]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027ac8:	68db      	ldr	r3, [r3, #12]
 8027aca:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8027acc:	6878      	ldr	r0, [r7, #4]
 8027ace:	f000 f857 	bl	8027b80 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8027ad2:	4b2a      	ldr	r3, [pc, #168]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027ad4:	68db      	ldr	r3, [r3, #12]
 8027ad6:	3301      	adds	r3, #1
 8027ad8:	4a28      	ldr	r2, [pc, #160]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027ada:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8027adc:	4b27      	ldr	r3, [pc, #156]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027ade:	68db      	ldr	r3, [r3, #12]
 8027ae0:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8027ae2:	4b26      	ldr	r3, [pc, #152]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027ae4:	7a1b      	ldrb	r3, [r3, #8]
 8027ae6:	b2db      	uxtb	r3, r3
 8027ae8:	4619      	mov	r1, r3
 8027aea:	6878      	ldr	r0, [r7, #4]
 8027aec:	f000 fa52 	bl	8027f94 <FLASH_Erase_Sector>
 8027af0:	e023      	b.n	8027b3a <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8027af2:	f04f 33ff 	mov.w	r3, #4294967295
 8027af6:	607b      	str	r3, [r7, #4]
 8027af8:	4a20      	ldr	r2, [pc, #128]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027afa:	687b      	ldr	r3, [r7, #4]
 8027afc:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8027afe:	4b1f      	ldr	r3, [pc, #124]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027b00:	2200      	movs	r2, #0
 8027b02:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8027b04:	f000 fa8e 	bl	8028024 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8027b08:	6878      	ldr	r0, [r7, #4]
 8027b0a:	f000 f839 	bl	8027b80 <HAL_FLASH_EndOfOperationCallback>
 8027b0e:	e014      	b.n	8027b3a <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8027b10:	4b1a      	ldr	r3, [pc, #104]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027b12:	781b      	ldrb	r3, [r3, #0]
 8027b14:	b2db      	uxtb	r3, r3
 8027b16:	2b02      	cmp	r3, #2
 8027b18:	d107      	bne.n	8027b2a <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8027b1a:	f000 fa83 	bl	8028024 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8027b1e:	4b17      	ldr	r3, [pc, #92]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027b20:	691b      	ldr	r3, [r3, #16]
 8027b22:	4618      	mov	r0, r3
 8027b24:	f000 f82c 	bl	8027b80 <HAL_FLASH_EndOfOperationCallback>
 8027b28:	e004      	b.n	8027b34 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8027b2a:	4b14      	ldr	r3, [pc, #80]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027b2c:	695b      	ldr	r3, [r3, #20]
 8027b2e:	4618      	mov	r0, r3
 8027b30:	f000 f826 	bl	8027b80 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8027b34:	4b11      	ldr	r3, [pc, #68]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027b36:	2200      	movs	r2, #0
 8027b38:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8027b3a:	4b10      	ldr	r3, [pc, #64]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027b3c:	781b      	ldrb	r3, [r3, #0]
 8027b3e:	b2db      	uxtb	r3, r3
 8027b40:	2b00      	cmp	r3, #0
 8027b42:	d114      	bne.n	8027b6e <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8027b44:	4b0c      	ldr	r3, [pc, #48]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027b46:	691b      	ldr	r3, [r3, #16]
 8027b48:	4a0b      	ldr	r2, [pc, #44]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027b4a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8027b4e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8027b50:	4b09      	ldr	r3, [pc, #36]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027b52:	691b      	ldr	r3, [r3, #16]
 8027b54:	4a08      	ldr	r2, [pc, #32]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027b56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8027b5a:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8027b5c:	4b06      	ldr	r3, [pc, #24]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027b5e:	691b      	ldr	r3, [r3, #16]
 8027b60:	4a05      	ldr	r2, [pc, #20]	; (8027b78 <HAL_FLASH_IRQHandler+0x138>)
 8027b62:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8027b66:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8027b68:	4b04      	ldr	r3, [pc, #16]	; (8027b7c <HAL_FLASH_IRQHandler+0x13c>)
 8027b6a:	2200      	movs	r2, #0
 8027b6c:	761a      	strb	r2, [r3, #24]
  }
}
 8027b6e:	bf00      	nop
 8027b70:	3708      	adds	r7, #8
 8027b72:	46bd      	mov	sp, r7
 8027b74:	bd80      	pop	{r7, pc}
 8027b76:	bf00      	nop
 8027b78:	40023c00 	.word	0x40023c00
 8027b7c:	200051fc 	.word	0x200051fc

08027b80 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8027b80:	b480      	push	{r7}
 8027b82:	b083      	sub	sp, #12
 8027b84:	af00      	add	r7, sp, #0
 8027b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8027b88:	bf00      	nop
 8027b8a:	370c      	adds	r7, #12
 8027b8c:	46bd      	mov	sp, r7
 8027b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027b92:	4770      	bx	lr

08027b94 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8027b94:	b480      	push	{r7}
 8027b96:	b083      	sub	sp, #12
 8027b98:	af00      	add	r7, sp, #0
 8027b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8027b9c:	bf00      	nop
 8027b9e:	370c      	adds	r7, #12
 8027ba0:	46bd      	mov	sp, r7
 8027ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027ba6:	4770      	bx	lr

08027ba8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8027ba8:	b480      	push	{r7}
 8027baa:	b083      	sub	sp, #12
 8027bac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8027bae:	2300      	movs	r3, #0
 8027bb0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8027bb2:	4b0b      	ldr	r3, [pc, #44]	; (8027be0 <HAL_FLASH_Unlock+0x38>)
 8027bb4:	691b      	ldr	r3, [r3, #16]
 8027bb6:	2b00      	cmp	r3, #0
 8027bb8:	da0b      	bge.n	8027bd2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8027bba:	4b09      	ldr	r3, [pc, #36]	; (8027be0 <HAL_FLASH_Unlock+0x38>)
 8027bbc:	4a09      	ldr	r2, [pc, #36]	; (8027be4 <HAL_FLASH_Unlock+0x3c>)
 8027bbe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8027bc0:	4b07      	ldr	r3, [pc, #28]	; (8027be0 <HAL_FLASH_Unlock+0x38>)
 8027bc2:	4a09      	ldr	r2, [pc, #36]	; (8027be8 <HAL_FLASH_Unlock+0x40>)
 8027bc4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8027bc6:	4b06      	ldr	r3, [pc, #24]	; (8027be0 <HAL_FLASH_Unlock+0x38>)
 8027bc8:	691b      	ldr	r3, [r3, #16]
 8027bca:	2b00      	cmp	r3, #0
 8027bcc:	da01      	bge.n	8027bd2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8027bce:	2301      	movs	r3, #1
 8027bd0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8027bd2:	79fb      	ldrb	r3, [r7, #7]
}
 8027bd4:	4618      	mov	r0, r3
 8027bd6:	370c      	adds	r7, #12
 8027bd8:	46bd      	mov	sp, r7
 8027bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027bde:	4770      	bx	lr
 8027be0:	40023c00 	.word	0x40023c00
 8027be4:	45670123 	.word	0x45670123
 8027be8:	cdef89ab 	.word	0xcdef89ab

08027bec <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8027bec:	b480      	push	{r7}
 8027bee:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8027bf0:	4b05      	ldr	r3, [pc, #20]	; (8027c08 <HAL_FLASH_Lock+0x1c>)
 8027bf2:	691b      	ldr	r3, [r3, #16]
 8027bf4:	4a04      	ldr	r2, [pc, #16]	; (8027c08 <HAL_FLASH_Lock+0x1c>)
 8027bf6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8027bfa:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8027bfc:	2300      	movs	r3, #0
}
 8027bfe:	4618      	mov	r0, r3
 8027c00:	46bd      	mov	sp, r7
 8027c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c06:	4770      	bx	lr
 8027c08:	40023c00 	.word	0x40023c00

08027c0c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8027c0c:	b580      	push	{r7, lr}
 8027c0e:	b084      	sub	sp, #16
 8027c10:	af00      	add	r7, sp, #0
 8027c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8027c14:	2300      	movs	r3, #0
 8027c16:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8027c18:	4b1a      	ldr	r3, [pc, #104]	; (8027c84 <FLASH_WaitForLastOperation+0x78>)
 8027c1a:	2200      	movs	r2, #0
 8027c1c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8027c1e:	f7ff fc85 	bl	802752c <HAL_GetTick>
 8027c22:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8027c24:	e010      	b.n	8027c48 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8027c26:	687b      	ldr	r3, [r7, #4]
 8027c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027c2c:	d00c      	beq.n	8027c48 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8027c2e:	687b      	ldr	r3, [r7, #4]
 8027c30:	2b00      	cmp	r3, #0
 8027c32:	d007      	beq.n	8027c44 <FLASH_WaitForLastOperation+0x38>
 8027c34:	f7ff fc7a 	bl	802752c <HAL_GetTick>
 8027c38:	4602      	mov	r2, r0
 8027c3a:	68fb      	ldr	r3, [r7, #12]
 8027c3c:	1ad3      	subs	r3, r2, r3
 8027c3e:	687a      	ldr	r2, [r7, #4]
 8027c40:	429a      	cmp	r2, r3
 8027c42:	d201      	bcs.n	8027c48 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8027c44:	2303      	movs	r3, #3
 8027c46:	e019      	b.n	8027c7c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8027c48:	4b0f      	ldr	r3, [pc, #60]	; (8027c88 <FLASH_WaitForLastOperation+0x7c>)
 8027c4a:	68db      	ldr	r3, [r3, #12]
 8027c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8027c50:	2b00      	cmp	r3, #0
 8027c52:	d1e8      	bne.n	8027c26 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8027c54:	4b0c      	ldr	r3, [pc, #48]	; (8027c88 <FLASH_WaitForLastOperation+0x7c>)
 8027c56:	68db      	ldr	r3, [r3, #12]
 8027c58:	f003 0301 	and.w	r3, r3, #1
 8027c5c:	2b00      	cmp	r3, #0
 8027c5e:	d002      	beq.n	8027c66 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8027c60:	4b09      	ldr	r3, [pc, #36]	; (8027c88 <FLASH_WaitForLastOperation+0x7c>)
 8027c62:	2201      	movs	r2, #1
 8027c64:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8027c66:	4b08      	ldr	r3, [pc, #32]	; (8027c88 <FLASH_WaitForLastOperation+0x7c>)
 8027c68:	68db      	ldr	r3, [r3, #12]
 8027c6a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8027c6e:	2b00      	cmp	r3, #0
 8027c70:	d003      	beq.n	8027c7a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8027c72:	f000 f8a5 	bl	8027dc0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8027c76:	2301      	movs	r3, #1
 8027c78:	e000      	b.n	8027c7c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8027c7a:	2300      	movs	r3, #0
  
}  
 8027c7c:	4618      	mov	r0, r3
 8027c7e:	3710      	adds	r7, #16
 8027c80:	46bd      	mov	sp, r7
 8027c82:	bd80      	pop	{r7, pc}
 8027c84:	200051fc 	.word	0x200051fc
 8027c88:	40023c00 	.word	0x40023c00

08027c8c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8027c8c:	b480      	push	{r7}
 8027c8e:	b085      	sub	sp, #20
 8027c90:	af00      	add	r7, sp, #0
 8027c92:	60f8      	str	r0, [r7, #12]
 8027c94:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8027c98:	4b14      	ldr	r3, [pc, #80]	; (8027cec <FLASH_Program_DoubleWord+0x60>)
 8027c9a:	691b      	ldr	r3, [r3, #16]
 8027c9c:	4a13      	ldr	r2, [pc, #76]	; (8027cec <FLASH_Program_DoubleWord+0x60>)
 8027c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8027ca2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8027ca4:	4b11      	ldr	r3, [pc, #68]	; (8027cec <FLASH_Program_DoubleWord+0x60>)
 8027ca6:	691b      	ldr	r3, [r3, #16]
 8027ca8:	4a10      	ldr	r2, [pc, #64]	; (8027cec <FLASH_Program_DoubleWord+0x60>)
 8027caa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8027cae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8027cb0:	4b0e      	ldr	r3, [pc, #56]	; (8027cec <FLASH_Program_DoubleWord+0x60>)
 8027cb2:	691b      	ldr	r3, [r3, #16]
 8027cb4:	4a0d      	ldr	r2, [pc, #52]	; (8027cec <FLASH_Program_DoubleWord+0x60>)
 8027cb6:	f043 0301 	orr.w	r3, r3, #1
 8027cba:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8027cbc:	68fb      	ldr	r3, [r7, #12]
 8027cbe:	683a      	ldr	r2, [r7, #0]
 8027cc0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8027cc2:	f3bf 8f6f 	isb	sy
}
 8027cc6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8027cc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8027ccc:	f04f 0200 	mov.w	r2, #0
 8027cd0:	f04f 0300 	mov.w	r3, #0
 8027cd4:	000a      	movs	r2, r1
 8027cd6:	2300      	movs	r3, #0
 8027cd8:	68f9      	ldr	r1, [r7, #12]
 8027cda:	3104      	adds	r1, #4
 8027cdc:	4613      	mov	r3, r2
 8027cde:	600b      	str	r3, [r1, #0]
}
 8027ce0:	bf00      	nop
 8027ce2:	3714      	adds	r7, #20
 8027ce4:	46bd      	mov	sp, r7
 8027ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027cea:	4770      	bx	lr
 8027cec:	40023c00 	.word	0x40023c00

08027cf0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8027cf0:	b480      	push	{r7}
 8027cf2:	b083      	sub	sp, #12
 8027cf4:	af00      	add	r7, sp, #0
 8027cf6:	6078      	str	r0, [r7, #4]
 8027cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8027cfa:	4b0d      	ldr	r3, [pc, #52]	; (8027d30 <FLASH_Program_Word+0x40>)
 8027cfc:	691b      	ldr	r3, [r3, #16]
 8027cfe:	4a0c      	ldr	r2, [pc, #48]	; (8027d30 <FLASH_Program_Word+0x40>)
 8027d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8027d04:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8027d06:	4b0a      	ldr	r3, [pc, #40]	; (8027d30 <FLASH_Program_Word+0x40>)
 8027d08:	691b      	ldr	r3, [r3, #16]
 8027d0a:	4a09      	ldr	r2, [pc, #36]	; (8027d30 <FLASH_Program_Word+0x40>)
 8027d0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8027d10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8027d12:	4b07      	ldr	r3, [pc, #28]	; (8027d30 <FLASH_Program_Word+0x40>)
 8027d14:	691b      	ldr	r3, [r3, #16]
 8027d16:	4a06      	ldr	r2, [pc, #24]	; (8027d30 <FLASH_Program_Word+0x40>)
 8027d18:	f043 0301 	orr.w	r3, r3, #1
 8027d1c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8027d1e:	687b      	ldr	r3, [r7, #4]
 8027d20:	683a      	ldr	r2, [r7, #0]
 8027d22:	601a      	str	r2, [r3, #0]
}
 8027d24:	bf00      	nop
 8027d26:	370c      	adds	r7, #12
 8027d28:	46bd      	mov	sp, r7
 8027d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027d2e:	4770      	bx	lr
 8027d30:	40023c00 	.word	0x40023c00

08027d34 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8027d34:	b480      	push	{r7}
 8027d36:	b083      	sub	sp, #12
 8027d38:	af00      	add	r7, sp, #0
 8027d3a:	6078      	str	r0, [r7, #4]
 8027d3c:	460b      	mov	r3, r1
 8027d3e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8027d40:	4b0d      	ldr	r3, [pc, #52]	; (8027d78 <FLASH_Program_HalfWord+0x44>)
 8027d42:	691b      	ldr	r3, [r3, #16]
 8027d44:	4a0c      	ldr	r2, [pc, #48]	; (8027d78 <FLASH_Program_HalfWord+0x44>)
 8027d46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8027d4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8027d4c:	4b0a      	ldr	r3, [pc, #40]	; (8027d78 <FLASH_Program_HalfWord+0x44>)
 8027d4e:	691b      	ldr	r3, [r3, #16]
 8027d50:	4a09      	ldr	r2, [pc, #36]	; (8027d78 <FLASH_Program_HalfWord+0x44>)
 8027d52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8027d56:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8027d58:	4b07      	ldr	r3, [pc, #28]	; (8027d78 <FLASH_Program_HalfWord+0x44>)
 8027d5a:	691b      	ldr	r3, [r3, #16]
 8027d5c:	4a06      	ldr	r2, [pc, #24]	; (8027d78 <FLASH_Program_HalfWord+0x44>)
 8027d5e:	f043 0301 	orr.w	r3, r3, #1
 8027d62:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8027d64:	687b      	ldr	r3, [r7, #4]
 8027d66:	887a      	ldrh	r2, [r7, #2]
 8027d68:	801a      	strh	r2, [r3, #0]
}
 8027d6a:	bf00      	nop
 8027d6c:	370c      	adds	r7, #12
 8027d6e:	46bd      	mov	sp, r7
 8027d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027d74:	4770      	bx	lr
 8027d76:	bf00      	nop
 8027d78:	40023c00 	.word	0x40023c00

08027d7c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8027d7c:	b480      	push	{r7}
 8027d7e:	b083      	sub	sp, #12
 8027d80:	af00      	add	r7, sp, #0
 8027d82:	6078      	str	r0, [r7, #4]
 8027d84:	460b      	mov	r3, r1
 8027d86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8027d88:	4b0c      	ldr	r3, [pc, #48]	; (8027dbc <FLASH_Program_Byte+0x40>)
 8027d8a:	691b      	ldr	r3, [r3, #16]
 8027d8c:	4a0b      	ldr	r2, [pc, #44]	; (8027dbc <FLASH_Program_Byte+0x40>)
 8027d8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8027d92:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8027d94:	4b09      	ldr	r3, [pc, #36]	; (8027dbc <FLASH_Program_Byte+0x40>)
 8027d96:	4a09      	ldr	r2, [pc, #36]	; (8027dbc <FLASH_Program_Byte+0x40>)
 8027d98:	691b      	ldr	r3, [r3, #16]
 8027d9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8027d9c:	4b07      	ldr	r3, [pc, #28]	; (8027dbc <FLASH_Program_Byte+0x40>)
 8027d9e:	691b      	ldr	r3, [r3, #16]
 8027da0:	4a06      	ldr	r2, [pc, #24]	; (8027dbc <FLASH_Program_Byte+0x40>)
 8027da2:	f043 0301 	orr.w	r3, r3, #1
 8027da6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8027da8:	687b      	ldr	r3, [r7, #4]
 8027daa:	78fa      	ldrb	r2, [r7, #3]
 8027dac:	701a      	strb	r2, [r3, #0]
}
 8027dae:	bf00      	nop
 8027db0:	370c      	adds	r7, #12
 8027db2:	46bd      	mov	sp, r7
 8027db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027db8:	4770      	bx	lr
 8027dba:	bf00      	nop
 8027dbc:	40023c00 	.word	0x40023c00

08027dc0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8027dc0:	b480      	push	{r7}
 8027dc2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8027dc4:	4b27      	ldr	r3, [pc, #156]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027dc6:	68db      	ldr	r3, [r3, #12]
 8027dc8:	f003 0310 	and.w	r3, r3, #16
 8027dcc:	2b00      	cmp	r3, #0
 8027dce:	d008      	beq.n	8027de2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8027dd0:	4b25      	ldr	r3, [pc, #148]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027dd2:	69db      	ldr	r3, [r3, #28]
 8027dd4:	f043 0310 	orr.w	r3, r3, #16
 8027dd8:	4a23      	ldr	r2, [pc, #140]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027dda:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8027ddc:	4b21      	ldr	r3, [pc, #132]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027dde:	2210      	movs	r2, #16
 8027de0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8027de2:	4b20      	ldr	r3, [pc, #128]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027de4:	68db      	ldr	r3, [r3, #12]
 8027de6:	f003 0320 	and.w	r3, r3, #32
 8027dea:	2b00      	cmp	r3, #0
 8027dec:	d008      	beq.n	8027e00 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8027dee:	4b1e      	ldr	r3, [pc, #120]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027df0:	69db      	ldr	r3, [r3, #28]
 8027df2:	f043 0308 	orr.w	r3, r3, #8
 8027df6:	4a1c      	ldr	r2, [pc, #112]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027df8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8027dfa:	4b1a      	ldr	r3, [pc, #104]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027dfc:	2220      	movs	r2, #32
 8027dfe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8027e00:	4b18      	ldr	r3, [pc, #96]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027e02:	68db      	ldr	r3, [r3, #12]
 8027e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8027e08:	2b00      	cmp	r3, #0
 8027e0a:	d008      	beq.n	8027e1e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8027e0c:	4b16      	ldr	r3, [pc, #88]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027e0e:	69db      	ldr	r3, [r3, #28]
 8027e10:	f043 0304 	orr.w	r3, r3, #4
 8027e14:	4a14      	ldr	r2, [pc, #80]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027e16:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8027e18:	4b12      	ldr	r3, [pc, #72]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027e1a:	2240      	movs	r2, #64	; 0x40
 8027e1c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8027e1e:	4b11      	ldr	r3, [pc, #68]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027e20:	68db      	ldr	r3, [r3, #12]
 8027e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8027e26:	2b00      	cmp	r3, #0
 8027e28:	d008      	beq.n	8027e3c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8027e2a:	4b0f      	ldr	r3, [pc, #60]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027e2c:	69db      	ldr	r3, [r3, #28]
 8027e2e:	f043 0302 	orr.w	r3, r3, #2
 8027e32:	4a0d      	ldr	r2, [pc, #52]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027e34:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8027e36:	4b0b      	ldr	r3, [pc, #44]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027e38:	2280      	movs	r2, #128	; 0x80
 8027e3a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8027e3c:	4b09      	ldr	r3, [pc, #36]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027e3e:	68db      	ldr	r3, [r3, #12]
 8027e40:	f003 0302 	and.w	r3, r3, #2
 8027e44:	2b00      	cmp	r3, #0
 8027e46:	d008      	beq.n	8027e5a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8027e48:	4b07      	ldr	r3, [pc, #28]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027e4a:	69db      	ldr	r3, [r3, #28]
 8027e4c:	f043 0320 	orr.w	r3, r3, #32
 8027e50:	4a05      	ldr	r2, [pc, #20]	; (8027e68 <FLASH_SetErrorCode+0xa8>)
 8027e52:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8027e54:	4b03      	ldr	r3, [pc, #12]	; (8027e64 <FLASH_SetErrorCode+0xa4>)
 8027e56:	2202      	movs	r2, #2
 8027e58:	60da      	str	r2, [r3, #12]
  }
}
 8027e5a:	bf00      	nop
 8027e5c:	46bd      	mov	sp, r7
 8027e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027e62:	4770      	bx	lr
 8027e64:	40023c00 	.word	0x40023c00
 8027e68:	200051fc 	.word	0x200051fc

08027e6c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8027e6c:	b580      	push	{r7, lr}
 8027e6e:	b084      	sub	sp, #16
 8027e70:	af00      	add	r7, sp, #0
 8027e72:	6078      	str	r0, [r7, #4]
 8027e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8027e76:	2301      	movs	r3, #1
 8027e78:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8027e7a:	2300      	movs	r3, #0
 8027e7c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8027e7e:	4b31      	ldr	r3, [pc, #196]	; (8027f44 <HAL_FLASHEx_Erase+0xd8>)
 8027e80:	7e1b      	ldrb	r3, [r3, #24]
 8027e82:	2b01      	cmp	r3, #1
 8027e84:	d101      	bne.n	8027e8a <HAL_FLASHEx_Erase+0x1e>
 8027e86:	2302      	movs	r3, #2
 8027e88:	e058      	b.n	8027f3c <HAL_FLASHEx_Erase+0xd0>
 8027e8a:	4b2e      	ldr	r3, [pc, #184]	; (8027f44 <HAL_FLASHEx_Erase+0xd8>)
 8027e8c:	2201      	movs	r2, #1
 8027e8e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8027e90:	f24c 3050 	movw	r0, #50000	; 0xc350
 8027e94:	f7ff feba 	bl	8027c0c <FLASH_WaitForLastOperation>
 8027e98:	4603      	mov	r3, r0
 8027e9a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8027e9c:	7bfb      	ldrb	r3, [r7, #15]
 8027e9e:	2b00      	cmp	r3, #0
 8027ea0:	d148      	bne.n	8027f34 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8027ea2:	683b      	ldr	r3, [r7, #0]
 8027ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8027ea8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8027eaa:	687b      	ldr	r3, [r7, #4]
 8027eac:	681b      	ldr	r3, [r3, #0]
 8027eae:	2b01      	cmp	r3, #1
 8027eb0:	d115      	bne.n	8027ede <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8027eb2:	687b      	ldr	r3, [r7, #4]
 8027eb4:	691b      	ldr	r3, [r3, #16]
 8027eb6:	b2da      	uxtb	r2, r3
 8027eb8:	687b      	ldr	r3, [r7, #4]
 8027eba:	685b      	ldr	r3, [r3, #4]
 8027ebc:	4619      	mov	r1, r3
 8027ebe:	4610      	mov	r0, r2
 8027ec0:	f000 f844 	bl	8027f4c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8027ec4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8027ec8:	f7ff fea0 	bl	8027c0c <FLASH_WaitForLastOperation>
 8027ecc:	4603      	mov	r3, r0
 8027ece:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8027ed0:	4b1d      	ldr	r3, [pc, #116]	; (8027f48 <HAL_FLASHEx_Erase+0xdc>)
 8027ed2:	691b      	ldr	r3, [r3, #16]
 8027ed4:	4a1c      	ldr	r2, [pc, #112]	; (8027f48 <HAL_FLASHEx_Erase+0xdc>)
 8027ed6:	f023 0304 	bic.w	r3, r3, #4
 8027eda:	6113      	str	r3, [r2, #16]
 8027edc:	e028      	b.n	8027f30 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8027ede:	687b      	ldr	r3, [r7, #4]
 8027ee0:	689b      	ldr	r3, [r3, #8]
 8027ee2:	60bb      	str	r3, [r7, #8]
 8027ee4:	e01c      	b.n	8027f20 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8027ee6:	687b      	ldr	r3, [r7, #4]
 8027ee8:	691b      	ldr	r3, [r3, #16]
 8027eea:	b2db      	uxtb	r3, r3
 8027eec:	4619      	mov	r1, r3
 8027eee:	68b8      	ldr	r0, [r7, #8]
 8027ef0:	f000 f850 	bl	8027f94 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8027ef4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8027ef8:	f7ff fe88 	bl	8027c0c <FLASH_WaitForLastOperation>
 8027efc:	4603      	mov	r3, r0
 8027efe:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8027f00:	4b11      	ldr	r3, [pc, #68]	; (8027f48 <HAL_FLASHEx_Erase+0xdc>)
 8027f02:	691b      	ldr	r3, [r3, #16]
 8027f04:	4a10      	ldr	r2, [pc, #64]	; (8027f48 <HAL_FLASHEx_Erase+0xdc>)
 8027f06:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8027f0a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8027f0c:	7bfb      	ldrb	r3, [r7, #15]
 8027f0e:	2b00      	cmp	r3, #0
 8027f10:	d003      	beq.n	8027f1a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8027f12:	683b      	ldr	r3, [r7, #0]
 8027f14:	68ba      	ldr	r2, [r7, #8]
 8027f16:	601a      	str	r2, [r3, #0]
          break;
 8027f18:	e00a      	b.n	8027f30 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8027f1a:	68bb      	ldr	r3, [r7, #8]
 8027f1c:	3301      	adds	r3, #1
 8027f1e:	60bb      	str	r3, [r7, #8]
 8027f20:	687b      	ldr	r3, [r7, #4]
 8027f22:	68da      	ldr	r2, [r3, #12]
 8027f24:	687b      	ldr	r3, [r7, #4]
 8027f26:	689b      	ldr	r3, [r3, #8]
 8027f28:	4413      	add	r3, r2
 8027f2a:	68ba      	ldr	r2, [r7, #8]
 8027f2c:	429a      	cmp	r2, r3
 8027f2e:	d3da      	bcc.n	8027ee6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8027f30:	f000 f878 	bl	8028024 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8027f34:	4b03      	ldr	r3, [pc, #12]	; (8027f44 <HAL_FLASHEx_Erase+0xd8>)
 8027f36:	2200      	movs	r2, #0
 8027f38:	761a      	strb	r2, [r3, #24]

  return status;
 8027f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8027f3c:	4618      	mov	r0, r3
 8027f3e:	3710      	adds	r7, #16
 8027f40:	46bd      	mov	sp, r7
 8027f42:	bd80      	pop	{r7, pc}
 8027f44:	200051fc 	.word	0x200051fc
 8027f48:	40023c00 	.word	0x40023c00

08027f4c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8027f4c:	b480      	push	{r7}
 8027f4e:	b083      	sub	sp, #12
 8027f50:	af00      	add	r7, sp, #0
 8027f52:	4603      	mov	r3, r0
 8027f54:	6039      	str	r1, [r7, #0]
 8027f56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8027f58:	4b0d      	ldr	r3, [pc, #52]	; (8027f90 <FLASH_MassErase+0x44>)
 8027f5a:	691b      	ldr	r3, [r3, #16]
 8027f5c:	4a0c      	ldr	r2, [pc, #48]	; (8027f90 <FLASH_MassErase+0x44>)
 8027f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8027f62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8027f64:	4b0a      	ldr	r3, [pc, #40]	; (8027f90 <FLASH_MassErase+0x44>)
 8027f66:	691b      	ldr	r3, [r3, #16]
 8027f68:	4a09      	ldr	r2, [pc, #36]	; (8027f90 <FLASH_MassErase+0x44>)
 8027f6a:	f043 0304 	orr.w	r3, r3, #4
 8027f6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8027f70:	4b07      	ldr	r3, [pc, #28]	; (8027f90 <FLASH_MassErase+0x44>)
 8027f72:	691a      	ldr	r2, [r3, #16]
 8027f74:	79fb      	ldrb	r3, [r7, #7]
 8027f76:	021b      	lsls	r3, r3, #8
 8027f78:	4313      	orrs	r3, r2
 8027f7a:	4a05      	ldr	r2, [pc, #20]	; (8027f90 <FLASH_MassErase+0x44>)
 8027f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8027f80:	6113      	str	r3, [r2, #16]
}
 8027f82:	bf00      	nop
 8027f84:	370c      	adds	r7, #12
 8027f86:	46bd      	mov	sp, r7
 8027f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027f8c:	4770      	bx	lr
 8027f8e:	bf00      	nop
 8027f90:	40023c00 	.word	0x40023c00

08027f94 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8027f94:	b480      	push	{r7}
 8027f96:	b085      	sub	sp, #20
 8027f98:	af00      	add	r7, sp, #0
 8027f9a:	6078      	str	r0, [r7, #4]
 8027f9c:	460b      	mov	r3, r1
 8027f9e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8027fa0:	2300      	movs	r3, #0
 8027fa2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8027fa4:	78fb      	ldrb	r3, [r7, #3]
 8027fa6:	2b00      	cmp	r3, #0
 8027fa8:	d102      	bne.n	8027fb0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8027faa:	2300      	movs	r3, #0
 8027fac:	60fb      	str	r3, [r7, #12]
 8027fae:	e010      	b.n	8027fd2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8027fb0:	78fb      	ldrb	r3, [r7, #3]
 8027fb2:	2b01      	cmp	r3, #1
 8027fb4:	d103      	bne.n	8027fbe <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8027fb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8027fba:	60fb      	str	r3, [r7, #12]
 8027fbc:	e009      	b.n	8027fd2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8027fbe:	78fb      	ldrb	r3, [r7, #3]
 8027fc0:	2b02      	cmp	r3, #2
 8027fc2:	d103      	bne.n	8027fcc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8027fc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8027fc8:	60fb      	str	r3, [r7, #12]
 8027fca:	e002      	b.n	8027fd2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8027fcc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8027fd0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8027fd2:	4b13      	ldr	r3, [pc, #76]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 8027fd4:	691b      	ldr	r3, [r3, #16]
 8027fd6:	4a12      	ldr	r2, [pc, #72]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 8027fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8027fdc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8027fde:	4b10      	ldr	r3, [pc, #64]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 8027fe0:	691a      	ldr	r2, [r3, #16]
 8027fe2:	490f      	ldr	r1, [pc, #60]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 8027fe4:	68fb      	ldr	r3, [r7, #12]
 8027fe6:	4313      	orrs	r3, r2
 8027fe8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8027fea:	4b0d      	ldr	r3, [pc, #52]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 8027fec:	691b      	ldr	r3, [r3, #16]
 8027fee:	4a0c      	ldr	r2, [pc, #48]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 8027ff0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8027ff4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8027ff6:	4b0a      	ldr	r3, [pc, #40]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 8027ff8:	691a      	ldr	r2, [r3, #16]
 8027ffa:	687b      	ldr	r3, [r7, #4]
 8027ffc:	00db      	lsls	r3, r3, #3
 8027ffe:	4313      	orrs	r3, r2
 8028000:	4a07      	ldr	r2, [pc, #28]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 8028002:	f043 0302 	orr.w	r3, r3, #2
 8028006:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8028008:	4b05      	ldr	r3, [pc, #20]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 802800a:	691b      	ldr	r3, [r3, #16]
 802800c:	4a04      	ldr	r2, [pc, #16]	; (8028020 <FLASH_Erase_Sector+0x8c>)
 802800e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8028012:	6113      	str	r3, [r2, #16]
}
 8028014:	bf00      	nop
 8028016:	3714      	adds	r7, #20
 8028018:	46bd      	mov	sp, r7
 802801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802801e:	4770      	bx	lr
 8028020:	40023c00 	.word	0x40023c00

08028024 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8028024:	b480      	push	{r7}
 8028026:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8028028:	4b20      	ldr	r3, [pc, #128]	; (80280ac <FLASH_FlushCaches+0x88>)
 802802a:	681b      	ldr	r3, [r3, #0]
 802802c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8028030:	2b00      	cmp	r3, #0
 8028032:	d017      	beq.n	8028064 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8028034:	4b1d      	ldr	r3, [pc, #116]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028036:	681b      	ldr	r3, [r3, #0]
 8028038:	4a1c      	ldr	r2, [pc, #112]	; (80280ac <FLASH_FlushCaches+0x88>)
 802803a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 802803e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8028040:	4b1a      	ldr	r3, [pc, #104]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028042:	681b      	ldr	r3, [r3, #0]
 8028044:	4a19      	ldr	r2, [pc, #100]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028046:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 802804a:	6013      	str	r3, [r2, #0]
 802804c:	4b17      	ldr	r3, [pc, #92]	; (80280ac <FLASH_FlushCaches+0x88>)
 802804e:	681b      	ldr	r3, [r3, #0]
 8028050:	4a16      	ldr	r2, [pc, #88]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028052:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8028056:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8028058:	4b14      	ldr	r3, [pc, #80]	; (80280ac <FLASH_FlushCaches+0x88>)
 802805a:	681b      	ldr	r3, [r3, #0]
 802805c:	4a13      	ldr	r2, [pc, #76]	; (80280ac <FLASH_FlushCaches+0x88>)
 802805e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8028062:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8028064:	4b11      	ldr	r3, [pc, #68]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028066:	681b      	ldr	r3, [r3, #0]
 8028068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802806c:	2b00      	cmp	r3, #0
 802806e:	d017      	beq.n	80280a0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8028070:	4b0e      	ldr	r3, [pc, #56]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028072:	681b      	ldr	r3, [r3, #0]
 8028074:	4a0d      	ldr	r2, [pc, #52]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028076:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 802807a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 802807c:	4b0b      	ldr	r3, [pc, #44]	; (80280ac <FLASH_FlushCaches+0x88>)
 802807e:	681b      	ldr	r3, [r3, #0]
 8028080:	4a0a      	ldr	r2, [pc, #40]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028082:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8028086:	6013      	str	r3, [r2, #0]
 8028088:	4b08      	ldr	r3, [pc, #32]	; (80280ac <FLASH_FlushCaches+0x88>)
 802808a:	681b      	ldr	r3, [r3, #0]
 802808c:	4a07      	ldr	r2, [pc, #28]	; (80280ac <FLASH_FlushCaches+0x88>)
 802808e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8028092:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8028094:	4b05      	ldr	r3, [pc, #20]	; (80280ac <FLASH_FlushCaches+0x88>)
 8028096:	681b      	ldr	r3, [r3, #0]
 8028098:	4a04      	ldr	r2, [pc, #16]	; (80280ac <FLASH_FlushCaches+0x88>)
 802809a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802809e:	6013      	str	r3, [r2, #0]
  }
}
 80280a0:	bf00      	nop
 80280a2:	46bd      	mov	sp, r7
 80280a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80280a8:	4770      	bx	lr
 80280aa:	bf00      	nop
 80280ac:	40023c00 	.word	0x40023c00

080280b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80280b0:	b480      	push	{r7}
 80280b2:	b089      	sub	sp, #36	; 0x24
 80280b4:	af00      	add	r7, sp, #0
 80280b6:	6078      	str	r0, [r7, #4]
 80280b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80280ba:	2300      	movs	r3, #0
 80280bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80280be:	2300      	movs	r3, #0
 80280c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80280c2:	2300      	movs	r3, #0
 80280c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80280c6:	2300      	movs	r3, #0
 80280c8:	61fb      	str	r3, [r7, #28]
 80280ca:	e16b      	b.n	80283a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80280cc:	2201      	movs	r2, #1
 80280ce:	69fb      	ldr	r3, [r7, #28]
 80280d0:	fa02 f303 	lsl.w	r3, r2, r3
 80280d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80280d6:	683b      	ldr	r3, [r7, #0]
 80280d8:	681b      	ldr	r3, [r3, #0]
 80280da:	697a      	ldr	r2, [r7, #20]
 80280dc:	4013      	ands	r3, r2
 80280de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80280e0:	693a      	ldr	r2, [r7, #16]
 80280e2:	697b      	ldr	r3, [r7, #20]
 80280e4:	429a      	cmp	r2, r3
 80280e6:	f040 815a 	bne.w	802839e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80280ea:	683b      	ldr	r3, [r7, #0]
 80280ec:	685b      	ldr	r3, [r3, #4]
 80280ee:	f003 0303 	and.w	r3, r3, #3
 80280f2:	2b01      	cmp	r3, #1
 80280f4:	d005      	beq.n	8028102 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80280f6:	683b      	ldr	r3, [r7, #0]
 80280f8:	685b      	ldr	r3, [r3, #4]
 80280fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80280fe:	2b02      	cmp	r3, #2
 8028100:	d130      	bne.n	8028164 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8028102:	687b      	ldr	r3, [r7, #4]
 8028104:	689b      	ldr	r3, [r3, #8]
 8028106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8028108:	69fb      	ldr	r3, [r7, #28]
 802810a:	005b      	lsls	r3, r3, #1
 802810c:	2203      	movs	r2, #3
 802810e:	fa02 f303 	lsl.w	r3, r2, r3
 8028112:	43db      	mvns	r3, r3
 8028114:	69ba      	ldr	r2, [r7, #24]
 8028116:	4013      	ands	r3, r2
 8028118:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 802811a:	683b      	ldr	r3, [r7, #0]
 802811c:	68da      	ldr	r2, [r3, #12]
 802811e:	69fb      	ldr	r3, [r7, #28]
 8028120:	005b      	lsls	r3, r3, #1
 8028122:	fa02 f303 	lsl.w	r3, r2, r3
 8028126:	69ba      	ldr	r2, [r7, #24]
 8028128:	4313      	orrs	r3, r2
 802812a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 802812c:	687b      	ldr	r3, [r7, #4]
 802812e:	69ba      	ldr	r2, [r7, #24]
 8028130:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8028132:	687b      	ldr	r3, [r7, #4]
 8028134:	685b      	ldr	r3, [r3, #4]
 8028136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8028138:	2201      	movs	r2, #1
 802813a:	69fb      	ldr	r3, [r7, #28]
 802813c:	fa02 f303 	lsl.w	r3, r2, r3
 8028140:	43db      	mvns	r3, r3
 8028142:	69ba      	ldr	r2, [r7, #24]
 8028144:	4013      	ands	r3, r2
 8028146:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8028148:	683b      	ldr	r3, [r7, #0]
 802814a:	685b      	ldr	r3, [r3, #4]
 802814c:	091b      	lsrs	r3, r3, #4
 802814e:	f003 0201 	and.w	r2, r3, #1
 8028152:	69fb      	ldr	r3, [r7, #28]
 8028154:	fa02 f303 	lsl.w	r3, r2, r3
 8028158:	69ba      	ldr	r2, [r7, #24]
 802815a:	4313      	orrs	r3, r2
 802815c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 802815e:	687b      	ldr	r3, [r7, #4]
 8028160:	69ba      	ldr	r2, [r7, #24]
 8028162:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8028164:	683b      	ldr	r3, [r7, #0]
 8028166:	685b      	ldr	r3, [r3, #4]
 8028168:	f003 0303 	and.w	r3, r3, #3
 802816c:	2b03      	cmp	r3, #3
 802816e:	d017      	beq.n	80281a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8028170:	687b      	ldr	r3, [r7, #4]
 8028172:	68db      	ldr	r3, [r3, #12]
 8028174:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8028176:	69fb      	ldr	r3, [r7, #28]
 8028178:	005b      	lsls	r3, r3, #1
 802817a:	2203      	movs	r2, #3
 802817c:	fa02 f303 	lsl.w	r3, r2, r3
 8028180:	43db      	mvns	r3, r3
 8028182:	69ba      	ldr	r2, [r7, #24]
 8028184:	4013      	ands	r3, r2
 8028186:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8028188:	683b      	ldr	r3, [r7, #0]
 802818a:	689a      	ldr	r2, [r3, #8]
 802818c:	69fb      	ldr	r3, [r7, #28]
 802818e:	005b      	lsls	r3, r3, #1
 8028190:	fa02 f303 	lsl.w	r3, r2, r3
 8028194:	69ba      	ldr	r2, [r7, #24]
 8028196:	4313      	orrs	r3, r2
 8028198:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 802819a:	687b      	ldr	r3, [r7, #4]
 802819c:	69ba      	ldr	r2, [r7, #24]
 802819e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80281a0:	683b      	ldr	r3, [r7, #0]
 80281a2:	685b      	ldr	r3, [r3, #4]
 80281a4:	f003 0303 	and.w	r3, r3, #3
 80281a8:	2b02      	cmp	r3, #2
 80281aa:	d123      	bne.n	80281f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80281ac:	69fb      	ldr	r3, [r7, #28]
 80281ae:	08da      	lsrs	r2, r3, #3
 80281b0:	687b      	ldr	r3, [r7, #4]
 80281b2:	3208      	adds	r2, #8
 80281b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80281b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80281ba:	69fb      	ldr	r3, [r7, #28]
 80281bc:	f003 0307 	and.w	r3, r3, #7
 80281c0:	009b      	lsls	r3, r3, #2
 80281c2:	220f      	movs	r2, #15
 80281c4:	fa02 f303 	lsl.w	r3, r2, r3
 80281c8:	43db      	mvns	r3, r3
 80281ca:	69ba      	ldr	r2, [r7, #24]
 80281cc:	4013      	ands	r3, r2
 80281ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80281d0:	683b      	ldr	r3, [r7, #0]
 80281d2:	691a      	ldr	r2, [r3, #16]
 80281d4:	69fb      	ldr	r3, [r7, #28]
 80281d6:	f003 0307 	and.w	r3, r3, #7
 80281da:	009b      	lsls	r3, r3, #2
 80281dc:	fa02 f303 	lsl.w	r3, r2, r3
 80281e0:	69ba      	ldr	r2, [r7, #24]
 80281e2:	4313      	orrs	r3, r2
 80281e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80281e6:	69fb      	ldr	r3, [r7, #28]
 80281e8:	08da      	lsrs	r2, r3, #3
 80281ea:	687b      	ldr	r3, [r7, #4]
 80281ec:	3208      	adds	r2, #8
 80281ee:	69b9      	ldr	r1, [r7, #24]
 80281f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80281f4:	687b      	ldr	r3, [r7, #4]
 80281f6:	681b      	ldr	r3, [r3, #0]
 80281f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80281fa:	69fb      	ldr	r3, [r7, #28]
 80281fc:	005b      	lsls	r3, r3, #1
 80281fe:	2203      	movs	r2, #3
 8028200:	fa02 f303 	lsl.w	r3, r2, r3
 8028204:	43db      	mvns	r3, r3
 8028206:	69ba      	ldr	r2, [r7, #24]
 8028208:	4013      	ands	r3, r2
 802820a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 802820c:	683b      	ldr	r3, [r7, #0]
 802820e:	685b      	ldr	r3, [r3, #4]
 8028210:	f003 0203 	and.w	r2, r3, #3
 8028214:	69fb      	ldr	r3, [r7, #28]
 8028216:	005b      	lsls	r3, r3, #1
 8028218:	fa02 f303 	lsl.w	r3, r2, r3
 802821c:	69ba      	ldr	r2, [r7, #24]
 802821e:	4313      	orrs	r3, r2
 8028220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8028222:	687b      	ldr	r3, [r7, #4]
 8028224:	69ba      	ldr	r2, [r7, #24]
 8028226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8028228:	683b      	ldr	r3, [r7, #0]
 802822a:	685b      	ldr	r3, [r3, #4]
 802822c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8028230:	2b00      	cmp	r3, #0
 8028232:	f000 80b4 	beq.w	802839e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8028236:	2300      	movs	r3, #0
 8028238:	60fb      	str	r3, [r7, #12]
 802823a:	4b60      	ldr	r3, [pc, #384]	; (80283bc <HAL_GPIO_Init+0x30c>)
 802823c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802823e:	4a5f      	ldr	r2, [pc, #380]	; (80283bc <HAL_GPIO_Init+0x30c>)
 8028240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8028244:	6453      	str	r3, [r2, #68]	; 0x44
 8028246:	4b5d      	ldr	r3, [pc, #372]	; (80283bc <HAL_GPIO_Init+0x30c>)
 8028248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802824a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802824e:	60fb      	str	r3, [r7, #12]
 8028250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8028252:	4a5b      	ldr	r2, [pc, #364]	; (80283c0 <HAL_GPIO_Init+0x310>)
 8028254:	69fb      	ldr	r3, [r7, #28]
 8028256:	089b      	lsrs	r3, r3, #2
 8028258:	3302      	adds	r3, #2
 802825a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802825e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8028260:	69fb      	ldr	r3, [r7, #28]
 8028262:	f003 0303 	and.w	r3, r3, #3
 8028266:	009b      	lsls	r3, r3, #2
 8028268:	220f      	movs	r2, #15
 802826a:	fa02 f303 	lsl.w	r3, r2, r3
 802826e:	43db      	mvns	r3, r3
 8028270:	69ba      	ldr	r2, [r7, #24]
 8028272:	4013      	ands	r3, r2
 8028274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8028276:	687b      	ldr	r3, [r7, #4]
 8028278:	4a52      	ldr	r2, [pc, #328]	; (80283c4 <HAL_GPIO_Init+0x314>)
 802827a:	4293      	cmp	r3, r2
 802827c:	d02b      	beq.n	80282d6 <HAL_GPIO_Init+0x226>
 802827e:	687b      	ldr	r3, [r7, #4]
 8028280:	4a51      	ldr	r2, [pc, #324]	; (80283c8 <HAL_GPIO_Init+0x318>)
 8028282:	4293      	cmp	r3, r2
 8028284:	d025      	beq.n	80282d2 <HAL_GPIO_Init+0x222>
 8028286:	687b      	ldr	r3, [r7, #4]
 8028288:	4a50      	ldr	r2, [pc, #320]	; (80283cc <HAL_GPIO_Init+0x31c>)
 802828a:	4293      	cmp	r3, r2
 802828c:	d01f      	beq.n	80282ce <HAL_GPIO_Init+0x21e>
 802828e:	687b      	ldr	r3, [r7, #4]
 8028290:	4a4f      	ldr	r2, [pc, #316]	; (80283d0 <HAL_GPIO_Init+0x320>)
 8028292:	4293      	cmp	r3, r2
 8028294:	d019      	beq.n	80282ca <HAL_GPIO_Init+0x21a>
 8028296:	687b      	ldr	r3, [r7, #4]
 8028298:	4a4e      	ldr	r2, [pc, #312]	; (80283d4 <HAL_GPIO_Init+0x324>)
 802829a:	4293      	cmp	r3, r2
 802829c:	d013      	beq.n	80282c6 <HAL_GPIO_Init+0x216>
 802829e:	687b      	ldr	r3, [r7, #4]
 80282a0:	4a4d      	ldr	r2, [pc, #308]	; (80283d8 <HAL_GPIO_Init+0x328>)
 80282a2:	4293      	cmp	r3, r2
 80282a4:	d00d      	beq.n	80282c2 <HAL_GPIO_Init+0x212>
 80282a6:	687b      	ldr	r3, [r7, #4]
 80282a8:	4a4c      	ldr	r2, [pc, #304]	; (80283dc <HAL_GPIO_Init+0x32c>)
 80282aa:	4293      	cmp	r3, r2
 80282ac:	d007      	beq.n	80282be <HAL_GPIO_Init+0x20e>
 80282ae:	687b      	ldr	r3, [r7, #4]
 80282b0:	4a4b      	ldr	r2, [pc, #300]	; (80283e0 <HAL_GPIO_Init+0x330>)
 80282b2:	4293      	cmp	r3, r2
 80282b4:	d101      	bne.n	80282ba <HAL_GPIO_Init+0x20a>
 80282b6:	2307      	movs	r3, #7
 80282b8:	e00e      	b.n	80282d8 <HAL_GPIO_Init+0x228>
 80282ba:	2308      	movs	r3, #8
 80282bc:	e00c      	b.n	80282d8 <HAL_GPIO_Init+0x228>
 80282be:	2306      	movs	r3, #6
 80282c0:	e00a      	b.n	80282d8 <HAL_GPIO_Init+0x228>
 80282c2:	2305      	movs	r3, #5
 80282c4:	e008      	b.n	80282d8 <HAL_GPIO_Init+0x228>
 80282c6:	2304      	movs	r3, #4
 80282c8:	e006      	b.n	80282d8 <HAL_GPIO_Init+0x228>
 80282ca:	2303      	movs	r3, #3
 80282cc:	e004      	b.n	80282d8 <HAL_GPIO_Init+0x228>
 80282ce:	2302      	movs	r3, #2
 80282d0:	e002      	b.n	80282d8 <HAL_GPIO_Init+0x228>
 80282d2:	2301      	movs	r3, #1
 80282d4:	e000      	b.n	80282d8 <HAL_GPIO_Init+0x228>
 80282d6:	2300      	movs	r3, #0
 80282d8:	69fa      	ldr	r2, [r7, #28]
 80282da:	f002 0203 	and.w	r2, r2, #3
 80282de:	0092      	lsls	r2, r2, #2
 80282e0:	4093      	lsls	r3, r2
 80282e2:	69ba      	ldr	r2, [r7, #24]
 80282e4:	4313      	orrs	r3, r2
 80282e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80282e8:	4935      	ldr	r1, [pc, #212]	; (80283c0 <HAL_GPIO_Init+0x310>)
 80282ea:	69fb      	ldr	r3, [r7, #28]
 80282ec:	089b      	lsrs	r3, r3, #2
 80282ee:	3302      	adds	r3, #2
 80282f0:	69ba      	ldr	r2, [r7, #24]
 80282f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80282f6:	4b3b      	ldr	r3, [pc, #236]	; (80283e4 <HAL_GPIO_Init+0x334>)
 80282f8:	689b      	ldr	r3, [r3, #8]
 80282fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80282fc:	693b      	ldr	r3, [r7, #16]
 80282fe:	43db      	mvns	r3, r3
 8028300:	69ba      	ldr	r2, [r7, #24]
 8028302:	4013      	ands	r3, r2
 8028304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8028306:	683b      	ldr	r3, [r7, #0]
 8028308:	685b      	ldr	r3, [r3, #4]
 802830a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 802830e:	2b00      	cmp	r3, #0
 8028310:	d003      	beq.n	802831a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8028312:	69ba      	ldr	r2, [r7, #24]
 8028314:	693b      	ldr	r3, [r7, #16]
 8028316:	4313      	orrs	r3, r2
 8028318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 802831a:	4a32      	ldr	r2, [pc, #200]	; (80283e4 <HAL_GPIO_Init+0x334>)
 802831c:	69bb      	ldr	r3, [r7, #24]
 802831e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8028320:	4b30      	ldr	r3, [pc, #192]	; (80283e4 <HAL_GPIO_Init+0x334>)
 8028322:	68db      	ldr	r3, [r3, #12]
 8028324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8028326:	693b      	ldr	r3, [r7, #16]
 8028328:	43db      	mvns	r3, r3
 802832a:	69ba      	ldr	r2, [r7, #24]
 802832c:	4013      	ands	r3, r2
 802832e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8028330:	683b      	ldr	r3, [r7, #0]
 8028332:	685b      	ldr	r3, [r3, #4]
 8028334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8028338:	2b00      	cmp	r3, #0
 802833a:	d003      	beq.n	8028344 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 802833c:	69ba      	ldr	r2, [r7, #24]
 802833e:	693b      	ldr	r3, [r7, #16]
 8028340:	4313      	orrs	r3, r2
 8028342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8028344:	4a27      	ldr	r2, [pc, #156]	; (80283e4 <HAL_GPIO_Init+0x334>)
 8028346:	69bb      	ldr	r3, [r7, #24]
 8028348:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 802834a:	4b26      	ldr	r3, [pc, #152]	; (80283e4 <HAL_GPIO_Init+0x334>)
 802834c:	685b      	ldr	r3, [r3, #4]
 802834e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8028350:	693b      	ldr	r3, [r7, #16]
 8028352:	43db      	mvns	r3, r3
 8028354:	69ba      	ldr	r2, [r7, #24]
 8028356:	4013      	ands	r3, r2
 8028358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 802835a:	683b      	ldr	r3, [r7, #0]
 802835c:	685b      	ldr	r3, [r3, #4]
 802835e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8028362:	2b00      	cmp	r3, #0
 8028364:	d003      	beq.n	802836e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8028366:	69ba      	ldr	r2, [r7, #24]
 8028368:	693b      	ldr	r3, [r7, #16]
 802836a:	4313      	orrs	r3, r2
 802836c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 802836e:	4a1d      	ldr	r2, [pc, #116]	; (80283e4 <HAL_GPIO_Init+0x334>)
 8028370:	69bb      	ldr	r3, [r7, #24]
 8028372:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8028374:	4b1b      	ldr	r3, [pc, #108]	; (80283e4 <HAL_GPIO_Init+0x334>)
 8028376:	681b      	ldr	r3, [r3, #0]
 8028378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802837a:	693b      	ldr	r3, [r7, #16]
 802837c:	43db      	mvns	r3, r3
 802837e:	69ba      	ldr	r2, [r7, #24]
 8028380:	4013      	ands	r3, r2
 8028382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8028384:	683b      	ldr	r3, [r7, #0]
 8028386:	685b      	ldr	r3, [r3, #4]
 8028388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802838c:	2b00      	cmp	r3, #0
 802838e:	d003      	beq.n	8028398 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8028390:	69ba      	ldr	r2, [r7, #24]
 8028392:	693b      	ldr	r3, [r7, #16]
 8028394:	4313      	orrs	r3, r2
 8028396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8028398:	4a12      	ldr	r2, [pc, #72]	; (80283e4 <HAL_GPIO_Init+0x334>)
 802839a:	69bb      	ldr	r3, [r7, #24]
 802839c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802839e:	69fb      	ldr	r3, [r7, #28]
 80283a0:	3301      	adds	r3, #1
 80283a2:	61fb      	str	r3, [r7, #28]
 80283a4:	69fb      	ldr	r3, [r7, #28]
 80283a6:	2b0f      	cmp	r3, #15
 80283a8:	f67f ae90 	bls.w	80280cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80283ac:	bf00      	nop
 80283ae:	bf00      	nop
 80283b0:	3724      	adds	r7, #36	; 0x24
 80283b2:	46bd      	mov	sp, r7
 80283b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80283b8:	4770      	bx	lr
 80283ba:	bf00      	nop
 80283bc:	40023800 	.word	0x40023800
 80283c0:	40013800 	.word	0x40013800
 80283c4:	40020000 	.word	0x40020000
 80283c8:	40020400 	.word	0x40020400
 80283cc:	40020800 	.word	0x40020800
 80283d0:	40020c00 	.word	0x40020c00
 80283d4:	40021000 	.word	0x40021000
 80283d8:	40021400 	.word	0x40021400
 80283dc:	40021800 	.word	0x40021800
 80283e0:	40021c00 	.word	0x40021c00
 80283e4:	40013c00 	.word	0x40013c00

080283e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80283e8:	b480      	push	{r7}
 80283ea:	b087      	sub	sp, #28
 80283ec:	af00      	add	r7, sp, #0
 80283ee:	6078      	str	r0, [r7, #4]
 80283f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80283f2:	2300      	movs	r3, #0
 80283f4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80283f6:	2300      	movs	r3, #0
 80283f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80283fa:	2300      	movs	r3, #0
 80283fc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80283fe:	2300      	movs	r3, #0
 8028400:	617b      	str	r3, [r7, #20]
 8028402:	e0cd      	b.n	80285a0 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8028404:	2201      	movs	r2, #1
 8028406:	697b      	ldr	r3, [r7, #20]
 8028408:	fa02 f303 	lsl.w	r3, r2, r3
 802840c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 802840e:	683a      	ldr	r2, [r7, #0]
 8028410:	693b      	ldr	r3, [r7, #16]
 8028412:	4013      	ands	r3, r2
 8028414:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8028416:	68fa      	ldr	r2, [r7, #12]
 8028418:	693b      	ldr	r3, [r7, #16]
 802841a:	429a      	cmp	r2, r3
 802841c:	f040 80bd 	bne.w	802859a <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8028420:	4a65      	ldr	r2, [pc, #404]	; (80285b8 <HAL_GPIO_DeInit+0x1d0>)
 8028422:	697b      	ldr	r3, [r7, #20]
 8028424:	089b      	lsrs	r3, r3, #2
 8028426:	3302      	adds	r3, #2
 8028428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802842c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 802842e:	697b      	ldr	r3, [r7, #20]
 8028430:	f003 0303 	and.w	r3, r3, #3
 8028434:	009b      	lsls	r3, r3, #2
 8028436:	220f      	movs	r2, #15
 8028438:	fa02 f303 	lsl.w	r3, r2, r3
 802843c:	68ba      	ldr	r2, [r7, #8]
 802843e:	4013      	ands	r3, r2
 8028440:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8028442:	687b      	ldr	r3, [r7, #4]
 8028444:	4a5d      	ldr	r2, [pc, #372]	; (80285bc <HAL_GPIO_DeInit+0x1d4>)
 8028446:	4293      	cmp	r3, r2
 8028448:	d02b      	beq.n	80284a2 <HAL_GPIO_DeInit+0xba>
 802844a:	687b      	ldr	r3, [r7, #4]
 802844c:	4a5c      	ldr	r2, [pc, #368]	; (80285c0 <HAL_GPIO_DeInit+0x1d8>)
 802844e:	4293      	cmp	r3, r2
 8028450:	d025      	beq.n	802849e <HAL_GPIO_DeInit+0xb6>
 8028452:	687b      	ldr	r3, [r7, #4]
 8028454:	4a5b      	ldr	r2, [pc, #364]	; (80285c4 <HAL_GPIO_DeInit+0x1dc>)
 8028456:	4293      	cmp	r3, r2
 8028458:	d01f      	beq.n	802849a <HAL_GPIO_DeInit+0xb2>
 802845a:	687b      	ldr	r3, [r7, #4]
 802845c:	4a5a      	ldr	r2, [pc, #360]	; (80285c8 <HAL_GPIO_DeInit+0x1e0>)
 802845e:	4293      	cmp	r3, r2
 8028460:	d019      	beq.n	8028496 <HAL_GPIO_DeInit+0xae>
 8028462:	687b      	ldr	r3, [r7, #4]
 8028464:	4a59      	ldr	r2, [pc, #356]	; (80285cc <HAL_GPIO_DeInit+0x1e4>)
 8028466:	4293      	cmp	r3, r2
 8028468:	d013      	beq.n	8028492 <HAL_GPIO_DeInit+0xaa>
 802846a:	687b      	ldr	r3, [r7, #4]
 802846c:	4a58      	ldr	r2, [pc, #352]	; (80285d0 <HAL_GPIO_DeInit+0x1e8>)
 802846e:	4293      	cmp	r3, r2
 8028470:	d00d      	beq.n	802848e <HAL_GPIO_DeInit+0xa6>
 8028472:	687b      	ldr	r3, [r7, #4]
 8028474:	4a57      	ldr	r2, [pc, #348]	; (80285d4 <HAL_GPIO_DeInit+0x1ec>)
 8028476:	4293      	cmp	r3, r2
 8028478:	d007      	beq.n	802848a <HAL_GPIO_DeInit+0xa2>
 802847a:	687b      	ldr	r3, [r7, #4]
 802847c:	4a56      	ldr	r2, [pc, #344]	; (80285d8 <HAL_GPIO_DeInit+0x1f0>)
 802847e:	4293      	cmp	r3, r2
 8028480:	d101      	bne.n	8028486 <HAL_GPIO_DeInit+0x9e>
 8028482:	2307      	movs	r3, #7
 8028484:	e00e      	b.n	80284a4 <HAL_GPIO_DeInit+0xbc>
 8028486:	2308      	movs	r3, #8
 8028488:	e00c      	b.n	80284a4 <HAL_GPIO_DeInit+0xbc>
 802848a:	2306      	movs	r3, #6
 802848c:	e00a      	b.n	80284a4 <HAL_GPIO_DeInit+0xbc>
 802848e:	2305      	movs	r3, #5
 8028490:	e008      	b.n	80284a4 <HAL_GPIO_DeInit+0xbc>
 8028492:	2304      	movs	r3, #4
 8028494:	e006      	b.n	80284a4 <HAL_GPIO_DeInit+0xbc>
 8028496:	2303      	movs	r3, #3
 8028498:	e004      	b.n	80284a4 <HAL_GPIO_DeInit+0xbc>
 802849a:	2302      	movs	r3, #2
 802849c:	e002      	b.n	80284a4 <HAL_GPIO_DeInit+0xbc>
 802849e:	2301      	movs	r3, #1
 80284a0:	e000      	b.n	80284a4 <HAL_GPIO_DeInit+0xbc>
 80284a2:	2300      	movs	r3, #0
 80284a4:	697a      	ldr	r2, [r7, #20]
 80284a6:	f002 0203 	and.w	r2, r2, #3
 80284aa:	0092      	lsls	r2, r2, #2
 80284ac:	4093      	lsls	r3, r2
 80284ae:	68ba      	ldr	r2, [r7, #8]
 80284b0:	429a      	cmp	r2, r3
 80284b2:	d132      	bne.n	802851a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80284b4:	4b49      	ldr	r3, [pc, #292]	; (80285dc <HAL_GPIO_DeInit+0x1f4>)
 80284b6:	681a      	ldr	r2, [r3, #0]
 80284b8:	68fb      	ldr	r3, [r7, #12]
 80284ba:	43db      	mvns	r3, r3
 80284bc:	4947      	ldr	r1, [pc, #284]	; (80285dc <HAL_GPIO_DeInit+0x1f4>)
 80284be:	4013      	ands	r3, r2
 80284c0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80284c2:	4b46      	ldr	r3, [pc, #280]	; (80285dc <HAL_GPIO_DeInit+0x1f4>)
 80284c4:	685a      	ldr	r2, [r3, #4]
 80284c6:	68fb      	ldr	r3, [r7, #12]
 80284c8:	43db      	mvns	r3, r3
 80284ca:	4944      	ldr	r1, [pc, #272]	; (80285dc <HAL_GPIO_DeInit+0x1f4>)
 80284cc:	4013      	ands	r3, r2
 80284ce:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80284d0:	4b42      	ldr	r3, [pc, #264]	; (80285dc <HAL_GPIO_DeInit+0x1f4>)
 80284d2:	68da      	ldr	r2, [r3, #12]
 80284d4:	68fb      	ldr	r3, [r7, #12]
 80284d6:	43db      	mvns	r3, r3
 80284d8:	4940      	ldr	r1, [pc, #256]	; (80285dc <HAL_GPIO_DeInit+0x1f4>)
 80284da:	4013      	ands	r3, r2
 80284dc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80284de:	4b3f      	ldr	r3, [pc, #252]	; (80285dc <HAL_GPIO_DeInit+0x1f4>)
 80284e0:	689a      	ldr	r2, [r3, #8]
 80284e2:	68fb      	ldr	r3, [r7, #12]
 80284e4:	43db      	mvns	r3, r3
 80284e6:	493d      	ldr	r1, [pc, #244]	; (80285dc <HAL_GPIO_DeInit+0x1f4>)
 80284e8:	4013      	ands	r3, r2
 80284ea:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80284ec:	697b      	ldr	r3, [r7, #20]
 80284ee:	f003 0303 	and.w	r3, r3, #3
 80284f2:	009b      	lsls	r3, r3, #2
 80284f4:	220f      	movs	r2, #15
 80284f6:	fa02 f303 	lsl.w	r3, r2, r3
 80284fa:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80284fc:	4a2e      	ldr	r2, [pc, #184]	; (80285b8 <HAL_GPIO_DeInit+0x1d0>)
 80284fe:	697b      	ldr	r3, [r7, #20]
 8028500:	089b      	lsrs	r3, r3, #2
 8028502:	3302      	adds	r3, #2
 8028504:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8028508:	68bb      	ldr	r3, [r7, #8]
 802850a:	43da      	mvns	r2, r3
 802850c:	482a      	ldr	r0, [pc, #168]	; (80285b8 <HAL_GPIO_DeInit+0x1d0>)
 802850e:	697b      	ldr	r3, [r7, #20]
 8028510:	089b      	lsrs	r3, r3, #2
 8028512:	400a      	ands	r2, r1
 8028514:	3302      	adds	r3, #2
 8028516:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 802851a:	687b      	ldr	r3, [r7, #4]
 802851c:	681a      	ldr	r2, [r3, #0]
 802851e:	697b      	ldr	r3, [r7, #20]
 8028520:	005b      	lsls	r3, r3, #1
 8028522:	2103      	movs	r1, #3
 8028524:	fa01 f303 	lsl.w	r3, r1, r3
 8028528:	43db      	mvns	r3, r3
 802852a:	401a      	ands	r2, r3
 802852c:	687b      	ldr	r3, [r7, #4]
 802852e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8028530:	697b      	ldr	r3, [r7, #20]
 8028532:	08da      	lsrs	r2, r3, #3
 8028534:	687b      	ldr	r3, [r7, #4]
 8028536:	3208      	adds	r2, #8
 8028538:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802853c:	697b      	ldr	r3, [r7, #20]
 802853e:	f003 0307 	and.w	r3, r3, #7
 8028542:	009b      	lsls	r3, r3, #2
 8028544:	220f      	movs	r2, #15
 8028546:	fa02 f303 	lsl.w	r3, r2, r3
 802854a:	43db      	mvns	r3, r3
 802854c:	697a      	ldr	r2, [r7, #20]
 802854e:	08d2      	lsrs	r2, r2, #3
 8028550:	4019      	ands	r1, r3
 8028552:	687b      	ldr	r3, [r7, #4]
 8028554:	3208      	adds	r2, #8
 8028556:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 802855a:	687b      	ldr	r3, [r7, #4]
 802855c:	68da      	ldr	r2, [r3, #12]
 802855e:	697b      	ldr	r3, [r7, #20]
 8028560:	005b      	lsls	r3, r3, #1
 8028562:	2103      	movs	r1, #3
 8028564:	fa01 f303 	lsl.w	r3, r1, r3
 8028568:	43db      	mvns	r3, r3
 802856a:	401a      	ands	r2, r3
 802856c:	687b      	ldr	r3, [r7, #4]
 802856e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8028570:	687b      	ldr	r3, [r7, #4]
 8028572:	685a      	ldr	r2, [r3, #4]
 8028574:	2101      	movs	r1, #1
 8028576:	697b      	ldr	r3, [r7, #20]
 8028578:	fa01 f303 	lsl.w	r3, r1, r3
 802857c:	43db      	mvns	r3, r3
 802857e:	401a      	ands	r2, r3
 8028580:	687b      	ldr	r3, [r7, #4]
 8028582:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8028584:	687b      	ldr	r3, [r7, #4]
 8028586:	689a      	ldr	r2, [r3, #8]
 8028588:	697b      	ldr	r3, [r7, #20]
 802858a:	005b      	lsls	r3, r3, #1
 802858c:	2103      	movs	r1, #3
 802858e:	fa01 f303 	lsl.w	r3, r1, r3
 8028592:	43db      	mvns	r3, r3
 8028594:	401a      	ands	r2, r3
 8028596:	687b      	ldr	r3, [r7, #4]
 8028598:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802859a:	697b      	ldr	r3, [r7, #20]
 802859c:	3301      	adds	r3, #1
 802859e:	617b      	str	r3, [r7, #20]
 80285a0:	697b      	ldr	r3, [r7, #20]
 80285a2:	2b0f      	cmp	r3, #15
 80285a4:	f67f af2e 	bls.w	8028404 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80285a8:	bf00      	nop
 80285aa:	bf00      	nop
 80285ac:	371c      	adds	r7, #28
 80285ae:	46bd      	mov	sp, r7
 80285b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80285b4:	4770      	bx	lr
 80285b6:	bf00      	nop
 80285b8:	40013800 	.word	0x40013800
 80285bc:	40020000 	.word	0x40020000
 80285c0:	40020400 	.word	0x40020400
 80285c4:	40020800 	.word	0x40020800
 80285c8:	40020c00 	.word	0x40020c00
 80285cc:	40021000 	.word	0x40021000
 80285d0:	40021400 	.word	0x40021400
 80285d4:	40021800 	.word	0x40021800
 80285d8:	40021c00 	.word	0x40021c00
 80285dc:	40013c00 	.word	0x40013c00

080285e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80285e0:	b480      	push	{r7}
 80285e2:	b083      	sub	sp, #12
 80285e4:	af00      	add	r7, sp, #0
 80285e6:	6078      	str	r0, [r7, #4]
 80285e8:	460b      	mov	r3, r1
 80285ea:	807b      	strh	r3, [r7, #2]
 80285ec:	4613      	mov	r3, r2
 80285ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80285f0:	787b      	ldrb	r3, [r7, #1]
 80285f2:	2b00      	cmp	r3, #0
 80285f4:	d003      	beq.n	80285fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80285f6:	887a      	ldrh	r2, [r7, #2]
 80285f8:	687b      	ldr	r3, [r7, #4]
 80285fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80285fc:	e003      	b.n	8028606 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80285fe:	887b      	ldrh	r3, [r7, #2]
 8028600:	041a      	lsls	r2, r3, #16
 8028602:	687b      	ldr	r3, [r7, #4]
 8028604:	619a      	str	r2, [r3, #24]
}
 8028606:	bf00      	nop
 8028608:	370c      	adds	r7, #12
 802860a:	46bd      	mov	sp, r7
 802860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028610:	4770      	bx	lr

08028612 <HAL_NAND_Init>:
  * @param  AttSpace_Timing pointer to Attribute space timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing,
                                 FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
{
 8028612:	b580      	push	{r7, lr}
 8028614:	b084      	sub	sp, #16
 8028616:	af00      	add	r7, sp, #0
 8028618:	60f8      	str	r0, [r7, #12]
 802861a:	60b9      	str	r1, [r7, #8]
 802861c:	607a      	str	r2, [r7, #4]
  /* Check the NAND handle state */
  if (hnand == NULL)
 802861e:	68fb      	ldr	r3, [r7, #12]
 8028620:	2b00      	cmp	r3, #0
 8028622:	d101      	bne.n	8028628 <HAL_NAND_Init+0x16>
  {
    return HAL_ERROR;
 8028624:	2301      	movs	r3, #1
 8028626:	e03e      	b.n	80286a6 <HAL_NAND_Init+0x94>
  }

  if (hnand->State == HAL_NAND_STATE_RESET)
 8028628:	68fb      	ldr	r3, [r7, #12]
 802862a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 802862e:	b2db      	uxtb	r3, r3
 8028630:	2b00      	cmp	r3, #0
 8028632:	d106      	bne.n	8028642 <HAL_NAND_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnand->Lock = HAL_UNLOCKED;
 8028634:	68fb      	ldr	r3, [r7, #12]
 8028636:	2200      	movs	r2, #0
 8028638:	f883 2020 	strb.w	r2, [r3, #32]

    /* Init the low level hardware */
    hnand->MspInitCallback(hnand);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NAND_MspInit(hnand);
 802863c:	68f8      	ldr	r0, [r7, #12]
 802863e:	f7fa fa19 	bl	8022a74 <HAL_NAND_MspInit>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
  }

  /* Initialize NAND control Interface */
  (void)FMC_NAND_Init(hnand->Instance, &(hnand->Init));
 8028642:	68fb      	ldr	r3, [r7, #12]
 8028644:	681a      	ldr	r2, [r3, #0]
 8028646:	68fb      	ldr	r3, [r7, #12]
 8028648:	3304      	adds	r3, #4
 802864a:	4619      	mov	r1, r3
 802864c:	4610      	mov	r0, r2
 802864e:	f003 ff55 	bl	802c4fc <FSMC_NAND_Init>

  /* Initialize NAND common space timing Interface */
  (void)FMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
 8028652:	68fb      	ldr	r3, [r7, #12]
 8028654:	6818      	ldr	r0, [r3, #0]
 8028656:	68fb      	ldr	r3, [r7, #12]
 8028658:	685b      	ldr	r3, [r3, #4]
 802865a:	461a      	mov	r2, r3
 802865c:	68b9      	ldr	r1, [r7, #8]
 802865e:	f003 ff99 	bl	802c594 <FSMC_NAND_CommonSpace_Timing_Init>

  /* Initialize NAND attribute space timing Interface */
  (void)FMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
 8028662:	68fb      	ldr	r3, [r7, #12]
 8028664:	6818      	ldr	r0, [r3, #0]
 8028666:	68fb      	ldr	r3, [r7, #12]
 8028668:	685b      	ldr	r3, [r3, #4]
 802866a:	461a      	mov	r2, r3
 802866c:	6879      	ldr	r1, [r7, #4]
 802866e:	f003 ffc6 	bl	802c5fe <FSMC_NAND_AttributeSpace_Timing_Init>

  /* Enable the NAND device */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
  __FMC_NAND_ENABLE(hnand->Instance, hnand->Init.NandBank);
 8028672:	68fb      	ldr	r3, [r7, #12]
 8028674:	685b      	ldr	r3, [r3, #4]
 8028676:	2b10      	cmp	r3, #16
 8028678:	d108      	bne.n	802868c <HAL_NAND_Init+0x7a>
 802867a:	68fb      	ldr	r3, [r7, #12]
 802867c:	681b      	ldr	r3, [r3, #0]
 802867e:	681a      	ldr	r2, [r3, #0]
 8028680:	68fb      	ldr	r3, [r7, #12]
 8028682:	681b      	ldr	r3, [r3, #0]
 8028684:	f042 0204 	orr.w	r2, r2, #4
 8028688:	601a      	str	r2, [r3, #0]
 802868a:	e007      	b.n	802869c <HAL_NAND_Init+0x8a>
 802868c:	68fb      	ldr	r3, [r7, #12]
 802868e:	681b      	ldr	r3, [r3, #0]
 8028690:	6a1a      	ldr	r2, [r3, #32]
 8028692:	68fb      	ldr	r3, [r7, #12]
 8028694:	681b      	ldr	r3, [r3, #0]
 8028696:	f042 0204 	orr.w	r2, r2, #4
 802869a:	621a      	str	r2, [r3, #32]
#else
  __FMC_NAND_ENABLE(hnand->Instance);
#endif

  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 802869c:	68fb      	ldr	r3, [r7, #12]
 802869e:	2201      	movs	r2, #1
 80286a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  return HAL_OK;
 80286a4:	2300      	movs	r3, #0
}
 80286a6:	4618      	mov	r0, r3
 80286a8:	3710      	adds	r7, #16
 80286aa:	46bd      	mov	sp, r7
 80286ac:	bd80      	pop	{r7, pc}

080286ae <HAL_NAND_IRQHandler>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
  */
void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)
{
 80286ae:	b580      	push	{r7, lr}
 80286b0:	b082      	sub	sp, #8
 80286b2:	af00      	add	r7, sp, #0
 80286b4:	6078      	str	r0, [r7, #4]
  /* Check NAND interrupt Rising edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE))
 80286b6:	687b      	ldr	r3, [r7, #4]
 80286b8:	685b      	ldr	r3, [r3, #4]
 80286ba:	2b10      	cmp	r3, #16
 80286bc:	d10a      	bne.n	80286d4 <HAL_NAND_IRQHandler+0x26>
 80286be:	687b      	ldr	r3, [r7, #4]
 80286c0:	681b      	ldr	r3, [r3, #0]
 80286c2:	685b      	ldr	r3, [r3, #4]
 80286c4:	f003 0301 	and.w	r3, r3, #1
 80286c8:	2b01      	cmp	r3, #1
 80286ca:	bf0c      	ite	eq
 80286cc:	2301      	moveq	r3, #1
 80286ce:	2300      	movne	r3, #0
 80286d0:	b2db      	uxtb	r3, r3
 80286d2:	e009      	b.n	80286e8 <HAL_NAND_IRQHandler+0x3a>
 80286d4:	687b      	ldr	r3, [r7, #4]
 80286d6:	681b      	ldr	r3, [r3, #0]
 80286d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80286da:	f003 0301 	and.w	r3, r3, #1
 80286de:	2b01      	cmp	r3, #1
 80286e0:	bf0c      	ite	eq
 80286e2:	2301      	moveq	r3, #1
 80286e4:	2300      	movne	r3, #0
 80286e6:	b2db      	uxtb	r3, r3
 80286e8:	2b00      	cmp	r3, #0
 80286ea:	d017      	beq.n	802871c <HAL_NAND_IRQHandler+0x6e>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 80286ec:	6878      	ldr	r0, [r7, #4]
 80286ee:	f000 f8b2 	bl	8028856 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Rising edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE);
 80286f2:	687b      	ldr	r3, [r7, #4]
 80286f4:	685b      	ldr	r3, [r3, #4]
 80286f6:	2b10      	cmp	r3, #16
 80286f8:	d108      	bne.n	802870c <HAL_NAND_IRQHandler+0x5e>
 80286fa:	687b      	ldr	r3, [r7, #4]
 80286fc:	681b      	ldr	r3, [r3, #0]
 80286fe:	685a      	ldr	r2, [r3, #4]
 8028700:	687b      	ldr	r3, [r7, #4]
 8028702:	681b      	ldr	r3, [r3, #0]
 8028704:	f022 0201 	bic.w	r2, r2, #1
 8028708:	605a      	str	r2, [r3, #4]
 802870a:	e007      	b.n	802871c <HAL_NAND_IRQHandler+0x6e>
 802870c:	687b      	ldr	r3, [r7, #4]
 802870e:	681b      	ldr	r3, [r3, #0]
 8028710:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8028712:	687b      	ldr	r3, [r7, #4]
 8028714:	681b      	ldr	r3, [r3, #0]
 8028716:	f022 0201 	bic.w	r2, r2, #1
 802871a:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_RISING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Level flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL))
 802871c:	687b      	ldr	r3, [r7, #4]
 802871e:	685b      	ldr	r3, [r3, #4]
 8028720:	2b10      	cmp	r3, #16
 8028722:	d10a      	bne.n	802873a <HAL_NAND_IRQHandler+0x8c>
 8028724:	687b      	ldr	r3, [r7, #4]
 8028726:	681b      	ldr	r3, [r3, #0]
 8028728:	685b      	ldr	r3, [r3, #4]
 802872a:	f003 0302 	and.w	r3, r3, #2
 802872e:	2b02      	cmp	r3, #2
 8028730:	bf0c      	ite	eq
 8028732:	2301      	moveq	r3, #1
 8028734:	2300      	movne	r3, #0
 8028736:	b2db      	uxtb	r3, r3
 8028738:	e009      	b.n	802874e <HAL_NAND_IRQHandler+0xa0>
 802873a:	687b      	ldr	r3, [r7, #4]
 802873c:	681b      	ldr	r3, [r3, #0]
 802873e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8028740:	f003 0302 	and.w	r3, r3, #2
 8028744:	2b02      	cmp	r3, #2
 8028746:	bf0c      	ite	eq
 8028748:	2301      	moveq	r3, #1
 802874a:	2300      	movne	r3, #0
 802874c:	b2db      	uxtb	r3, r3
 802874e:	2b00      	cmp	r3, #0
 8028750:	d017      	beq.n	8028782 <HAL_NAND_IRQHandler+0xd4>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8028752:	6878      	ldr	r0, [r7, #4]
 8028754:	f000 f87f 	bl	8028856 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Level pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL);
 8028758:	687b      	ldr	r3, [r7, #4]
 802875a:	685b      	ldr	r3, [r3, #4]
 802875c:	2b10      	cmp	r3, #16
 802875e:	d108      	bne.n	8028772 <HAL_NAND_IRQHandler+0xc4>
 8028760:	687b      	ldr	r3, [r7, #4]
 8028762:	681b      	ldr	r3, [r3, #0]
 8028764:	685a      	ldr	r2, [r3, #4]
 8028766:	687b      	ldr	r3, [r7, #4]
 8028768:	681b      	ldr	r3, [r3, #0]
 802876a:	f022 0202 	bic.w	r2, r2, #2
 802876e:	605a      	str	r2, [r3, #4]
 8028770:	e007      	b.n	8028782 <HAL_NAND_IRQHandler+0xd4>
 8028772:	687b      	ldr	r3, [r7, #4]
 8028774:	681b      	ldr	r3, [r3, #0]
 8028776:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8028778:	687b      	ldr	r3, [r7, #4]
 802877a:	681b      	ldr	r3, [r3, #0]
 802877c:	f022 0202 	bic.w	r2, r2, #2
 8028780:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_LEVEL);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Falling edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE))
 8028782:	687b      	ldr	r3, [r7, #4]
 8028784:	685b      	ldr	r3, [r3, #4]
 8028786:	2b10      	cmp	r3, #16
 8028788:	d10a      	bne.n	80287a0 <HAL_NAND_IRQHandler+0xf2>
 802878a:	687b      	ldr	r3, [r7, #4]
 802878c:	681b      	ldr	r3, [r3, #0]
 802878e:	685b      	ldr	r3, [r3, #4]
 8028790:	f003 0304 	and.w	r3, r3, #4
 8028794:	2b04      	cmp	r3, #4
 8028796:	bf0c      	ite	eq
 8028798:	2301      	moveq	r3, #1
 802879a:	2300      	movne	r3, #0
 802879c:	b2db      	uxtb	r3, r3
 802879e:	e009      	b.n	80287b4 <HAL_NAND_IRQHandler+0x106>
 80287a0:	687b      	ldr	r3, [r7, #4]
 80287a2:	681b      	ldr	r3, [r3, #0]
 80287a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80287a6:	f003 0304 	and.w	r3, r3, #4
 80287aa:	2b04      	cmp	r3, #4
 80287ac:	bf0c      	ite	eq
 80287ae:	2301      	moveq	r3, #1
 80287b0:	2300      	movne	r3, #0
 80287b2:	b2db      	uxtb	r3, r3
 80287b4:	2b00      	cmp	r3, #0
 80287b6:	d017      	beq.n	80287e8 <HAL_NAND_IRQHandler+0x13a>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 80287b8:	6878      	ldr	r0, [r7, #4]
 80287ba:	f000 f84c 	bl	8028856 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Falling edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE);
 80287be:	687b      	ldr	r3, [r7, #4]
 80287c0:	685b      	ldr	r3, [r3, #4]
 80287c2:	2b10      	cmp	r3, #16
 80287c4:	d108      	bne.n	80287d8 <HAL_NAND_IRQHandler+0x12a>
 80287c6:	687b      	ldr	r3, [r7, #4]
 80287c8:	681b      	ldr	r3, [r3, #0]
 80287ca:	685a      	ldr	r2, [r3, #4]
 80287cc:	687b      	ldr	r3, [r7, #4]
 80287ce:	681b      	ldr	r3, [r3, #0]
 80287d0:	f022 0204 	bic.w	r2, r2, #4
 80287d4:	605a      	str	r2, [r3, #4]
 80287d6:	e007      	b.n	80287e8 <HAL_NAND_IRQHandler+0x13a>
 80287d8:	687b      	ldr	r3, [r7, #4]
 80287da:	681b      	ldr	r3, [r3, #0]
 80287dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80287de:	687b      	ldr	r3, [r7, #4]
 80287e0:	681b      	ldr	r3, [r3, #0]
 80287e2:	f022 0204 	bic.w	r2, r2, #4
 80287e6:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FALLING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt FIFO empty flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT))
 80287e8:	687b      	ldr	r3, [r7, #4]
 80287ea:	685b      	ldr	r3, [r3, #4]
 80287ec:	2b10      	cmp	r3, #16
 80287ee:	d10a      	bne.n	8028806 <HAL_NAND_IRQHandler+0x158>
 80287f0:	687b      	ldr	r3, [r7, #4]
 80287f2:	681b      	ldr	r3, [r3, #0]
 80287f4:	685b      	ldr	r3, [r3, #4]
 80287f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80287fa:	2b40      	cmp	r3, #64	; 0x40
 80287fc:	bf0c      	ite	eq
 80287fe:	2301      	moveq	r3, #1
 8028800:	2300      	movne	r3, #0
 8028802:	b2db      	uxtb	r3, r3
 8028804:	e009      	b.n	802881a <HAL_NAND_IRQHandler+0x16c>
 8028806:	687b      	ldr	r3, [r7, #4]
 8028808:	681b      	ldr	r3, [r3, #0]
 802880a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802880c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028810:	2b40      	cmp	r3, #64	; 0x40
 8028812:	bf0c      	ite	eq
 8028814:	2301      	moveq	r3, #1
 8028816:	2300      	movne	r3, #0
 8028818:	b2db      	uxtb	r3, r3
 802881a:	2b00      	cmp	r3, #0
 802881c:	d017      	beq.n	802884e <HAL_NAND_IRQHandler+0x1a0>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 802881e:	6878      	ldr	r0, [r7, #4]
 8028820:	f000 f819 	bl	8028856 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt FIFO empty pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 8028824:	687b      	ldr	r3, [r7, #4]
 8028826:	685b      	ldr	r3, [r3, #4]
 8028828:	2b10      	cmp	r3, #16
 802882a:	d108      	bne.n	802883e <HAL_NAND_IRQHandler+0x190>
 802882c:	687b      	ldr	r3, [r7, #4]
 802882e:	681b      	ldr	r3, [r3, #0]
 8028830:	685a      	ldr	r2, [r3, #4]
 8028832:	687b      	ldr	r3, [r7, #4]
 8028834:	681b      	ldr	r3, [r3, #0]
 8028836:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802883a:	605a      	str	r2, [r3, #4]
#else
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FEMPT);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

}
 802883c:	e007      	b.n	802884e <HAL_NAND_IRQHandler+0x1a0>
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 802883e:	687b      	ldr	r3, [r7, #4]
 8028840:	681b      	ldr	r3, [r3, #0]
 8028842:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8028844:	687b      	ldr	r3, [r7, #4]
 8028846:	681b      	ldr	r3, [r3, #0]
 8028848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802884c:	625a      	str	r2, [r3, #36]	; 0x24
}
 802884e:	bf00      	nop
 8028850:	3708      	adds	r7, #8
 8028852:	46bd      	mov	sp, r7
 8028854:	bd80      	pop	{r7, pc}

08028856 <HAL_NAND_ITCallback>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval None
  */
__weak void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)
{
 8028856:	b480      	push	{r7}
 8028858:	b083      	sub	sp, #12
 802885a:	af00      	add	r7, sp, #0
 802885c:	6078      	str	r0, [r7, #4]
  UNUSED(hnand);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_NAND_ITCallback could be implemented in the user file
   */
}
 802885e:	bf00      	nop
 8028860:	370c      	adds	r7, #12
 8028862:	46bd      	mov	sp, r7
 8028864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028868:	4770      	bx	lr

0802886a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 802886a:	b5f0      	push	{r4, r5, r6, r7, lr}
 802886c:	b08f      	sub	sp, #60	; 0x3c
 802886e:	af0a      	add	r7, sp, #40	; 0x28
 8028870:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8028872:	687b      	ldr	r3, [r7, #4]
 8028874:	2b00      	cmp	r3, #0
 8028876:	d101      	bne.n	802887c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8028878:	2301      	movs	r3, #1
 802887a:	e10f      	b.n	8028a9c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 802887c:	687b      	ldr	r3, [r7, #4]
 802887e:	681b      	ldr	r3, [r3, #0]
 8028880:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8028882:	687b      	ldr	r3, [r7, #4]
 8028884:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8028888:	b2db      	uxtb	r3, r3
 802888a:	2b00      	cmp	r3, #0
 802888c:	d106      	bne.n	802889c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 802888e:	687b      	ldr	r3, [r7, #4]
 8028890:	2200      	movs	r2, #0
 8028892:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8028896:	6878      	ldr	r0, [r7, #4]
 8028898:	f007 fe82 	bl	80305a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 802889c:	687b      	ldr	r3, [r7, #4]
 802889e:	2203      	movs	r2, #3
 80288a0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80288a4:	68bb      	ldr	r3, [r7, #8]
 80288a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80288a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80288ac:	2b00      	cmp	r3, #0
 80288ae:	d102      	bne.n	80288b6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80288b0:	687b      	ldr	r3, [r7, #4]
 80288b2:	2200      	movs	r2, #0
 80288b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80288b6:	687b      	ldr	r3, [r7, #4]
 80288b8:	681b      	ldr	r3, [r3, #0]
 80288ba:	4618      	mov	r0, r3
 80288bc:	f003 ffe9 	bl	802c892 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80288c0:	687b      	ldr	r3, [r7, #4]
 80288c2:	681b      	ldr	r3, [r3, #0]
 80288c4:	603b      	str	r3, [r7, #0]
 80288c6:	687e      	ldr	r6, [r7, #4]
 80288c8:	466d      	mov	r5, sp
 80288ca:	f106 0410 	add.w	r4, r6, #16
 80288ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80288d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80288d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80288d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80288d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80288da:	e885 0003 	stmia.w	r5, {r0, r1}
 80288de:	1d33      	adds	r3, r6, #4
 80288e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80288e2:	6838      	ldr	r0, [r7, #0]
 80288e4:	f003 fec0 	bl	802c668 <USB_CoreInit>
 80288e8:	4603      	mov	r3, r0
 80288ea:	2b00      	cmp	r3, #0
 80288ec:	d005      	beq.n	80288fa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80288ee:	687b      	ldr	r3, [r7, #4]
 80288f0:	2202      	movs	r2, #2
 80288f2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80288f6:	2301      	movs	r3, #1
 80288f8:	e0d0      	b.n	8028a9c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80288fa:	687b      	ldr	r3, [r7, #4]
 80288fc:	681b      	ldr	r3, [r3, #0]
 80288fe:	2100      	movs	r1, #0
 8028900:	4618      	mov	r0, r3
 8028902:	f003 ffd7 	bl	802c8b4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8028906:	2300      	movs	r3, #0
 8028908:	73fb      	strb	r3, [r7, #15]
 802890a:	e04a      	b.n	80289a2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 802890c:	7bfa      	ldrb	r2, [r7, #15]
 802890e:	6879      	ldr	r1, [r7, #4]
 8028910:	4613      	mov	r3, r2
 8028912:	00db      	lsls	r3, r3, #3
 8028914:	4413      	add	r3, r2
 8028916:	009b      	lsls	r3, r3, #2
 8028918:	440b      	add	r3, r1
 802891a:	333d      	adds	r3, #61	; 0x3d
 802891c:	2201      	movs	r2, #1
 802891e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8028920:	7bfa      	ldrb	r2, [r7, #15]
 8028922:	6879      	ldr	r1, [r7, #4]
 8028924:	4613      	mov	r3, r2
 8028926:	00db      	lsls	r3, r3, #3
 8028928:	4413      	add	r3, r2
 802892a:	009b      	lsls	r3, r3, #2
 802892c:	440b      	add	r3, r1
 802892e:	333c      	adds	r3, #60	; 0x3c
 8028930:	7bfa      	ldrb	r2, [r7, #15]
 8028932:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8028934:	7bfa      	ldrb	r2, [r7, #15]
 8028936:	7bfb      	ldrb	r3, [r7, #15]
 8028938:	b298      	uxth	r0, r3
 802893a:	6879      	ldr	r1, [r7, #4]
 802893c:	4613      	mov	r3, r2
 802893e:	00db      	lsls	r3, r3, #3
 8028940:	4413      	add	r3, r2
 8028942:	009b      	lsls	r3, r3, #2
 8028944:	440b      	add	r3, r1
 8028946:	3344      	adds	r3, #68	; 0x44
 8028948:	4602      	mov	r2, r0
 802894a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 802894c:	7bfa      	ldrb	r2, [r7, #15]
 802894e:	6879      	ldr	r1, [r7, #4]
 8028950:	4613      	mov	r3, r2
 8028952:	00db      	lsls	r3, r3, #3
 8028954:	4413      	add	r3, r2
 8028956:	009b      	lsls	r3, r3, #2
 8028958:	440b      	add	r3, r1
 802895a:	3340      	adds	r3, #64	; 0x40
 802895c:	2200      	movs	r2, #0
 802895e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8028960:	7bfa      	ldrb	r2, [r7, #15]
 8028962:	6879      	ldr	r1, [r7, #4]
 8028964:	4613      	mov	r3, r2
 8028966:	00db      	lsls	r3, r3, #3
 8028968:	4413      	add	r3, r2
 802896a:	009b      	lsls	r3, r3, #2
 802896c:	440b      	add	r3, r1
 802896e:	3348      	adds	r3, #72	; 0x48
 8028970:	2200      	movs	r2, #0
 8028972:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8028974:	7bfa      	ldrb	r2, [r7, #15]
 8028976:	6879      	ldr	r1, [r7, #4]
 8028978:	4613      	mov	r3, r2
 802897a:	00db      	lsls	r3, r3, #3
 802897c:	4413      	add	r3, r2
 802897e:	009b      	lsls	r3, r3, #2
 8028980:	440b      	add	r3, r1
 8028982:	334c      	adds	r3, #76	; 0x4c
 8028984:	2200      	movs	r2, #0
 8028986:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8028988:	7bfa      	ldrb	r2, [r7, #15]
 802898a:	6879      	ldr	r1, [r7, #4]
 802898c:	4613      	mov	r3, r2
 802898e:	00db      	lsls	r3, r3, #3
 8028990:	4413      	add	r3, r2
 8028992:	009b      	lsls	r3, r3, #2
 8028994:	440b      	add	r3, r1
 8028996:	3354      	adds	r3, #84	; 0x54
 8028998:	2200      	movs	r2, #0
 802899a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 802899c:	7bfb      	ldrb	r3, [r7, #15]
 802899e:	3301      	adds	r3, #1
 80289a0:	73fb      	strb	r3, [r7, #15]
 80289a2:	7bfa      	ldrb	r2, [r7, #15]
 80289a4:	687b      	ldr	r3, [r7, #4]
 80289a6:	685b      	ldr	r3, [r3, #4]
 80289a8:	429a      	cmp	r2, r3
 80289aa:	d3af      	bcc.n	802890c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80289ac:	2300      	movs	r3, #0
 80289ae:	73fb      	strb	r3, [r7, #15]
 80289b0:	e044      	b.n	8028a3c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80289b2:	7bfa      	ldrb	r2, [r7, #15]
 80289b4:	6879      	ldr	r1, [r7, #4]
 80289b6:	4613      	mov	r3, r2
 80289b8:	00db      	lsls	r3, r3, #3
 80289ba:	4413      	add	r3, r2
 80289bc:	009b      	lsls	r3, r3, #2
 80289be:	440b      	add	r3, r1
 80289c0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80289c4:	2200      	movs	r2, #0
 80289c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80289c8:	7bfa      	ldrb	r2, [r7, #15]
 80289ca:	6879      	ldr	r1, [r7, #4]
 80289cc:	4613      	mov	r3, r2
 80289ce:	00db      	lsls	r3, r3, #3
 80289d0:	4413      	add	r3, r2
 80289d2:	009b      	lsls	r3, r3, #2
 80289d4:	440b      	add	r3, r1
 80289d6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80289da:	7bfa      	ldrb	r2, [r7, #15]
 80289dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80289de:	7bfa      	ldrb	r2, [r7, #15]
 80289e0:	6879      	ldr	r1, [r7, #4]
 80289e2:	4613      	mov	r3, r2
 80289e4:	00db      	lsls	r3, r3, #3
 80289e6:	4413      	add	r3, r2
 80289e8:	009b      	lsls	r3, r3, #2
 80289ea:	440b      	add	r3, r1
 80289ec:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80289f0:	2200      	movs	r2, #0
 80289f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80289f4:	7bfa      	ldrb	r2, [r7, #15]
 80289f6:	6879      	ldr	r1, [r7, #4]
 80289f8:	4613      	mov	r3, r2
 80289fa:	00db      	lsls	r3, r3, #3
 80289fc:	4413      	add	r3, r2
 80289fe:	009b      	lsls	r3, r3, #2
 8028a00:	440b      	add	r3, r1
 8028a02:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8028a06:	2200      	movs	r2, #0
 8028a08:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8028a0a:	7bfa      	ldrb	r2, [r7, #15]
 8028a0c:	6879      	ldr	r1, [r7, #4]
 8028a0e:	4613      	mov	r3, r2
 8028a10:	00db      	lsls	r3, r3, #3
 8028a12:	4413      	add	r3, r2
 8028a14:	009b      	lsls	r3, r3, #2
 8028a16:	440b      	add	r3, r1
 8028a18:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8028a1c:	2200      	movs	r2, #0
 8028a1e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8028a20:	7bfa      	ldrb	r2, [r7, #15]
 8028a22:	6879      	ldr	r1, [r7, #4]
 8028a24:	4613      	mov	r3, r2
 8028a26:	00db      	lsls	r3, r3, #3
 8028a28:	4413      	add	r3, r2
 8028a2a:	009b      	lsls	r3, r3, #2
 8028a2c:	440b      	add	r3, r1
 8028a2e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8028a32:	2200      	movs	r2, #0
 8028a34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8028a36:	7bfb      	ldrb	r3, [r7, #15]
 8028a38:	3301      	adds	r3, #1
 8028a3a:	73fb      	strb	r3, [r7, #15]
 8028a3c:	7bfa      	ldrb	r2, [r7, #15]
 8028a3e:	687b      	ldr	r3, [r7, #4]
 8028a40:	685b      	ldr	r3, [r3, #4]
 8028a42:	429a      	cmp	r2, r3
 8028a44:	d3b5      	bcc.n	80289b2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8028a46:	687b      	ldr	r3, [r7, #4]
 8028a48:	681b      	ldr	r3, [r3, #0]
 8028a4a:	603b      	str	r3, [r7, #0]
 8028a4c:	687e      	ldr	r6, [r7, #4]
 8028a4e:	466d      	mov	r5, sp
 8028a50:	f106 0410 	add.w	r4, r6, #16
 8028a54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8028a56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8028a58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8028a5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8028a5c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8028a60:	e885 0003 	stmia.w	r5, {r0, r1}
 8028a64:	1d33      	adds	r3, r6, #4
 8028a66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8028a68:	6838      	ldr	r0, [r7, #0]
 8028a6a:	f003 ff6f 	bl	802c94c <USB_DevInit>
 8028a6e:	4603      	mov	r3, r0
 8028a70:	2b00      	cmp	r3, #0
 8028a72:	d005      	beq.n	8028a80 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8028a74:	687b      	ldr	r3, [r7, #4]
 8028a76:	2202      	movs	r2, #2
 8028a78:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8028a7c:	2301      	movs	r3, #1
 8028a7e:	e00d      	b.n	8028a9c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8028a80:	687b      	ldr	r3, [r7, #4]
 8028a82:	2200      	movs	r2, #0
 8028a84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8028a88:	687b      	ldr	r3, [r7, #4]
 8028a8a:	2201      	movs	r2, #1
 8028a8c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8028a90:	687b      	ldr	r3, [r7, #4]
 8028a92:	681b      	ldr	r3, [r3, #0]
 8028a94:	4618      	mov	r0, r3
 8028a96:	f005 f8be 	bl	802dc16 <USB_DevDisconnect>

  return HAL_OK;
 8028a9a:	2300      	movs	r3, #0
}
 8028a9c:	4618      	mov	r0, r3
 8028a9e:	3714      	adds	r7, #20
 8028aa0:	46bd      	mov	sp, r7
 8028aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08028aa4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8028aa4:	b580      	push	{r7, lr}
 8028aa6:	b084      	sub	sp, #16
 8028aa8:	af00      	add	r7, sp, #0
 8028aaa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8028aac:	687b      	ldr	r3, [r7, #4]
 8028aae:	681b      	ldr	r3, [r3, #0]
 8028ab0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8028ab2:	687b      	ldr	r3, [r7, #4]
 8028ab4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8028ab8:	2b01      	cmp	r3, #1
 8028aba:	d101      	bne.n	8028ac0 <HAL_PCD_Start+0x1c>
 8028abc:	2302      	movs	r3, #2
 8028abe:	e020      	b.n	8028b02 <HAL_PCD_Start+0x5e>
 8028ac0:	687b      	ldr	r3, [r7, #4]
 8028ac2:	2201      	movs	r2, #1
 8028ac4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8028ac8:	687b      	ldr	r3, [r7, #4]
 8028aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8028acc:	2b01      	cmp	r3, #1
 8028ace:	d109      	bne.n	8028ae4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8028ad0:	687b      	ldr	r3, [r7, #4]
 8028ad2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8028ad4:	2b01      	cmp	r3, #1
 8028ad6:	d005      	beq.n	8028ae4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8028ad8:	68fb      	ldr	r3, [r7, #12]
 8028ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028adc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8028ae0:	68fb      	ldr	r3, [r7, #12]
 8028ae2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8028ae4:	687b      	ldr	r3, [r7, #4]
 8028ae6:	681b      	ldr	r3, [r3, #0]
 8028ae8:	4618      	mov	r0, r3
 8028aea:	f003 fec1 	bl	802c870 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8028aee:	687b      	ldr	r3, [r7, #4]
 8028af0:	681b      	ldr	r3, [r3, #0]
 8028af2:	4618      	mov	r0, r3
 8028af4:	f005 f86e 	bl	802dbd4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8028af8:	687b      	ldr	r3, [r7, #4]
 8028afa:	2200      	movs	r2, #0
 8028afc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8028b00:	2300      	movs	r3, #0
}
 8028b02:	4618      	mov	r0, r3
 8028b04:	3710      	adds	r7, #16
 8028b06:	46bd      	mov	sp, r7
 8028b08:	bd80      	pop	{r7, pc}

08028b0a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8028b0a:	b590      	push	{r4, r7, lr}
 8028b0c:	b08d      	sub	sp, #52	; 0x34
 8028b0e:	af00      	add	r7, sp, #0
 8028b10:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8028b12:	687b      	ldr	r3, [r7, #4]
 8028b14:	681b      	ldr	r3, [r3, #0]
 8028b16:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8028b18:	6a3b      	ldr	r3, [r7, #32]
 8028b1a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8028b1c:	687b      	ldr	r3, [r7, #4]
 8028b1e:	681b      	ldr	r3, [r3, #0]
 8028b20:	4618      	mov	r0, r3
 8028b22:	f005 f92c 	bl	802dd7e <USB_GetMode>
 8028b26:	4603      	mov	r3, r0
 8028b28:	2b00      	cmp	r3, #0
 8028b2a:	f040 848a 	bne.w	8029442 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8028b2e:	687b      	ldr	r3, [r7, #4]
 8028b30:	681b      	ldr	r3, [r3, #0]
 8028b32:	4618      	mov	r0, r3
 8028b34:	f005 f890 	bl	802dc58 <USB_ReadInterrupts>
 8028b38:	4603      	mov	r3, r0
 8028b3a:	2b00      	cmp	r3, #0
 8028b3c:	f000 8480 	beq.w	8029440 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8028b40:	69fb      	ldr	r3, [r7, #28]
 8028b42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8028b46:	689b      	ldr	r3, [r3, #8]
 8028b48:	0a1b      	lsrs	r3, r3, #8
 8028b4a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8028b4e:	687b      	ldr	r3, [r7, #4]
 8028b50:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8028b54:	687b      	ldr	r3, [r7, #4]
 8028b56:	681b      	ldr	r3, [r3, #0]
 8028b58:	4618      	mov	r0, r3
 8028b5a:	f005 f87d 	bl	802dc58 <USB_ReadInterrupts>
 8028b5e:	4603      	mov	r3, r0
 8028b60:	f003 0302 	and.w	r3, r3, #2
 8028b64:	2b02      	cmp	r3, #2
 8028b66:	d107      	bne.n	8028b78 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8028b68:	687b      	ldr	r3, [r7, #4]
 8028b6a:	681b      	ldr	r3, [r3, #0]
 8028b6c:	695a      	ldr	r2, [r3, #20]
 8028b6e:	687b      	ldr	r3, [r7, #4]
 8028b70:	681b      	ldr	r3, [r3, #0]
 8028b72:	f002 0202 	and.w	r2, r2, #2
 8028b76:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8028b78:	687b      	ldr	r3, [r7, #4]
 8028b7a:	681b      	ldr	r3, [r3, #0]
 8028b7c:	4618      	mov	r0, r3
 8028b7e:	f005 f86b 	bl	802dc58 <USB_ReadInterrupts>
 8028b82:	4603      	mov	r3, r0
 8028b84:	f003 0310 	and.w	r3, r3, #16
 8028b88:	2b10      	cmp	r3, #16
 8028b8a:	d161      	bne.n	8028c50 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8028b8c:	687b      	ldr	r3, [r7, #4]
 8028b8e:	681b      	ldr	r3, [r3, #0]
 8028b90:	699a      	ldr	r2, [r3, #24]
 8028b92:	687b      	ldr	r3, [r7, #4]
 8028b94:	681b      	ldr	r3, [r3, #0]
 8028b96:	f022 0210 	bic.w	r2, r2, #16
 8028b9a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8028b9c:	6a3b      	ldr	r3, [r7, #32]
 8028b9e:	6a1b      	ldr	r3, [r3, #32]
 8028ba0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8028ba2:	69bb      	ldr	r3, [r7, #24]
 8028ba4:	f003 020f 	and.w	r2, r3, #15
 8028ba8:	4613      	mov	r3, r2
 8028baa:	00db      	lsls	r3, r3, #3
 8028bac:	4413      	add	r3, r2
 8028bae:	009b      	lsls	r3, r3, #2
 8028bb0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8028bb4:	687a      	ldr	r2, [r7, #4]
 8028bb6:	4413      	add	r3, r2
 8028bb8:	3304      	adds	r3, #4
 8028bba:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8028bbc:	69bb      	ldr	r3, [r7, #24]
 8028bbe:	0c5b      	lsrs	r3, r3, #17
 8028bc0:	f003 030f 	and.w	r3, r3, #15
 8028bc4:	2b02      	cmp	r3, #2
 8028bc6:	d124      	bne.n	8028c12 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8028bc8:	69ba      	ldr	r2, [r7, #24]
 8028bca:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8028bce:	4013      	ands	r3, r2
 8028bd0:	2b00      	cmp	r3, #0
 8028bd2:	d035      	beq.n	8028c40 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8028bd4:	697b      	ldr	r3, [r7, #20]
 8028bd6:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8028bd8:	69bb      	ldr	r3, [r7, #24]
 8028bda:	091b      	lsrs	r3, r3, #4
 8028bdc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8028bde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8028be2:	b29b      	uxth	r3, r3
 8028be4:	461a      	mov	r2, r3
 8028be6:	6a38      	ldr	r0, [r7, #32]
 8028be8:	f004 fea2 	bl	802d930 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8028bec:	697b      	ldr	r3, [r7, #20]
 8028bee:	691a      	ldr	r2, [r3, #16]
 8028bf0:	69bb      	ldr	r3, [r7, #24]
 8028bf2:	091b      	lsrs	r3, r3, #4
 8028bf4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8028bf8:	441a      	add	r2, r3
 8028bfa:	697b      	ldr	r3, [r7, #20]
 8028bfc:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8028bfe:	697b      	ldr	r3, [r7, #20]
 8028c00:	6a1a      	ldr	r2, [r3, #32]
 8028c02:	69bb      	ldr	r3, [r7, #24]
 8028c04:	091b      	lsrs	r3, r3, #4
 8028c06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8028c0a:	441a      	add	r2, r3
 8028c0c:	697b      	ldr	r3, [r7, #20]
 8028c0e:	621a      	str	r2, [r3, #32]
 8028c10:	e016      	b.n	8028c40 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8028c12:	69bb      	ldr	r3, [r7, #24]
 8028c14:	0c5b      	lsrs	r3, r3, #17
 8028c16:	f003 030f 	and.w	r3, r3, #15
 8028c1a:	2b06      	cmp	r3, #6
 8028c1c:	d110      	bne.n	8028c40 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8028c1e:	687b      	ldr	r3, [r7, #4]
 8028c20:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8028c24:	2208      	movs	r2, #8
 8028c26:	4619      	mov	r1, r3
 8028c28:	6a38      	ldr	r0, [r7, #32]
 8028c2a:	f004 fe81 	bl	802d930 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8028c2e:	697b      	ldr	r3, [r7, #20]
 8028c30:	6a1a      	ldr	r2, [r3, #32]
 8028c32:	69bb      	ldr	r3, [r7, #24]
 8028c34:	091b      	lsrs	r3, r3, #4
 8028c36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8028c3a:	441a      	add	r2, r3
 8028c3c:	697b      	ldr	r3, [r7, #20]
 8028c3e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8028c40:	687b      	ldr	r3, [r7, #4]
 8028c42:	681b      	ldr	r3, [r3, #0]
 8028c44:	699a      	ldr	r2, [r3, #24]
 8028c46:	687b      	ldr	r3, [r7, #4]
 8028c48:	681b      	ldr	r3, [r3, #0]
 8028c4a:	f042 0210 	orr.w	r2, r2, #16
 8028c4e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8028c50:	687b      	ldr	r3, [r7, #4]
 8028c52:	681b      	ldr	r3, [r3, #0]
 8028c54:	4618      	mov	r0, r3
 8028c56:	f004 ffff 	bl	802dc58 <USB_ReadInterrupts>
 8028c5a:	4603      	mov	r3, r0
 8028c5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8028c60:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8028c64:	f040 80a7 	bne.w	8028db6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8028c68:	2300      	movs	r3, #0
 8028c6a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8028c6c:	687b      	ldr	r3, [r7, #4]
 8028c6e:	681b      	ldr	r3, [r3, #0]
 8028c70:	4618      	mov	r0, r3
 8028c72:	f005 f804 	bl	802dc7e <USB_ReadDevAllOutEpInterrupt>
 8028c76:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8028c78:	e099      	b.n	8028dae <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8028c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028c7c:	f003 0301 	and.w	r3, r3, #1
 8028c80:	2b00      	cmp	r3, #0
 8028c82:	f000 808e 	beq.w	8028da2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8028c86:	687b      	ldr	r3, [r7, #4]
 8028c88:	681b      	ldr	r3, [r3, #0]
 8028c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028c8c:	b2d2      	uxtb	r2, r2
 8028c8e:	4611      	mov	r1, r2
 8028c90:	4618      	mov	r0, r3
 8028c92:	f005 f828 	bl	802dce6 <USB_ReadDevOutEPInterrupt>
 8028c96:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8028c98:	693b      	ldr	r3, [r7, #16]
 8028c9a:	f003 0301 	and.w	r3, r3, #1
 8028c9e:	2b00      	cmp	r3, #0
 8028ca0:	d00c      	beq.n	8028cbc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8028ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028ca4:	015a      	lsls	r2, r3, #5
 8028ca6:	69fb      	ldr	r3, [r7, #28]
 8028ca8:	4413      	add	r3, r2
 8028caa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8028cae:	461a      	mov	r2, r3
 8028cb0:	2301      	movs	r3, #1
 8028cb2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8028cb4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8028cb6:	6878      	ldr	r0, [r7, #4]
 8028cb8:	f000 fec2 	bl	8029a40 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8028cbc:	693b      	ldr	r3, [r7, #16]
 8028cbe:	f003 0308 	and.w	r3, r3, #8
 8028cc2:	2b00      	cmp	r3, #0
 8028cc4:	d00c      	beq.n	8028ce0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8028cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028cc8:	015a      	lsls	r2, r3, #5
 8028cca:	69fb      	ldr	r3, [r7, #28]
 8028ccc:	4413      	add	r3, r2
 8028cce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8028cd2:	461a      	mov	r2, r3
 8028cd4:	2308      	movs	r3, #8
 8028cd6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8028cd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8028cda:	6878      	ldr	r0, [r7, #4]
 8028cdc:	f000 ff98 	bl	8029c10 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8028ce0:	693b      	ldr	r3, [r7, #16]
 8028ce2:	f003 0310 	and.w	r3, r3, #16
 8028ce6:	2b00      	cmp	r3, #0
 8028ce8:	d008      	beq.n	8028cfc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8028cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028cec:	015a      	lsls	r2, r3, #5
 8028cee:	69fb      	ldr	r3, [r7, #28]
 8028cf0:	4413      	add	r3, r2
 8028cf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8028cf6:	461a      	mov	r2, r3
 8028cf8:	2310      	movs	r3, #16
 8028cfa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8028cfc:	693b      	ldr	r3, [r7, #16]
 8028cfe:	f003 0302 	and.w	r3, r3, #2
 8028d02:	2b00      	cmp	r3, #0
 8028d04:	d030      	beq.n	8028d68 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8028d06:	6a3b      	ldr	r3, [r7, #32]
 8028d08:	695b      	ldr	r3, [r3, #20]
 8028d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028d0e:	2b80      	cmp	r3, #128	; 0x80
 8028d10:	d109      	bne.n	8028d26 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8028d12:	69fb      	ldr	r3, [r7, #28]
 8028d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8028d18:	685b      	ldr	r3, [r3, #4]
 8028d1a:	69fa      	ldr	r2, [r7, #28]
 8028d1c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8028d20:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8028d24:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8028d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028d28:	4613      	mov	r3, r2
 8028d2a:	00db      	lsls	r3, r3, #3
 8028d2c:	4413      	add	r3, r2
 8028d2e:	009b      	lsls	r3, r3, #2
 8028d30:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8028d34:	687a      	ldr	r2, [r7, #4]
 8028d36:	4413      	add	r3, r2
 8028d38:	3304      	adds	r3, #4
 8028d3a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8028d3c:	697b      	ldr	r3, [r7, #20]
 8028d3e:	78db      	ldrb	r3, [r3, #3]
 8028d40:	2b01      	cmp	r3, #1
 8028d42:	d108      	bne.n	8028d56 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8028d44:	697b      	ldr	r3, [r7, #20]
 8028d46:	2200      	movs	r2, #0
 8028d48:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8028d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028d4c:	b2db      	uxtb	r3, r3
 8028d4e:	4619      	mov	r1, r3
 8028d50:	6878      	ldr	r0, [r7, #4]
 8028d52:	f007 fdc7 	bl	80308e4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8028d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028d58:	015a      	lsls	r2, r3, #5
 8028d5a:	69fb      	ldr	r3, [r7, #28]
 8028d5c:	4413      	add	r3, r2
 8028d5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8028d62:	461a      	mov	r2, r3
 8028d64:	2302      	movs	r3, #2
 8028d66:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8028d68:	693b      	ldr	r3, [r7, #16]
 8028d6a:	f003 0320 	and.w	r3, r3, #32
 8028d6e:	2b00      	cmp	r3, #0
 8028d70:	d008      	beq.n	8028d84 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8028d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028d74:	015a      	lsls	r2, r3, #5
 8028d76:	69fb      	ldr	r3, [r7, #28]
 8028d78:	4413      	add	r3, r2
 8028d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8028d7e:	461a      	mov	r2, r3
 8028d80:	2320      	movs	r3, #32
 8028d82:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8028d84:	693b      	ldr	r3, [r7, #16]
 8028d86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8028d8a:	2b00      	cmp	r3, #0
 8028d8c:	d009      	beq.n	8028da2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8028d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028d90:	015a      	lsls	r2, r3, #5
 8028d92:	69fb      	ldr	r3, [r7, #28]
 8028d94:	4413      	add	r3, r2
 8028d96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8028d9a:	461a      	mov	r2, r3
 8028d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8028da0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8028da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028da4:	3301      	adds	r3, #1
 8028da6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8028da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028daa:	085b      	lsrs	r3, r3, #1
 8028dac:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8028dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028db0:	2b00      	cmp	r3, #0
 8028db2:	f47f af62 	bne.w	8028c7a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8028db6:	687b      	ldr	r3, [r7, #4]
 8028db8:	681b      	ldr	r3, [r3, #0]
 8028dba:	4618      	mov	r0, r3
 8028dbc:	f004 ff4c 	bl	802dc58 <USB_ReadInterrupts>
 8028dc0:	4603      	mov	r3, r0
 8028dc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8028dc6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8028dca:	f040 80db 	bne.w	8028f84 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8028dce:	687b      	ldr	r3, [r7, #4]
 8028dd0:	681b      	ldr	r3, [r3, #0]
 8028dd2:	4618      	mov	r0, r3
 8028dd4:	f004 ff6d 	bl	802dcb2 <USB_ReadDevAllInEpInterrupt>
 8028dd8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8028dda:	2300      	movs	r3, #0
 8028ddc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8028dde:	e0cd      	b.n	8028f7c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8028de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028de2:	f003 0301 	and.w	r3, r3, #1
 8028de6:	2b00      	cmp	r3, #0
 8028de8:	f000 80c2 	beq.w	8028f70 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8028dec:	687b      	ldr	r3, [r7, #4]
 8028dee:	681b      	ldr	r3, [r3, #0]
 8028df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028df2:	b2d2      	uxtb	r2, r2
 8028df4:	4611      	mov	r1, r2
 8028df6:	4618      	mov	r0, r3
 8028df8:	f004 ff93 	bl	802dd22 <USB_ReadDevInEPInterrupt>
 8028dfc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8028dfe:	693b      	ldr	r3, [r7, #16]
 8028e00:	f003 0301 	and.w	r3, r3, #1
 8028e04:	2b00      	cmp	r3, #0
 8028e06:	d057      	beq.n	8028eb8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8028e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028e0a:	f003 030f 	and.w	r3, r3, #15
 8028e0e:	2201      	movs	r2, #1
 8028e10:	fa02 f303 	lsl.w	r3, r2, r3
 8028e14:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8028e16:	69fb      	ldr	r3, [r7, #28]
 8028e18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8028e1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8028e1e:	68fb      	ldr	r3, [r7, #12]
 8028e20:	43db      	mvns	r3, r3
 8028e22:	69f9      	ldr	r1, [r7, #28]
 8028e24:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8028e28:	4013      	ands	r3, r2
 8028e2a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8028e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028e2e:	015a      	lsls	r2, r3, #5
 8028e30:	69fb      	ldr	r3, [r7, #28]
 8028e32:	4413      	add	r3, r2
 8028e34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8028e38:	461a      	mov	r2, r3
 8028e3a:	2301      	movs	r3, #1
 8028e3c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8028e3e:	687b      	ldr	r3, [r7, #4]
 8028e40:	691b      	ldr	r3, [r3, #16]
 8028e42:	2b01      	cmp	r3, #1
 8028e44:	d132      	bne.n	8028eac <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8028e46:	6879      	ldr	r1, [r7, #4]
 8028e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028e4a:	4613      	mov	r3, r2
 8028e4c:	00db      	lsls	r3, r3, #3
 8028e4e:	4413      	add	r3, r2
 8028e50:	009b      	lsls	r3, r3, #2
 8028e52:	440b      	add	r3, r1
 8028e54:	334c      	adds	r3, #76	; 0x4c
 8028e56:	6819      	ldr	r1, [r3, #0]
 8028e58:	6878      	ldr	r0, [r7, #4]
 8028e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028e5c:	4613      	mov	r3, r2
 8028e5e:	00db      	lsls	r3, r3, #3
 8028e60:	4413      	add	r3, r2
 8028e62:	009b      	lsls	r3, r3, #2
 8028e64:	4403      	add	r3, r0
 8028e66:	3348      	adds	r3, #72	; 0x48
 8028e68:	681b      	ldr	r3, [r3, #0]
 8028e6a:	4419      	add	r1, r3
 8028e6c:	6878      	ldr	r0, [r7, #4]
 8028e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028e70:	4613      	mov	r3, r2
 8028e72:	00db      	lsls	r3, r3, #3
 8028e74:	4413      	add	r3, r2
 8028e76:	009b      	lsls	r3, r3, #2
 8028e78:	4403      	add	r3, r0
 8028e7a:	334c      	adds	r3, #76	; 0x4c
 8028e7c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8028e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028e80:	2b00      	cmp	r3, #0
 8028e82:	d113      	bne.n	8028eac <HAL_PCD_IRQHandler+0x3a2>
 8028e84:	6879      	ldr	r1, [r7, #4]
 8028e86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028e88:	4613      	mov	r3, r2
 8028e8a:	00db      	lsls	r3, r3, #3
 8028e8c:	4413      	add	r3, r2
 8028e8e:	009b      	lsls	r3, r3, #2
 8028e90:	440b      	add	r3, r1
 8028e92:	3354      	adds	r3, #84	; 0x54
 8028e94:	681b      	ldr	r3, [r3, #0]
 8028e96:	2b00      	cmp	r3, #0
 8028e98:	d108      	bne.n	8028eac <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8028e9a:	687b      	ldr	r3, [r7, #4]
 8028e9c:	6818      	ldr	r0, [r3, #0]
 8028e9e:	687b      	ldr	r3, [r7, #4]
 8028ea0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8028ea4:	461a      	mov	r2, r3
 8028ea6:	2101      	movs	r1, #1
 8028ea8:	f004 ff9a 	bl	802dde0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8028eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028eae:	b2db      	uxtb	r3, r3
 8028eb0:	4619      	mov	r1, r3
 8028eb2:	6878      	ldr	r0, [r7, #4]
 8028eb4:	f007 fc91 	bl	80307da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8028eb8:	693b      	ldr	r3, [r7, #16]
 8028eba:	f003 0308 	and.w	r3, r3, #8
 8028ebe:	2b00      	cmp	r3, #0
 8028ec0:	d008      	beq.n	8028ed4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8028ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028ec4:	015a      	lsls	r2, r3, #5
 8028ec6:	69fb      	ldr	r3, [r7, #28]
 8028ec8:	4413      	add	r3, r2
 8028eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8028ece:	461a      	mov	r2, r3
 8028ed0:	2308      	movs	r3, #8
 8028ed2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8028ed4:	693b      	ldr	r3, [r7, #16]
 8028ed6:	f003 0310 	and.w	r3, r3, #16
 8028eda:	2b00      	cmp	r3, #0
 8028edc:	d008      	beq.n	8028ef0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8028ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028ee0:	015a      	lsls	r2, r3, #5
 8028ee2:	69fb      	ldr	r3, [r7, #28]
 8028ee4:	4413      	add	r3, r2
 8028ee6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8028eea:	461a      	mov	r2, r3
 8028eec:	2310      	movs	r3, #16
 8028eee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8028ef0:	693b      	ldr	r3, [r7, #16]
 8028ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028ef6:	2b00      	cmp	r3, #0
 8028ef8:	d008      	beq.n	8028f0c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8028efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028efc:	015a      	lsls	r2, r3, #5
 8028efe:	69fb      	ldr	r3, [r7, #28]
 8028f00:	4413      	add	r3, r2
 8028f02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8028f06:	461a      	mov	r2, r3
 8028f08:	2340      	movs	r3, #64	; 0x40
 8028f0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8028f0c:	693b      	ldr	r3, [r7, #16]
 8028f0e:	f003 0302 	and.w	r3, r3, #2
 8028f12:	2b00      	cmp	r3, #0
 8028f14:	d023      	beq.n	8028f5e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8028f16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8028f18:	6a38      	ldr	r0, [r7, #32]
 8028f1a:	f003 fe7b 	bl	802cc14 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8028f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028f20:	4613      	mov	r3, r2
 8028f22:	00db      	lsls	r3, r3, #3
 8028f24:	4413      	add	r3, r2
 8028f26:	009b      	lsls	r3, r3, #2
 8028f28:	3338      	adds	r3, #56	; 0x38
 8028f2a:	687a      	ldr	r2, [r7, #4]
 8028f2c:	4413      	add	r3, r2
 8028f2e:	3304      	adds	r3, #4
 8028f30:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8028f32:	697b      	ldr	r3, [r7, #20]
 8028f34:	78db      	ldrb	r3, [r3, #3]
 8028f36:	2b01      	cmp	r3, #1
 8028f38:	d108      	bne.n	8028f4c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8028f3a:	697b      	ldr	r3, [r7, #20]
 8028f3c:	2200      	movs	r2, #0
 8028f3e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8028f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028f42:	b2db      	uxtb	r3, r3
 8028f44:	4619      	mov	r1, r3
 8028f46:	6878      	ldr	r0, [r7, #4]
 8028f48:	f007 fcde 	bl	8030908 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8028f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028f4e:	015a      	lsls	r2, r3, #5
 8028f50:	69fb      	ldr	r3, [r7, #28]
 8028f52:	4413      	add	r3, r2
 8028f54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8028f58:	461a      	mov	r2, r3
 8028f5a:	2302      	movs	r3, #2
 8028f5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8028f5e:	693b      	ldr	r3, [r7, #16]
 8028f60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028f64:	2b00      	cmp	r3, #0
 8028f66:	d003      	beq.n	8028f70 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8028f68:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8028f6a:	6878      	ldr	r0, [r7, #4]
 8028f6c:	f000 fcdb 	bl	8029926 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8028f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028f72:	3301      	adds	r3, #1
 8028f74:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8028f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028f78:	085b      	lsrs	r3, r3, #1
 8028f7a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8028f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028f7e:	2b00      	cmp	r3, #0
 8028f80:	f47f af2e 	bne.w	8028de0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8028f84:	687b      	ldr	r3, [r7, #4]
 8028f86:	681b      	ldr	r3, [r3, #0]
 8028f88:	4618      	mov	r0, r3
 8028f8a:	f004 fe65 	bl	802dc58 <USB_ReadInterrupts>
 8028f8e:	4603      	mov	r3, r0
 8028f90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8028f94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8028f98:	d122      	bne.n	8028fe0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8028f9a:	69fb      	ldr	r3, [r7, #28]
 8028f9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8028fa0:	685b      	ldr	r3, [r3, #4]
 8028fa2:	69fa      	ldr	r2, [r7, #28]
 8028fa4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8028fa8:	f023 0301 	bic.w	r3, r3, #1
 8028fac:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8028fae:	687b      	ldr	r3, [r7, #4]
 8028fb0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8028fb4:	2b01      	cmp	r3, #1
 8028fb6:	d108      	bne.n	8028fca <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8028fb8:	687b      	ldr	r3, [r7, #4]
 8028fba:	2200      	movs	r2, #0
 8028fbc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8028fc0:	2100      	movs	r1, #0
 8028fc2:	6878      	ldr	r0, [r7, #4]
 8028fc4:	f000 fec2 	bl	8029d4c <HAL_PCDEx_LPM_Callback>
 8028fc8:	e002      	b.n	8028fd0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8028fca:	6878      	ldr	r0, [r7, #4]
 8028fcc:	f007 fc7c 	bl	80308c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8028fd0:	687b      	ldr	r3, [r7, #4]
 8028fd2:	681b      	ldr	r3, [r3, #0]
 8028fd4:	695a      	ldr	r2, [r3, #20]
 8028fd6:	687b      	ldr	r3, [r7, #4]
 8028fd8:	681b      	ldr	r3, [r3, #0]
 8028fda:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8028fde:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8028fe0:	687b      	ldr	r3, [r7, #4]
 8028fe2:	681b      	ldr	r3, [r3, #0]
 8028fe4:	4618      	mov	r0, r3
 8028fe6:	f004 fe37 	bl	802dc58 <USB_ReadInterrupts>
 8028fea:	4603      	mov	r3, r0
 8028fec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8028ff0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8028ff4:	d112      	bne.n	802901c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8028ff6:	69fb      	ldr	r3, [r7, #28]
 8028ff8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8028ffc:	689b      	ldr	r3, [r3, #8]
 8028ffe:	f003 0301 	and.w	r3, r3, #1
 8029002:	2b01      	cmp	r3, #1
 8029004:	d102      	bne.n	802900c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8029006:	6878      	ldr	r0, [r7, #4]
 8029008:	f007 fc38 	bl	803087c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 802900c:	687b      	ldr	r3, [r7, #4]
 802900e:	681b      	ldr	r3, [r3, #0]
 8029010:	695a      	ldr	r2, [r3, #20]
 8029012:	687b      	ldr	r3, [r7, #4]
 8029014:	681b      	ldr	r3, [r3, #0]
 8029016:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 802901a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 802901c:	687b      	ldr	r3, [r7, #4]
 802901e:	681b      	ldr	r3, [r3, #0]
 8029020:	4618      	mov	r0, r3
 8029022:	f004 fe19 	bl	802dc58 <USB_ReadInterrupts>
 8029026:	4603      	mov	r3, r0
 8029028:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802902c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8029030:	f040 80b7 	bne.w	80291a2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8029034:	69fb      	ldr	r3, [r7, #28]
 8029036:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802903a:	685b      	ldr	r3, [r3, #4]
 802903c:	69fa      	ldr	r2, [r7, #28]
 802903e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8029042:	f023 0301 	bic.w	r3, r3, #1
 8029046:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8029048:	687b      	ldr	r3, [r7, #4]
 802904a:	681b      	ldr	r3, [r3, #0]
 802904c:	2110      	movs	r1, #16
 802904e:	4618      	mov	r0, r3
 8029050:	f003 fde0 	bl	802cc14 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8029054:	2300      	movs	r3, #0
 8029056:	62fb      	str	r3, [r7, #44]	; 0x2c
 8029058:	e046      	b.n	80290e8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 802905a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802905c:	015a      	lsls	r2, r3, #5
 802905e:	69fb      	ldr	r3, [r7, #28]
 8029060:	4413      	add	r3, r2
 8029062:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8029066:	461a      	mov	r2, r3
 8029068:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 802906c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 802906e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8029070:	015a      	lsls	r2, r3, #5
 8029072:	69fb      	ldr	r3, [r7, #28]
 8029074:	4413      	add	r3, r2
 8029076:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802907a:	681b      	ldr	r3, [r3, #0]
 802907c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802907e:	0151      	lsls	r1, r2, #5
 8029080:	69fa      	ldr	r2, [r7, #28]
 8029082:	440a      	add	r2, r1
 8029084:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8029088:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 802908c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 802908e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8029090:	015a      	lsls	r2, r3, #5
 8029092:	69fb      	ldr	r3, [r7, #28]
 8029094:	4413      	add	r3, r2
 8029096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802909a:	461a      	mov	r2, r3
 802909c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80290a0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80290a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80290a4:	015a      	lsls	r2, r3, #5
 80290a6:	69fb      	ldr	r3, [r7, #28]
 80290a8:	4413      	add	r3, r2
 80290aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80290ae:	681b      	ldr	r3, [r3, #0]
 80290b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80290b2:	0151      	lsls	r1, r2, #5
 80290b4:	69fa      	ldr	r2, [r7, #28]
 80290b6:	440a      	add	r2, r1
 80290b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80290bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80290c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80290c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80290c4:	015a      	lsls	r2, r3, #5
 80290c6:	69fb      	ldr	r3, [r7, #28]
 80290c8:	4413      	add	r3, r2
 80290ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80290ce:	681b      	ldr	r3, [r3, #0]
 80290d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80290d2:	0151      	lsls	r1, r2, #5
 80290d4:	69fa      	ldr	r2, [r7, #28]
 80290d6:	440a      	add	r2, r1
 80290d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80290dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80290e0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80290e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80290e4:	3301      	adds	r3, #1
 80290e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80290e8:	687b      	ldr	r3, [r7, #4]
 80290ea:	685b      	ldr	r3, [r3, #4]
 80290ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80290ee:	429a      	cmp	r2, r3
 80290f0:	d3b3      	bcc.n	802905a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80290f2:	69fb      	ldr	r3, [r7, #28]
 80290f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80290f8:	69db      	ldr	r3, [r3, #28]
 80290fa:	69fa      	ldr	r2, [r7, #28]
 80290fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8029100:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8029104:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8029106:	687b      	ldr	r3, [r7, #4]
 8029108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802910a:	2b00      	cmp	r3, #0
 802910c:	d016      	beq.n	802913c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 802910e:	69fb      	ldr	r3, [r7, #28]
 8029110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8029114:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8029118:	69fa      	ldr	r2, [r7, #28]
 802911a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802911e:	f043 030b 	orr.w	r3, r3, #11
 8029122:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8029126:	69fb      	ldr	r3, [r7, #28]
 8029128:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802912c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802912e:	69fa      	ldr	r2, [r7, #28]
 8029130:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8029134:	f043 030b 	orr.w	r3, r3, #11
 8029138:	6453      	str	r3, [r2, #68]	; 0x44
 802913a:	e015      	b.n	8029168 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 802913c:	69fb      	ldr	r3, [r7, #28]
 802913e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8029142:	695b      	ldr	r3, [r3, #20]
 8029144:	69fa      	ldr	r2, [r7, #28]
 8029146:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802914a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802914e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8029152:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8029154:	69fb      	ldr	r3, [r7, #28]
 8029156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802915a:	691b      	ldr	r3, [r3, #16]
 802915c:	69fa      	ldr	r2, [r7, #28]
 802915e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8029162:	f043 030b 	orr.w	r3, r3, #11
 8029166:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8029168:	69fb      	ldr	r3, [r7, #28]
 802916a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802916e:	681b      	ldr	r3, [r3, #0]
 8029170:	69fa      	ldr	r2, [r7, #28]
 8029172:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8029176:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 802917a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 802917c:	687b      	ldr	r3, [r7, #4]
 802917e:	6818      	ldr	r0, [r3, #0]
 8029180:	687b      	ldr	r3, [r7, #4]
 8029182:	691b      	ldr	r3, [r3, #16]
 8029184:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8029186:	687b      	ldr	r3, [r7, #4]
 8029188:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 802918c:	461a      	mov	r2, r3
 802918e:	f004 fe27 	bl	802dde0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8029192:	687b      	ldr	r3, [r7, #4]
 8029194:	681b      	ldr	r3, [r3, #0]
 8029196:	695a      	ldr	r2, [r3, #20]
 8029198:	687b      	ldr	r3, [r7, #4]
 802919a:	681b      	ldr	r3, [r3, #0]
 802919c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80291a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80291a2:	687b      	ldr	r3, [r7, #4]
 80291a4:	681b      	ldr	r3, [r3, #0]
 80291a6:	4618      	mov	r0, r3
 80291a8:	f004 fd56 	bl	802dc58 <USB_ReadInterrupts>
 80291ac:	4603      	mov	r3, r0
 80291ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80291b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80291b6:	d124      	bne.n	8029202 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80291b8:	687b      	ldr	r3, [r7, #4]
 80291ba:	681b      	ldr	r3, [r3, #0]
 80291bc:	4618      	mov	r0, r3
 80291be:	f004 fdec 	bl	802dd9a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80291c2:	687b      	ldr	r3, [r7, #4]
 80291c4:	681b      	ldr	r3, [r3, #0]
 80291c6:	4618      	mov	r0, r3
 80291c8:	f003 fda1 	bl	802cd0e <USB_GetDevSpeed>
 80291cc:	4603      	mov	r3, r0
 80291ce:	461a      	mov	r2, r3
 80291d0:	687b      	ldr	r3, [r7, #4]
 80291d2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80291d4:	687b      	ldr	r3, [r7, #4]
 80291d6:	681c      	ldr	r4, [r3, #0]
 80291d8:	f001 fa02 	bl	802a5e0 <HAL_RCC_GetHCLKFreq>
 80291dc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80291de:	687b      	ldr	r3, [r7, #4]
 80291e0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80291e2:	b2db      	uxtb	r3, r3
 80291e4:	461a      	mov	r2, r3
 80291e6:	4620      	mov	r0, r4
 80291e8:	f003 faa0 	bl	802c72c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80291ec:	6878      	ldr	r0, [r7, #4]
 80291ee:	f007 fb1c 	bl	803082a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80291f2:	687b      	ldr	r3, [r7, #4]
 80291f4:	681b      	ldr	r3, [r3, #0]
 80291f6:	695a      	ldr	r2, [r3, #20]
 80291f8:	687b      	ldr	r3, [r7, #4]
 80291fa:	681b      	ldr	r3, [r3, #0]
 80291fc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8029200:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8029202:	687b      	ldr	r3, [r7, #4]
 8029204:	681b      	ldr	r3, [r3, #0]
 8029206:	4618      	mov	r0, r3
 8029208:	f004 fd26 	bl	802dc58 <USB_ReadInterrupts>
 802920c:	4603      	mov	r3, r0
 802920e:	f003 0308 	and.w	r3, r3, #8
 8029212:	2b08      	cmp	r3, #8
 8029214:	d10a      	bne.n	802922c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8029216:	6878      	ldr	r0, [r7, #4]
 8029218:	f007 faf9 	bl	803080e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 802921c:	687b      	ldr	r3, [r7, #4]
 802921e:	681b      	ldr	r3, [r3, #0]
 8029220:	695a      	ldr	r2, [r3, #20]
 8029222:	687b      	ldr	r3, [r7, #4]
 8029224:	681b      	ldr	r3, [r3, #0]
 8029226:	f002 0208 	and.w	r2, r2, #8
 802922a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 802922c:	687b      	ldr	r3, [r7, #4]
 802922e:	681b      	ldr	r3, [r3, #0]
 8029230:	4618      	mov	r0, r3
 8029232:	f004 fd11 	bl	802dc58 <USB_ReadInterrupts>
 8029236:	4603      	mov	r3, r0
 8029238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802923c:	2b80      	cmp	r3, #128	; 0x80
 802923e:	d122      	bne.n	8029286 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8029240:	6a3b      	ldr	r3, [r7, #32]
 8029242:	699b      	ldr	r3, [r3, #24]
 8029244:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8029248:	6a3b      	ldr	r3, [r7, #32]
 802924a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 802924c:	2301      	movs	r3, #1
 802924e:	627b      	str	r3, [r7, #36]	; 0x24
 8029250:	e014      	b.n	802927c <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8029252:	6879      	ldr	r1, [r7, #4]
 8029254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8029256:	4613      	mov	r3, r2
 8029258:	00db      	lsls	r3, r3, #3
 802925a:	4413      	add	r3, r2
 802925c:	009b      	lsls	r3, r3, #2
 802925e:	440b      	add	r3, r1
 8029260:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8029264:	781b      	ldrb	r3, [r3, #0]
 8029266:	2b01      	cmp	r3, #1
 8029268:	d105      	bne.n	8029276 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 802926a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802926c:	b2db      	uxtb	r3, r3
 802926e:	4619      	mov	r1, r3
 8029270:	6878      	ldr	r0, [r7, #4]
 8029272:	f000 fb27 	bl	80298c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8029276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8029278:	3301      	adds	r3, #1
 802927a:	627b      	str	r3, [r7, #36]	; 0x24
 802927c:	687b      	ldr	r3, [r7, #4]
 802927e:	685b      	ldr	r3, [r3, #4]
 8029280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8029282:	429a      	cmp	r2, r3
 8029284:	d3e5      	bcc.n	8029252 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8029286:	687b      	ldr	r3, [r7, #4]
 8029288:	681b      	ldr	r3, [r3, #0]
 802928a:	4618      	mov	r0, r3
 802928c:	f004 fce4 	bl	802dc58 <USB_ReadInterrupts>
 8029290:	4603      	mov	r3, r0
 8029292:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8029296:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 802929a:	d13b      	bne.n	8029314 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 802929c:	2301      	movs	r3, #1
 802929e:	627b      	str	r3, [r7, #36]	; 0x24
 80292a0:	e02b      	b.n	80292fa <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80292a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80292a4:	015a      	lsls	r2, r3, #5
 80292a6:	69fb      	ldr	r3, [r7, #28]
 80292a8:	4413      	add	r3, r2
 80292aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80292ae:	681b      	ldr	r3, [r3, #0]
 80292b0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80292b2:	6879      	ldr	r1, [r7, #4]
 80292b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80292b6:	4613      	mov	r3, r2
 80292b8:	00db      	lsls	r3, r3, #3
 80292ba:	4413      	add	r3, r2
 80292bc:	009b      	lsls	r3, r3, #2
 80292be:	440b      	add	r3, r1
 80292c0:	3340      	adds	r3, #64	; 0x40
 80292c2:	781b      	ldrb	r3, [r3, #0]
 80292c4:	2b01      	cmp	r3, #1
 80292c6:	d115      	bne.n	80292f4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80292c8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80292ca:	2b00      	cmp	r3, #0
 80292cc:	da12      	bge.n	80292f4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80292ce:	6879      	ldr	r1, [r7, #4]
 80292d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80292d2:	4613      	mov	r3, r2
 80292d4:	00db      	lsls	r3, r3, #3
 80292d6:	4413      	add	r3, r2
 80292d8:	009b      	lsls	r3, r3, #2
 80292da:	440b      	add	r3, r1
 80292dc:	333f      	adds	r3, #63	; 0x3f
 80292de:	2201      	movs	r2, #1
 80292e0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80292e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80292e4:	b2db      	uxtb	r3, r3
 80292e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80292ea:	b2db      	uxtb	r3, r3
 80292ec:	4619      	mov	r1, r3
 80292ee:	6878      	ldr	r0, [r7, #4]
 80292f0:	f000 fae8 	bl	80298c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80292f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80292f6:	3301      	adds	r3, #1
 80292f8:	627b      	str	r3, [r7, #36]	; 0x24
 80292fa:	687b      	ldr	r3, [r7, #4]
 80292fc:	685b      	ldr	r3, [r3, #4]
 80292fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8029300:	429a      	cmp	r2, r3
 8029302:	d3ce      	bcc.n	80292a2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8029304:	687b      	ldr	r3, [r7, #4]
 8029306:	681b      	ldr	r3, [r3, #0]
 8029308:	695a      	ldr	r2, [r3, #20]
 802930a:	687b      	ldr	r3, [r7, #4]
 802930c:	681b      	ldr	r3, [r3, #0]
 802930e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8029312:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8029314:	687b      	ldr	r3, [r7, #4]
 8029316:	681b      	ldr	r3, [r3, #0]
 8029318:	4618      	mov	r0, r3
 802931a:	f004 fc9d 	bl	802dc58 <USB_ReadInterrupts>
 802931e:	4603      	mov	r3, r0
 8029320:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8029324:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8029328:	d155      	bne.n	80293d6 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 802932a:	2301      	movs	r3, #1
 802932c:	627b      	str	r3, [r7, #36]	; 0x24
 802932e:	e045      	b.n	80293bc <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8029330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8029332:	015a      	lsls	r2, r3, #5
 8029334:	69fb      	ldr	r3, [r7, #28]
 8029336:	4413      	add	r3, r2
 8029338:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802933c:	681b      	ldr	r3, [r3, #0]
 802933e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8029340:	6879      	ldr	r1, [r7, #4]
 8029342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8029344:	4613      	mov	r3, r2
 8029346:	00db      	lsls	r3, r3, #3
 8029348:	4413      	add	r3, r2
 802934a:	009b      	lsls	r3, r3, #2
 802934c:	440b      	add	r3, r1
 802934e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8029352:	781b      	ldrb	r3, [r3, #0]
 8029354:	2b01      	cmp	r3, #1
 8029356:	d12e      	bne.n	80293b6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8029358:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 802935a:	2b00      	cmp	r3, #0
 802935c:	da2b      	bge.n	80293b6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 802935e:	69bb      	ldr	r3, [r7, #24]
 8029360:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8029364:	687b      	ldr	r3, [r7, #4]
 8029366:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 802936a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 802936e:	429a      	cmp	r2, r3
 8029370:	d121      	bne.n	80293b6 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8029372:	6879      	ldr	r1, [r7, #4]
 8029374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8029376:	4613      	mov	r3, r2
 8029378:	00db      	lsls	r3, r3, #3
 802937a:	4413      	add	r3, r2
 802937c:	009b      	lsls	r3, r3, #2
 802937e:	440b      	add	r3, r1
 8029380:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8029384:	2201      	movs	r2, #1
 8029386:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8029388:	6a3b      	ldr	r3, [r7, #32]
 802938a:	699b      	ldr	r3, [r3, #24]
 802938c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8029390:	6a3b      	ldr	r3, [r7, #32]
 8029392:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8029394:	6a3b      	ldr	r3, [r7, #32]
 8029396:	695b      	ldr	r3, [r3, #20]
 8029398:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802939c:	2b00      	cmp	r3, #0
 802939e:	d10a      	bne.n	80293b6 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80293a0:	69fb      	ldr	r3, [r7, #28]
 80293a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80293a6:	685b      	ldr	r3, [r3, #4]
 80293a8:	69fa      	ldr	r2, [r7, #28]
 80293aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80293ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80293b2:	6053      	str	r3, [r2, #4]
            break;
 80293b4:	e007      	b.n	80293c6 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80293b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80293b8:	3301      	adds	r3, #1
 80293ba:	627b      	str	r3, [r7, #36]	; 0x24
 80293bc:	687b      	ldr	r3, [r7, #4]
 80293be:	685b      	ldr	r3, [r3, #4]
 80293c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80293c2:	429a      	cmp	r2, r3
 80293c4:	d3b4      	bcc.n	8029330 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80293c6:	687b      	ldr	r3, [r7, #4]
 80293c8:	681b      	ldr	r3, [r3, #0]
 80293ca:	695a      	ldr	r2, [r3, #20]
 80293cc:	687b      	ldr	r3, [r7, #4]
 80293ce:	681b      	ldr	r3, [r3, #0]
 80293d0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80293d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80293d6:	687b      	ldr	r3, [r7, #4]
 80293d8:	681b      	ldr	r3, [r3, #0]
 80293da:	4618      	mov	r0, r3
 80293dc:	f004 fc3c 	bl	802dc58 <USB_ReadInterrupts>
 80293e0:	4603      	mov	r3, r0
 80293e2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80293e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80293ea:	d10a      	bne.n	8029402 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80293ec:	6878      	ldr	r0, [r7, #4]
 80293ee:	f007 fa9d 	bl	803092c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80293f2:	687b      	ldr	r3, [r7, #4]
 80293f4:	681b      	ldr	r3, [r3, #0]
 80293f6:	695a      	ldr	r2, [r3, #20]
 80293f8:	687b      	ldr	r3, [r7, #4]
 80293fa:	681b      	ldr	r3, [r3, #0]
 80293fc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8029400:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8029402:	687b      	ldr	r3, [r7, #4]
 8029404:	681b      	ldr	r3, [r3, #0]
 8029406:	4618      	mov	r0, r3
 8029408:	f004 fc26 	bl	802dc58 <USB_ReadInterrupts>
 802940c:	4603      	mov	r3, r0
 802940e:	f003 0304 	and.w	r3, r3, #4
 8029412:	2b04      	cmp	r3, #4
 8029414:	d115      	bne.n	8029442 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8029416:	687b      	ldr	r3, [r7, #4]
 8029418:	681b      	ldr	r3, [r3, #0]
 802941a:	685b      	ldr	r3, [r3, #4]
 802941c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 802941e:	69bb      	ldr	r3, [r7, #24]
 8029420:	f003 0304 	and.w	r3, r3, #4
 8029424:	2b00      	cmp	r3, #0
 8029426:	d002      	beq.n	802942e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8029428:	6878      	ldr	r0, [r7, #4]
 802942a:	f007 fa8d 	bl	8030948 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 802942e:	687b      	ldr	r3, [r7, #4]
 8029430:	681b      	ldr	r3, [r3, #0]
 8029432:	6859      	ldr	r1, [r3, #4]
 8029434:	687b      	ldr	r3, [r7, #4]
 8029436:	681b      	ldr	r3, [r3, #0]
 8029438:	69ba      	ldr	r2, [r7, #24]
 802943a:	430a      	orrs	r2, r1
 802943c:	605a      	str	r2, [r3, #4]
 802943e:	e000      	b.n	8029442 <HAL_PCD_IRQHandler+0x938>
      return;
 8029440:	bf00      	nop
    }
  }
}
 8029442:	3734      	adds	r7, #52	; 0x34
 8029444:	46bd      	mov	sp, r7
 8029446:	bd90      	pop	{r4, r7, pc}

08029448 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8029448:	b580      	push	{r7, lr}
 802944a:	b082      	sub	sp, #8
 802944c:	af00      	add	r7, sp, #0
 802944e:	6078      	str	r0, [r7, #4]
 8029450:	460b      	mov	r3, r1
 8029452:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8029454:	687b      	ldr	r3, [r7, #4]
 8029456:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 802945a:	2b01      	cmp	r3, #1
 802945c:	d101      	bne.n	8029462 <HAL_PCD_SetAddress+0x1a>
 802945e:	2302      	movs	r3, #2
 8029460:	e013      	b.n	802948a <HAL_PCD_SetAddress+0x42>
 8029462:	687b      	ldr	r3, [r7, #4]
 8029464:	2201      	movs	r2, #1
 8029466:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 802946a:	687b      	ldr	r3, [r7, #4]
 802946c:	78fa      	ldrb	r2, [r7, #3]
 802946e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8029472:	687b      	ldr	r3, [r7, #4]
 8029474:	681b      	ldr	r3, [r3, #0]
 8029476:	78fa      	ldrb	r2, [r7, #3]
 8029478:	4611      	mov	r1, r2
 802947a:	4618      	mov	r0, r3
 802947c:	f004 fb84 	bl	802db88 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8029480:	687b      	ldr	r3, [r7, #4]
 8029482:	2200      	movs	r2, #0
 8029484:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8029488:	2300      	movs	r3, #0
}
 802948a:	4618      	mov	r0, r3
 802948c:	3708      	adds	r7, #8
 802948e:	46bd      	mov	sp, r7
 8029490:	bd80      	pop	{r7, pc}

08029492 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8029492:	b580      	push	{r7, lr}
 8029494:	b084      	sub	sp, #16
 8029496:	af00      	add	r7, sp, #0
 8029498:	6078      	str	r0, [r7, #4]
 802949a:	4608      	mov	r0, r1
 802949c:	4611      	mov	r1, r2
 802949e:	461a      	mov	r2, r3
 80294a0:	4603      	mov	r3, r0
 80294a2:	70fb      	strb	r3, [r7, #3]
 80294a4:	460b      	mov	r3, r1
 80294a6:	803b      	strh	r3, [r7, #0]
 80294a8:	4613      	mov	r3, r2
 80294aa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80294ac:	2300      	movs	r3, #0
 80294ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80294b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80294b4:	2b00      	cmp	r3, #0
 80294b6:	da0f      	bge.n	80294d8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80294b8:	78fb      	ldrb	r3, [r7, #3]
 80294ba:	f003 020f 	and.w	r2, r3, #15
 80294be:	4613      	mov	r3, r2
 80294c0:	00db      	lsls	r3, r3, #3
 80294c2:	4413      	add	r3, r2
 80294c4:	009b      	lsls	r3, r3, #2
 80294c6:	3338      	adds	r3, #56	; 0x38
 80294c8:	687a      	ldr	r2, [r7, #4]
 80294ca:	4413      	add	r3, r2
 80294cc:	3304      	adds	r3, #4
 80294ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80294d0:	68fb      	ldr	r3, [r7, #12]
 80294d2:	2201      	movs	r2, #1
 80294d4:	705a      	strb	r2, [r3, #1]
 80294d6:	e00f      	b.n	80294f8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80294d8:	78fb      	ldrb	r3, [r7, #3]
 80294da:	f003 020f 	and.w	r2, r3, #15
 80294de:	4613      	mov	r3, r2
 80294e0:	00db      	lsls	r3, r3, #3
 80294e2:	4413      	add	r3, r2
 80294e4:	009b      	lsls	r3, r3, #2
 80294e6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80294ea:	687a      	ldr	r2, [r7, #4]
 80294ec:	4413      	add	r3, r2
 80294ee:	3304      	adds	r3, #4
 80294f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80294f2:	68fb      	ldr	r3, [r7, #12]
 80294f4:	2200      	movs	r2, #0
 80294f6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80294f8:	78fb      	ldrb	r3, [r7, #3]
 80294fa:	f003 030f 	and.w	r3, r3, #15
 80294fe:	b2da      	uxtb	r2, r3
 8029500:	68fb      	ldr	r3, [r7, #12]
 8029502:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8029504:	883a      	ldrh	r2, [r7, #0]
 8029506:	68fb      	ldr	r3, [r7, #12]
 8029508:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 802950a:	68fb      	ldr	r3, [r7, #12]
 802950c:	78ba      	ldrb	r2, [r7, #2]
 802950e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8029510:	68fb      	ldr	r3, [r7, #12]
 8029512:	785b      	ldrb	r3, [r3, #1]
 8029514:	2b00      	cmp	r3, #0
 8029516:	d004      	beq.n	8029522 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8029518:	68fb      	ldr	r3, [r7, #12]
 802951a:	781b      	ldrb	r3, [r3, #0]
 802951c:	b29a      	uxth	r2, r3
 802951e:	68fb      	ldr	r3, [r7, #12]
 8029520:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8029522:	78bb      	ldrb	r3, [r7, #2]
 8029524:	2b02      	cmp	r3, #2
 8029526:	d102      	bne.n	802952e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8029528:	68fb      	ldr	r3, [r7, #12]
 802952a:	2200      	movs	r2, #0
 802952c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 802952e:	687b      	ldr	r3, [r7, #4]
 8029530:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8029534:	2b01      	cmp	r3, #1
 8029536:	d101      	bne.n	802953c <HAL_PCD_EP_Open+0xaa>
 8029538:	2302      	movs	r3, #2
 802953a:	e00e      	b.n	802955a <HAL_PCD_EP_Open+0xc8>
 802953c:	687b      	ldr	r3, [r7, #4]
 802953e:	2201      	movs	r2, #1
 8029540:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8029544:	687b      	ldr	r3, [r7, #4]
 8029546:	681b      	ldr	r3, [r3, #0]
 8029548:	68f9      	ldr	r1, [r7, #12]
 802954a:	4618      	mov	r0, r3
 802954c:	f003 fc04 	bl	802cd58 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8029550:	687b      	ldr	r3, [r7, #4]
 8029552:	2200      	movs	r2, #0
 8029554:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8029558:	7afb      	ldrb	r3, [r7, #11]
}
 802955a:	4618      	mov	r0, r3
 802955c:	3710      	adds	r7, #16
 802955e:	46bd      	mov	sp, r7
 8029560:	bd80      	pop	{r7, pc}

08029562 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8029562:	b580      	push	{r7, lr}
 8029564:	b084      	sub	sp, #16
 8029566:	af00      	add	r7, sp, #0
 8029568:	6078      	str	r0, [r7, #4]
 802956a:	460b      	mov	r3, r1
 802956c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 802956e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8029572:	2b00      	cmp	r3, #0
 8029574:	da0f      	bge.n	8029596 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8029576:	78fb      	ldrb	r3, [r7, #3]
 8029578:	f003 020f 	and.w	r2, r3, #15
 802957c:	4613      	mov	r3, r2
 802957e:	00db      	lsls	r3, r3, #3
 8029580:	4413      	add	r3, r2
 8029582:	009b      	lsls	r3, r3, #2
 8029584:	3338      	adds	r3, #56	; 0x38
 8029586:	687a      	ldr	r2, [r7, #4]
 8029588:	4413      	add	r3, r2
 802958a:	3304      	adds	r3, #4
 802958c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 802958e:	68fb      	ldr	r3, [r7, #12]
 8029590:	2201      	movs	r2, #1
 8029592:	705a      	strb	r2, [r3, #1]
 8029594:	e00f      	b.n	80295b6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8029596:	78fb      	ldrb	r3, [r7, #3]
 8029598:	f003 020f 	and.w	r2, r3, #15
 802959c:	4613      	mov	r3, r2
 802959e:	00db      	lsls	r3, r3, #3
 80295a0:	4413      	add	r3, r2
 80295a2:	009b      	lsls	r3, r3, #2
 80295a4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80295a8:	687a      	ldr	r2, [r7, #4]
 80295aa:	4413      	add	r3, r2
 80295ac:	3304      	adds	r3, #4
 80295ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80295b0:	68fb      	ldr	r3, [r7, #12]
 80295b2:	2200      	movs	r2, #0
 80295b4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80295b6:	78fb      	ldrb	r3, [r7, #3]
 80295b8:	f003 030f 	and.w	r3, r3, #15
 80295bc:	b2da      	uxtb	r2, r3
 80295be:	68fb      	ldr	r3, [r7, #12]
 80295c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80295c2:	687b      	ldr	r3, [r7, #4]
 80295c4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80295c8:	2b01      	cmp	r3, #1
 80295ca:	d101      	bne.n	80295d0 <HAL_PCD_EP_Close+0x6e>
 80295cc:	2302      	movs	r3, #2
 80295ce:	e00e      	b.n	80295ee <HAL_PCD_EP_Close+0x8c>
 80295d0:	687b      	ldr	r3, [r7, #4]
 80295d2:	2201      	movs	r2, #1
 80295d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80295d8:	687b      	ldr	r3, [r7, #4]
 80295da:	681b      	ldr	r3, [r3, #0]
 80295dc:	68f9      	ldr	r1, [r7, #12]
 80295de:	4618      	mov	r0, r3
 80295e0:	f003 fc42 	bl	802ce68 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80295e4:	687b      	ldr	r3, [r7, #4]
 80295e6:	2200      	movs	r2, #0
 80295e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80295ec:	2300      	movs	r3, #0
}
 80295ee:	4618      	mov	r0, r3
 80295f0:	3710      	adds	r7, #16
 80295f2:	46bd      	mov	sp, r7
 80295f4:	bd80      	pop	{r7, pc}

080295f6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80295f6:	b580      	push	{r7, lr}
 80295f8:	b086      	sub	sp, #24
 80295fa:	af00      	add	r7, sp, #0
 80295fc:	60f8      	str	r0, [r7, #12]
 80295fe:	607a      	str	r2, [r7, #4]
 8029600:	603b      	str	r3, [r7, #0]
 8029602:	460b      	mov	r3, r1
 8029604:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8029606:	7afb      	ldrb	r3, [r7, #11]
 8029608:	f003 020f 	and.w	r2, r3, #15
 802960c:	4613      	mov	r3, r2
 802960e:	00db      	lsls	r3, r3, #3
 8029610:	4413      	add	r3, r2
 8029612:	009b      	lsls	r3, r3, #2
 8029614:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8029618:	68fa      	ldr	r2, [r7, #12]
 802961a:	4413      	add	r3, r2
 802961c:	3304      	adds	r3, #4
 802961e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8029620:	697b      	ldr	r3, [r7, #20]
 8029622:	687a      	ldr	r2, [r7, #4]
 8029624:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8029626:	697b      	ldr	r3, [r7, #20]
 8029628:	683a      	ldr	r2, [r7, #0]
 802962a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 802962c:	697b      	ldr	r3, [r7, #20]
 802962e:	2200      	movs	r2, #0
 8029630:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8029632:	697b      	ldr	r3, [r7, #20]
 8029634:	2200      	movs	r2, #0
 8029636:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8029638:	7afb      	ldrb	r3, [r7, #11]
 802963a:	f003 030f 	and.w	r3, r3, #15
 802963e:	b2da      	uxtb	r2, r3
 8029640:	697b      	ldr	r3, [r7, #20]
 8029642:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8029644:	68fb      	ldr	r3, [r7, #12]
 8029646:	691b      	ldr	r3, [r3, #16]
 8029648:	2b01      	cmp	r3, #1
 802964a:	d102      	bne.n	8029652 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 802964c:	687a      	ldr	r2, [r7, #4]
 802964e:	697b      	ldr	r3, [r7, #20]
 8029650:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8029652:	7afb      	ldrb	r3, [r7, #11]
 8029654:	f003 030f 	and.w	r3, r3, #15
 8029658:	2b00      	cmp	r3, #0
 802965a:	d109      	bne.n	8029670 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 802965c:	68fb      	ldr	r3, [r7, #12]
 802965e:	6818      	ldr	r0, [r3, #0]
 8029660:	68fb      	ldr	r3, [r7, #12]
 8029662:	691b      	ldr	r3, [r3, #16]
 8029664:	b2db      	uxtb	r3, r3
 8029666:	461a      	mov	r2, r3
 8029668:	6979      	ldr	r1, [r7, #20]
 802966a:	f003 ff21 	bl	802d4b0 <USB_EP0StartXfer>
 802966e:	e008      	b.n	8029682 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8029670:	68fb      	ldr	r3, [r7, #12]
 8029672:	6818      	ldr	r0, [r3, #0]
 8029674:	68fb      	ldr	r3, [r7, #12]
 8029676:	691b      	ldr	r3, [r3, #16]
 8029678:	b2db      	uxtb	r3, r3
 802967a:	461a      	mov	r2, r3
 802967c:	6979      	ldr	r1, [r7, #20]
 802967e:	f003 fccf 	bl	802d020 <USB_EPStartXfer>
  }

  return HAL_OK;
 8029682:	2300      	movs	r3, #0
}
 8029684:	4618      	mov	r0, r3
 8029686:	3718      	adds	r7, #24
 8029688:	46bd      	mov	sp, r7
 802968a:	bd80      	pop	{r7, pc}

0802968c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 802968c:	b480      	push	{r7}
 802968e:	b083      	sub	sp, #12
 8029690:	af00      	add	r7, sp, #0
 8029692:	6078      	str	r0, [r7, #4]
 8029694:	460b      	mov	r3, r1
 8029696:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8029698:	78fb      	ldrb	r3, [r7, #3]
 802969a:	f003 020f 	and.w	r2, r3, #15
 802969e:	6879      	ldr	r1, [r7, #4]
 80296a0:	4613      	mov	r3, r2
 80296a2:	00db      	lsls	r3, r3, #3
 80296a4:	4413      	add	r3, r2
 80296a6:	009b      	lsls	r3, r3, #2
 80296a8:	440b      	add	r3, r1
 80296aa:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80296ae:	681b      	ldr	r3, [r3, #0]
}
 80296b0:	4618      	mov	r0, r3
 80296b2:	370c      	adds	r7, #12
 80296b4:	46bd      	mov	sp, r7
 80296b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80296ba:	4770      	bx	lr

080296bc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80296bc:	b580      	push	{r7, lr}
 80296be:	b086      	sub	sp, #24
 80296c0:	af00      	add	r7, sp, #0
 80296c2:	60f8      	str	r0, [r7, #12]
 80296c4:	607a      	str	r2, [r7, #4]
 80296c6:	603b      	str	r3, [r7, #0]
 80296c8:	460b      	mov	r3, r1
 80296ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80296cc:	7afb      	ldrb	r3, [r7, #11]
 80296ce:	f003 020f 	and.w	r2, r3, #15
 80296d2:	4613      	mov	r3, r2
 80296d4:	00db      	lsls	r3, r3, #3
 80296d6:	4413      	add	r3, r2
 80296d8:	009b      	lsls	r3, r3, #2
 80296da:	3338      	adds	r3, #56	; 0x38
 80296dc:	68fa      	ldr	r2, [r7, #12]
 80296de:	4413      	add	r3, r2
 80296e0:	3304      	adds	r3, #4
 80296e2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80296e4:	697b      	ldr	r3, [r7, #20]
 80296e6:	687a      	ldr	r2, [r7, #4]
 80296e8:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80296ea:	697b      	ldr	r3, [r7, #20]
 80296ec:	683a      	ldr	r2, [r7, #0]
 80296ee:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80296f0:	697b      	ldr	r3, [r7, #20]
 80296f2:	2200      	movs	r2, #0
 80296f4:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80296f6:	697b      	ldr	r3, [r7, #20]
 80296f8:	2201      	movs	r2, #1
 80296fa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80296fc:	7afb      	ldrb	r3, [r7, #11]
 80296fe:	f003 030f 	and.w	r3, r3, #15
 8029702:	b2da      	uxtb	r2, r3
 8029704:	697b      	ldr	r3, [r7, #20]
 8029706:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8029708:	68fb      	ldr	r3, [r7, #12]
 802970a:	691b      	ldr	r3, [r3, #16]
 802970c:	2b01      	cmp	r3, #1
 802970e:	d102      	bne.n	8029716 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8029710:	687a      	ldr	r2, [r7, #4]
 8029712:	697b      	ldr	r3, [r7, #20]
 8029714:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8029716:	7afb      	ldrb	r3, [r7, #11]
 8029718:	f003 030f 	and.w	r3, r3, #15
 802971c:	2b00      	cmp	r3, #0
 802971e:	d109      	bne.n	8029734 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8029720:	68fb      	ldr	r3, [r7, #12]
 8029722:	6818      	ldr	r0, [r3, #0]
 8029724:	68fb      	ldr	r3, [r7, #12]
 8029726:	691b      	ldr	r3, [r3, #16]
 8029728:	b2db      	uxtb	r3, r3
 802972a:	461a      	mov	r2, r3
 802972c:	6979      	ldr	r1, [r7, #20]
 802972e:	f003 febf 	bl	802d4b0 <USB_EP0StartXfer>
 8029732:	e008      	b.n	8029746 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8029734:	68fb      	ldr	r3, [r7, #12]
 8029736:	6818      	ldr	r0, [r3, #0]
 8029738:	68fb      	ldr	r3, [r7, #12]
 802973a:	691b      	ldr	r3, [r3, #16]
 802973c:	b2db      	uxtb	r3, r3
 802973e:	461a      	mov	r2, r3
 8029740:	6979      	ldr	r1, [r7, #20]
 8029742:	f003 fc6d 	bl	802d020 <USB_EPStartXfer>
  }

  return HAL_OK;
 8029746:	2300      	movs	r3, #0
}
 8029748:	4618      	mov	r0, r3
 802974a:	3718      	adds	r7, #24
 802974c:	46bd      	mov	sp, r7
 802974e:	bd80      	pop	{r7, pc}

08029750 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8029750:	b580      	push	{r7, lr}
 8029752:	b084      	sub	sp, #16
 8029754:	af00      	add	r7, sp, #0
 8029756:	6078      	str	r0, [r7, #4]
 8029758:	460b      	mov	r3, r1
 802975a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 802975c:	78fb      	ldrb	r3, [r7, #3]
 802975e:	f003 020f 	and.w	r2, r3, #15
 8029762:	687b      	ldr	r3, [r7, #4]
 8029764:	685b      	ldr	r3, [r3, #4]
 8029766:	429a      	cmp	r2, r3
 8029768:	d901      	bls.n	802976e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 802976a:	2301      	movs	r3, #1
 802976c:	e050      	b.n	8029810 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 802976e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8029772:	2b00      	cmp	r3, #0
 8029774:	da0f      	bge.n	8029796 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8029776:	78fb      	ldrb	r3, [r7, #3]
 8029778:	f003 020f 	and.w	r2, r3, #15
 802977c:	4613      	mov	r3, r2
 802977e:	00db      	lsls	r3, r3, #3
 8029780:	4413      	add	r3, r2
 8029782:	009b      	lsls	r3, r3, #2
 8029784:	3338      	adds	r3, #56	; 0x38
 8029786:	687a      	ldr	r2, [r7, #4]
 8029788:	4413      	add	r3, r2
 802978a:	3304      	adds	r3, #4
 802978c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 802978e:	68fb      	ldr	r3, [r7, #12]
 8029790:	2201      	movs	r2, #1
 8029792:	705a      	strb	r2, [r3, #1]
 8029794:	e00d      	b.n	80297b2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8029796:	78fa      	ldrb	r2, [r7, #3]
 8029798:	4613      	mov	r3, r2
 802979a:	00db      	lsls	r3, r3, #3
 802979c:	4413      	add	r3, r2
 802979e:	009b      	lsls	r3, r3, #2
 80297a0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80297a4:	687a      	ldr	r2, [r7, #4]
 80297a6:	4413      	add	r3, r2
 80297a8:	3304      	adds	r3, #4
 80297aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80297ac:	68fb      	ldr	r3, [r7, #12]
 80297ae:	2200      	movs	r2, #0
 80297b0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80297b2:	68fb      	ldr	r3, [r7, #12]
 80297b4:	2201      	movs	r2, #1
 80297b6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80297b8:	78fb      	ldrb	r3, [r7, #3]
 80297ba:	f003 030f 	and.w	r3, r3, #15
 80297be:	b2da      	uxtb	r2, r3
 80297c0:	68fb      	ldr	r3, [r7, #12]
 80297c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80297c4:	687b      	ldr	r3, [r7, #4]
 80297c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80297ca:	2b01      	cmp	r3, #1
 80297cc:	d101      	bne.n	80297d2 <HAL_PCD_EP_SetStall+0x82>
 80297ce:	2302      	movs	r3, #2
 80297d0:	e01e      	b.n	8029810 <HAL_PCD_EP_SetStall+0xc0>
 80297d2:	687b      	ldr	r3, [r7, #4]
 80297d4:	2201      	movs	r2, #1
 80297d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80297da:	687b      	ldr	r3, [r7, #4]
 80297dc:	681b      	ldr	r3, [r3, #0]
 80297de:	68f9      	ldr	r1, [r7, #12]
 80297e0:	4618      	mov	r0, r3
 80297e2:	f004 f8fd 	bl	802d9e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80297e6:	78fb      	ldrb	r3, [r7, #3]
 80297e8:	f003 030f 	and.w	r3, r3, #15
 80297ec:	2b00      	cmp	r3, #0
 80297ee:	d10a      	bne.n	8029806 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80297f0:	687b      	ldr	r3, [r7, #4]
 80297f2:	6818      	ldr	r0, [r3, #0]
 80297f4:	687b      	ldr	r3, [r7, #4]
 80297f6:	691b      	ldr	r3, [r3, #16]
 80297f8:	b2d9      	uxtb	r1, r3
 80297fa:	687b      	ldr	r3, [r7, #4]
 80297fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8029800:	461a      	mov	r2, r3
 8029802:	f004 faed 	bl	802dde0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8029806:	687b      	ldr	r3, [r7, #4]
 8029808:	2200      	movs	r2, #0
 802980a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 802980e:	2300      	movs	r3, #0
}
 8029810:	4618      	mov	r0, r3
 8029812:	3710      	adds	r7, #16
 8029814:	46bd      	mov	sp, r7
 8029816:	bd80      	pop	{r7, pc}

08029818 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8029818:	b580      	push	{r7, lr}
 802981a:	b084      	sub	sp, #16
 802981c:	af00      	add	r7, sp, #0
 802981e:	6078      	str	r0, [r7, #4]
 8029820:	460b      	mov	r3, r1
 8029822:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8029824:	78fb      	ldrb	r3, [r7, #3]
 8029826:	f003 020f 	and.w	r2, r3, #15
 802982a:	687b      	ldr	r3, [r7, #4]
 802982c:	685b      	ldr	r3, [r3, #4]
 802982e:	429a      	cmp	r2, r3
 8029830:	d901      	bls.n	8029836 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8029832:	2301      	movs	r3, #1
 8029834:	e042      	b.n	80298bc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8029836:	f997 3003 	ldrsb.w	r3, [r7, #3]
 802983a:	2b00      	cmp	r3, #0
 802983c:	da0f      	bge.n	802985e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 802983e:	78fb      	ldrb	r3, [r7, #3]
 8029840:	f003 020f 	and.w	r2, r3, #15
 8029844:	4613      	mov	r3, r2
 8029846:	00db      	lsls	r3, r3, #3
 8029848:	4413      	add	r3, r2
 802984a:	009b      	lsls	r3, r3, #2
 802984c:	3338      	adds	r3, #56	; 0x38
 802984e:	687a      	ldr	r2, [r7, #4]
 8029850:	4413      	add	r3, r2
 8029852:	3304      	adds	r3, #4
 8029854:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8029856:	68fb      	ldr	r3, [r7, #12]
 8029858:	2201      	movs	r2, #1
 802985a:	705a      	strb	r2, [r3, #1]
 802985c:	e00f      	b.n	802987e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 802985e:	78fb      	ldrb	r3, [r7, #3]
 8029860:	f003 020f 	and.w	r2, r3, #15
 8029864:	4613      	mov	r3, r2
 8029866:	00db      	lsls	r3, r3, #3
 8029868:	4413      	add	r3, r2
 802986a:	009b      	lsls	r3, r3, #2
 802986c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8029870:	687a      	ldr	r2, [r7, #4]
 8029872:	4413      	add	r3, r2
 8029874:	3304      	adds	r3, #4
 8029876:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8029878:	68fb      	ldr	r3, [r7, #12]
 802987a:	2200      	movs	r2, #0
 802987c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 802987e:	68fb      	ldr	r3, [r7, #12]
 8029880:	2200      	movs	r2, #0
 8029882:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8029884:	78fb      	ldrb	r3, [r7, #3]
 8029886:	f003 030f 	and.w	r3, r3, #15
 802988a:	b2da      	uxtb	r2, r3
 802988c:	68fb      	ldr	r3, [r7, #12]
 802988e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8029890:	687b      	ldr	r3, [r7, #4]
 8029892:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8029896:	2b01      	cmp	r3, #1
 8029898:	d101      	bne.n	802989e <HAL_PCD_EP_ClrStall+0x86>
 802989a:	2302      	movs	r3, #2
 802989c:	e00e      	b.n	80298bc <HAL_PCD_EP_ClrStall+0xa4>
 802989e:	687b      	ldr	r3, [r7, #4]
 80298a0:	2201      	movs	r2, #1
 80298a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80298a6:	687b      	ldr	r3, [r7, #4]
 80298a8:	681b      	ldr	r3, [r3, #0]
 80298aa:	68f9      	ldr	r1, [r7, #12]
 80298ac:	4618      	mov	r0, r3
 80298ae:	f004 f905 	bl	802dabc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80298b2:	687b      	ldr	r3, [r7, #4]
 80298b4:	2200      	movs	r2, #0
 80298b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80298ba:	2300      	movs	r3, #0
}
 80298bc:	4618      	mov	r0, r3
 80298be:	3710      	adds	r7, #16
 80298c0:	46bd      	mov	sp, r7
 80298c2:	bd80      	pop	{r7, pc}

080298c4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80298c4:	b580      	push	{r7, lr}
 80298c6:	b084      	sub	sp, #16
 80298c8:	af00      	add	r7, sp, #0
 80298ca:	6078      	str	r0, [r7, #4]
 80298cc:	460b      	mov	r3, r1
 80298ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80298d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80298d4:	2b00      	cmp	r3, #0
 80298d6:	da0c      	bge.n	80298f2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80298d8:	78fb      	ldrb	r3, [r7, #3]
 80298da:	f003 020f 	and.w	r2, r3, #15
 80298de:	4613      	mov	r3, r2
 80298e0:	00db      	lsls	r3, r3, #3
 80298e2:	4413      	add	r3, r2
 80298e4:	009b      	lsls	r3, r3, #2
 80298e6:	3338      	adds	r3, #56	; 0x38
 80298e8:	687a      	ldr	r2, [r7, #4]
 80298ea:	4413      	add	r3, r2
 80298ec:	3304      	adds	r3, #4
 80298ee:	60fb      	str	r3, [r7, #12]
 80298f0:	e00c      	b.n	802990c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80298f2:	78fb      	ldrb	r3, [r7, #3]
 80298f4:	f003 020f 	and.w	r2, r3, #15
 80298f8:	4613      	mov	r3, r2
 80298fa:	00db      	lsls	r3, r3, #3
 80298fc:	4413      	add	r3, r2
 80298fe:	009b      	lsls	r3, r3, #2
 8029900:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8029904:	687a      	ldr	r2, [r7, #4]
 8029906:	4413      	add	r3, r2
 8029908:	3304      	adds	r3, #4
 802990a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 802990c:	687b      	ldr	r3, [r7, #4]
 802990e:	681b      	ldr	r3, [r3, #0]
 8029910:	68f9      	ldr	r1, [r7, #12]
 8029912:	4618      	mov	r0, r3
 8029914:	f003 ff24 	bl	802d760 <USB_EPStopXfer>
 8029918:	4603      	mov	r3, r0
 802991a:	72fb      	strb	r3, [r7, #11]

  return ret;
 802991c:	7afb      	ldrb	r3, [r7, #11]
}
 802991e:	4618      	mov	r0, r3
 8029920:	3710      	adds	r7, #16
 8029922:	46bd      	mov	sp, r7
 8029924:	bd80      	pop	{r7, pc}

08029926 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8029926:	b580      	push	{r7, lr}
 8029928:	b08a      	sub	sp, #40	; 0x28
 802992a:	af02      	add	r7, sp, #8
 802992c:	6078      	str	r0, [r7, #4]
 802992e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8029930:	687b      	ldr	r3, [r7, #4]
 8029932:	681b      	ldr	r3, [r3, #0]
 8029934:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8029936:	697b      	ldr	r3, [r7, #20]
 8029938:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 802993a:	683a      	ldr	r2, [r7, #0]
 802993c:	4613      	mov	r3, r2
 802993e:	00db      	lsls	r3, r3, #3
 8029940:	4413      	add	r3, r2
 8029942:	009b      	lsls	r3, r3, #2
 8029944:	3338      	adds	r3, #56	; 0x38
 8029946:	687a      	ldr	r2, [r7, #4]
 8029948:	4413      	add	r3, r2
 802994a:	3304      	adds	r3, #4
 802994c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 802994e:	68fb      	ldr	r3, [r7, #12]
 8029950:	6a1a      	ldr	r2, [r3, #32]
 8029952:	68fb      	ldr	r3, [r7, #12]
 8029954:	699b      	ldr	r3, [r3, #24]
 8029956:	429a      	cmp	r2, r3
 8029958:	d901      	bls.n	802995e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 802995a:	2301      	movs	r3, #1
 802995c:	e06c      	b.n	8029a38 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 802995e:	68fb      	ldr	r3, [r7, #12]
 8029960:	699a      	ldr	r2, [r3, #24]
 8029962:	68fb      	ldr	r3, [r7, #12]
 8029964:	6a1b      	ldr	r3, [r3, #32]
 8029966:	1ad3      	subs	r3, r2, r3
 8029968:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 802996a:	68fb      	ldr	r3, [r7, #12]
 802996c:	68db      	ldr	r3, [r3, #12]
 802996e:	69fa      	ldr	r2, [r7, #28]
 8029970:	429a      	cmp	r2, r3
 8029972:	d902      	bls.n	802997a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8029974:	68fb      	ldr	r3, [r7, #12]
 8029976:	68db      	ldr	r3, [r3, #12]
 8029978:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 802997a:	69fb      	ldr	r3, [r7, #28]
 802997c:	3303      	adds	r3, #3
 802997e:	089b      	lsrs	r3, r3, #2
 8029980:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8029982:	e02b      	b.n	80299dc <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8029984:	68fb      	ldr	r3, [r7, #12]
 8029986:	699a      	ldr	r2, [r3, #24]
 8029988:	68fb      	ldr	r3, [r7, #12]
 802998a:	6a1b      	ldr	r3, [r3, #32]
 802998c:	1ad3      	subs	r3, r2, r3
 802998e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8029990:	68fb      	ldr	r3, [r7, #12]
 8029992:	68db      	ldr	r3, [r3, #12]
 8029994:	69fa      	ldr	r2, [r7, #28]
 8029996:	429a      	cmp	r2, r3
 8029998:	d902      	bls.n	80299a0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 802999a:	68fb      	ldr	r3, [r7, #12]
 802999c:	68db      	ldr	r3, [r3, #12]
 802999e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80299a0:	69fb      	ldr	r3, [r7, #28]
 80299a2:	3303      	adds	r3, #3
 80299a4:	089b      	lsrs	r3, r3, #2
 80299a6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80299a8:	68fb      	ldr	r3, [r7, #12]
 80299aa:	6919      	ldr	r1, [r3, #16]
 80299ac:	683b      	ldr	r3, [r7, #0]
 80299ae:	b2da      	uxtb	r2, r3
 80299b0:	69fb      	ldr	r3, [r7, #28]
 80299b2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80299b4:	687b      	ldr	r3, [r7, #4]
 80299b6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80299b8:	b2db      	uxtb	r3, r3
 80299ba:	9300      	str	r3, [sp, #0]
 80299bc:	4603      	mov	r3, r0
 80299be:	6978      	ldr	r0, [r7, #20]
 80299c0:	f003 ff78 	bl	802d8b4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80299c4:	68fb      	ldr	r3, [r7, #12]
 80299c6:	691a      	ldr	r2, [r3, #16]
 80299c8:	69fb      	ldr	r3, [r7, #28]
 80299ca:	441a      	add	r2, r3
 80299cc:	68fb      	ldr	r3, [r7, #12]
 80299ce:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80299d0:	68fb      	ldr	r3, [r7, #12]
 80299d2:	6a1a      	ldr	r2, [r3, #32]
 80299d4:	69fb      	ldr	r3, [r7, #28]
 80299d6:	441a      	add	r2, r3
 80299d8:	68fb      	ldr	r3, [r7, #12]
 80299da:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80299dc:	683b      	ldr	r3, [r7, #0]
 80299de:	015a      	lsls	r2, r3, #5
 80299e0:	693b      	ldr	r3, [r7, #16]
 80299e2:	4413      	add	r3, r2
 80299e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80299e8:	699b      	ldr	r3, [r3, #24]
 80299ea:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80299ec:	69ba      	ldr	r2, [r7, #24]
 80299ee:	429a      	cmp	r2, r3
 80299f0:	d809      	bhi.n	8029a06 <PCD_WriteEmptyTxFifo+0xe0>
 80299f2:	68fb      	ldr	r3, [r7, #12]
 80299f4:	6a1a      	ldr	r2, [r3, #32]
 80299f6:	68fb      	ldr	r3, [r7, #12]
 80299f8:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80299fa:	429a      	cmp	r2, r3
 80299fc:	d203      	bcs.n	8029a06 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80299fe:	68fb      	ldr	r3, [r7, #12]
 8029a00:	699b      	ldr	r3, [r3, #24]
 8029a02:	2b00      	cmp	r3, #0
 8029a04:	d1be      	bne.n	8029984 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8029a06:	68fb      	ldr	r3, [r7, #12]
 8029a08:	699a      	ldr	r2, [r3, #24]
 8029a0a:	68fb      	ldr	r3, [r7, #12]
 8029a0c:	6a1b      	ldr	r3, [r3, #32]
 8029a0e:	429a      	cmp	r2, r3
 8029a10:	d811      	bhi.n	8029a36 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8029a12:	683b      	ldr	r3, [r7, #0]
 8029a14:	f003 030f 	and.w	r3, r3, #15
 8029a18:	2201      	movs	r2, #1
 8029a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8029a1e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8029a20:	693b      	ldr	r3, [r7, #16]
 8029a22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8029a26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8029a28:	68bb      	ldr	r3, [r7, #8]
 8029a2a:	43db      	mvns	r3, r3
 8029a2c:	6939      	ldr	r1, [r7, #16]
 8029a2e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8029a32:	4013      	ands	r3, r2
 8029a34:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8029a36:	2300      	movs	r3, #0
}
 8029a38:	4618      	mov	r0, r3
 8029a3a:	3720      	adds	r7, #32
 8029a3c:	46bd      	mov	sp, r7
 8029a3e:	bd80      	pop	{r7, pc}

08029a40 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8029a40:	b580      	push	{r7, lr}
 8029a42:	b088      	sub	sp, #32
 8029a44:	af00      	add	r7, sp, #0
 8029a46:	6078      	str	r0, [r7, #4]
 8029a48:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8029a4a:	687b      	ldr	r3, [r7, #4]
 8029a4c:	681b      	ldr	r3, [r3, #0]
 8029a4e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8029a50:	69fb      	ldr	r3, [r7, #28]
 8029a52:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8029a54:	69fb      	ldr	r3, [r7, #28]
 8029a56:	333c      	adds	r3, #60	; 0x3c
 8029a58:	3304      	adds	r3, #4
 8029a5a:	681b      	ldr	r3, [r3, #0]
 8029a5c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8029a5e:	683b      	ldr	r3, [r7, #0]
 8029a60:	015a      	lsls	r2, r3, #5
 8029a62:	69bb      	ldr	r3, [r7, #24]
 8029a64:	4413      	add	r3, r2
 8029a66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029a6a:	689b      	ldr	r3, [r3, #8]
 8029a6c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8029a6e:	687b      	ldr	r3, [r7, #4]
 8029a70:	691b      	ldr	r3, [r3, #16]
 8029a72:	2b01      	cmp	r3, #1
 8029a74:	d17b      	bne.n	8029b6e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8029a76:	693b      	ldr	r3, [r7, #16]
 8029a78:	f003 0308 	and.w	r3, r3, #8
 8029a7c:	2b00      	cmp	r3, #0
 8029a7e:	d015      	beq.n	8029aac <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8029a80:	697b      	ldr	r3, [r7, #20]
 8029a82:	4a61      	ldr	r2, [pc, #388]	; (8029c08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8029a84:	4293      	cmp	r3, r2
 8029a86:	f240 80b9 	bls.w	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8029a8a:	693b      	ldr	r3, [r7, #16]
 8029a8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8029a90:	2b00      	cmp	r3, #0
 8029a92:	f000 80b3 	beq.w	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8029a96:	683b      	ldr	r3, [r7, #0]
 8029a98:	015a      	lsls	r2, r3, #5
 8029a9a:	69bb      	ldr	r3, [r7, #24]
 8029a9c:	4413      	add	r3, r2
 8029a9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029aa2:	461a      	mov	r2, r3
 8029aa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8029aa8:	6093      	str	r3, [r2, #8]
 8029aaa:	e0a7      	b.n	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8029aac:	693b      	ldr	r3, [r7, #16]
 8029aae:	f003 0320 	and.w	r3, r3, #32
 8029ab2:	2b00      	cmp	r3, #0
 8029ab4:	d009      	beq.n	8029aca <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8029ab6:	683b      	ldr	r3, [r7, #0]
 8029ab8:	015a      	lsls	r2, r3, #5
 8029aba:	69bb      	ldr	r3, [r7, #24]
 8029abc:	4413      	add	r3, r2
 8029abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029ac2:	461a      	mov	r2, r3
 8029ac4:	2320      	movs	r3, #32
 8029ac6:	6093      	str	r3, [r2, #8]
 8029ac8:	e098      	b.n	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8029aca:	693b      	ldr	r3, [r7, #16]
 8029acc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8029ad0:	2b00      	cmp	r3, #0
 8029ad2:	f040 8093 	bne.w	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8029ad6:	697b      	ldr	r3, [r7, #20]
 8029ad8:	4a4b      	ldr	r2, [pc, #300]	; (8029c08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8029ada:	4293      	cmp	r3, r2
 8029adc:	d90f      	bls.n	8029afe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8029ade:	693b      	ldr	r3, [r7, #16]
 8029ae0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8029ae4:	2b00      	cmp	r3, #0
 8029ae6:	d00a      	beq.n	8029afe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8029ae8:	683b      	ldr	r3, [r7, #0]
 8029aea:	015a      	lsls	r2, r3, #5
 8029aec:	69bb      	ldr	r3, [r7, #24]
 8029aee:	4413      	add	r3, r2
 8029af0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029af4:	461a      	mov	r2, r3
 8029af6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8029afa:	6093      	str	r3, [r2, #8]
 8029afc:	e07e      	b.n	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8029afe:	683a      	ldr	r2, [r7, #0]
 8029b00:	4613      	mov	r3, r2
 8029b02:	00db      	lsls	r3, r3, #3
 8029b04:	4413      	add	r3, r2
 8029b06:	009b      	lsls	r3, r3, #2
 8029b08:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8029b0c:	687a      	ldr	r2, [r7, #4]
 8029b0e:	4413      	add	r3, r2
 8029b10:	3304      	adds	r3, #4
 8029b12:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8029b14:	68fb      	ldr	r3, [r7, #12]
 8029b16:	69da      	ldr	r2, [r3, #28]
 8029b18:	683b      	ldr	r3, [r7, #0]
 8029b1a:	0159      	lsls	r1, r3, #5
 8029b1c:	69bb      	ldr	r3, [r7, #24]
 8029b1e:	440b      	add	r3, r1
 8029b20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029b24:	691b      	ldr	r3, [r3, #16]
 8029b26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8029b2a:	1ad2      	subs	r2, r2, r3
 8029b2c:	68fb      	ldr	r3, [r7, #12]
 8029b2e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8029b30:	683b      	ldr	r3, [r7, #0]
 8029b32:	2b00      	cmp	r3, #0
 8029b34:	d114      	bne.n	8029b60 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8029b36:	68fb      	ldr	r3, [r7, #12]
 8029b38:	699b      	ldr	r3, [r3, #24]
 8029b3a:	2b00      	cmp	r3, #0
 8029b3c:	d109      	bne.n	8029b52 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8029b3e:	687b      	ldr	r3, [r7, #4]
 8029b40:	6818      	ldr	r0, [r3, #0]
 8029b42:	687b      	ldr	r3, [r7, #4]
 8029b44:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8029b48:	461a      	mov	r2, r3
 8029b4a:	2101      	movs	r1, #1
 8029b4c:	f004 f948 	bl	802dde0 <USB_EP0_OutStart>
 8029b50:	e006      	b.n	8029b60 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8029b52:	68fb      	ldr	r3, [r7, #12]
 8029b54:	691a      	ldr	r2, [r3, #16]
 8029b56:	68fb      	ldr	r3, [r7, #12]
 8029b58:	6a1b      	ldr	r3, [r3, #32]
 8029b5a:	441a      	add	r2, r3
 8029b5c:	68fb      	ldr	r3, [r7, #12]
 8029b5e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8029b60:	683b      	ldr	r3, [r7, #0]
 8029b62:	b2db      	uxtb	r3, r3
 8029b64:	4619      	mov	r1, r3
 8029b66:	6878      	ldr	r0, [r7, #4]
 8029b68:	f006 fe1c 	bl	80307a4 <HAL_PCD_DataOutStageCallback>
 8029b6c:	e046      	b.n	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8029b6e:	697b      	ldr	r3, [r7, #20]
 8029b70:	4a26      	ldr	r2, [pc, #152]	; (8029c0c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8029b72:	4293      	cmp	r3, r2
 8029b74:	d124      	bne.n	8029bc0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8029b76:	693b      	ldr	r3, [r7, #16]
 8029b78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8029b7c:	2b00      	cmp	r3, #0
 8029b7e:	d00a      	beq.n	8029b96 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8029b80:	683b      	ldr	r3, [r7, #0]
 8029b82:	015a      	lsls	r2, r3, #5
 8029b84:	69bb      	ldr	r3, [r7, #24]
 8029b86:	4413      	add	r3, r2
 8029b88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029b8c:	461a      	mov	r2, r3
 8029b8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8029b92:	6093      	str	r3, [r2, #8]
 8029b94:	e032      	b.n	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8029b96:	693b      	ldr	r3, [r7, #16]
 8029b98:	f003 0320 	and.w	r3, r3, #32
 8029b9c:	2b00      	cmp	r3, #0
 8029b9e:	d008      	beq.n	8029bb2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8029ba0:	683b      	ldr	r3, [r7, #0]
 8029ba2:	015a      	lsls	r2, r3, #5
 8029ba4:	69bb      	ldr	r3, [r7, #24]
 8029ba6:	4413      	add	r3, r2
 8029ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029bac:	461a      	mov	r2, r3
 8029bae:	2320      	movs	r3, #32
 8029bb0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8029bb2:	683b      	ldr	r3, [r7, #0]
 8029bb4:	b2db      	uxtb	r3, r3
 8029bb6:	4619      	mov	r1, r3
 8029bb8:	6878      	ldr	r0, [r7, #4]
 8029bba:	f006 fdf3 	bl	80307a4 <HAL_PCD_DataOutStageCallback>
 8029bbe:	e01d      	b.n	8029bfc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8029bc0:	683b      	ldr	r3, [r7, #0]
 8029bc2:	2b00      	cmp	r3, #0
 8029bc4:	d114      	bne.n	8029bf0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8029bc6:	6879      	ldr	r1, [r7, #4]
 8029bc8:	683a      	ldr	r2, [r7, #0]
 8029bca:	4613      	mov	r3, r2
 8029bcc:	00db      	lsls	r3, r3, #3
 8029bce:	4413      	add	r3, r2
 8029bd0:	009b      	lsls	r3, r3, #2
 8029bd2:	440b      	add	r3, r1
 8029bd4:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8029bd8:	681b      	ldr	r3, [r3, #0]
 8029bda:	2b00      	cmp	r3, #0
 8029bdc:	d108      	bne.n	8029bf0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8029bde:	687b      	ldr	r3, [r7, #4]
 8029be0:	6818      	ldr	r0, [r3, #0]
 8029be2:	687b      	ldr	r3, [r7, #4]
 8029be4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8029be8:	461a      	mov	r2, r3
 8029bea:	2100      	movs	r1, #0
 8029bec:	f004 f8f8 	bl	802dde0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8029bf0:	683b      	ldr	r3, [r7, #0]
 8029bf2:	b2db      	uxtb	r3, r3
 8029bf4:	4619      	mov	r1, r3
 8029bf6:	6878      	ldr	r0, [r7, #4]
 8029bf8:	f006 fdd4 	bl	80307a4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8029bfc:	2300      	movs	r3, #0
}
 8029bfe:	4618      	mov	r0, r3
 8029c00:	3720      	adds	r7, #32
 8029c02:	46bd      	mov	sp, r7
 8029c04:	bd80      	pop	{r7, pc}
 8029c06:	bf00      	nop
 8029c08:	4f54300a 	.word	0x4f54300a
 8029c0c:	4f54310a 	.word	0x4f54310a

08029c10 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8029c10:	b580      	push	{r7, lr}
 8029c12:	b086      	sub	sp, #24
 8029c14:	af00      	add	r7, sp, #0
 8029c16:	6078      	str	r0, [r7, #4]
 8029c18:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8029c1a:	687b      	ldr	r3, [r7, #4]
 8029c1c:	681b      	ldr	r3, [r3, #0]
 8029c1e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8029c20:	697b      	ldr	r3, [r7, #20]
 8029c22:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8029c24:	697b      	ldr	r3, [r7, #20]
 8029c26:	333c      	adds	r3, #60	; 0x3c
 8029c28:	3304      	adds	r3, #4
 8029c2a:	681b      	ldr	r3, [r3, #0]
 8029c2c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8029c2e:	683b      	ldr	r3, [r7, #0]
 8029c30:	015a      	lsls	r2, r3, #5
 8029c32:	693b      	ldr	r3, [r7, #16]
 8029c34:	4413      	add	r3, r2
 8029c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029c3a:	689b      	ldr	r3, [r3, #8]
 8029c3c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8029c3e:	68fb      	ldr	r3, [r7, #12]
 8029c40:	4a15      	ldr	r2, [pc, #84]	; (8029c98 <PCD_EP_OutSetupPacket_int+0x88>)
 8029c42:	4293      	cmp	r3, r2
 8029c44:	d90e      	bls.n	8029c64 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8029c46:	68bb      	ldr	r3, [r7, #8]
 8029c48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8029c4c:	2b00      	cmp	r3, #0
 8029c4e:	d009      	beq.n	8029c64 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8029c50:	683b      	ldr	r3, [r7, #0]
 8029c52:	015a      	lsls	r2, r3, #5
 8029c54:	693b      	ldr	r3, [r7, #16]
 8029c56:	4413      	add	r3, r2
 8029c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8029c5c:	461a      	mov	r2, r3
 8029c5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8029c62:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8029c64:	6878      	ldr	r0, [r7, #4]
 8029c66:	f006 fd8b 	bl	8030780 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8029c6a:	68fb      	ldr	r3, [r7, #12]
 8029c6c:	4a0a      	ldr	r2, [pc, #40]	; (8029c98 <PCD_EP_OutSetupPacket_int+0x88>)
 8029c6e:	4293      	cmp	r3, r2
 8029c70:	d90c      	bls.n	8029c8c <PCD_EP_OutSetupPacket_int+0x7c>
 8029c72:	687b      	ldr	r3, [r7, #4]
 8029c74:	691b      	ldr	r3, [r3, #16]
 8029c76:	2b01      	cmp	r3, #1
 8029c78:	d108      	bne.n	8029c8c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8029c7a:	687b      	ldr	r3, [r7, #4]
 8029c7c:	6818      	ldr	r0, [r3, #0]
 8029c7e:	687b      	ldr	r3, [r7, #4]
 8029c80:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8029c84:	461a      	mov	r2, r3
 8029c86:	2101      	movs	r1, #1
 8029c88:	f004 f8aa 	bl	802dde0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8029c8c:	2300      	movs	r3, #0
}
 8029c8e:	4618      	mov	r0, r3
 8029c90:	3718      	adds	r7, #24
 8029c92:	46bd      	mov	sp, r7
 8029c94:	bd80      	pop	{r7, pc}
 8029c96:	bf00      	nop
 8029c98:	4f54300a 	.word	0x4f54300a

08029c9c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8029c9c:	b480      	push	{r7}
 8029c9e:	b085      	sub	sp, #20
 8029ca0:	af00      	add	r7, sp, #0
 8029ca2:	6078      	str	r0, [r7, #4]
 8029ca4:	460b      	mov	r3, r1
 8029ca6:	70fb      	strb	r3, [r7, #3]
 8029ca8:	4613      	mov	r3, r2
 8029caa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8029cac:	687b      	ldr	r3, [r7, #4]
 8029cae:	681b      	ldr	r3, [r3, #0]
 8029cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8029cb2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8029cb4:	78fb      	ldrb	r3, [r7, #3]
 8029cb6:	2b00      	cmp	r3, #0
 8029cb8:	d107      	bne.n	8029cca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8029cba:	883b      	ldrh	r3, [r7, #0]
 8029cbc:	0419      	lsls	r1, r3, #16
 8029cbe:	687b      	ldr	r3, [r7, #4]
 8029cc0:	681b      	ldr	r3, [r3, #0]
 8029cc2:	68ba      	ldr	r2, [r7, #8]
 8029cc4:	430a      	orrs	r2, r1
 8029cc6:	629a      	str	r2, [r3, #40]	; 0x28
 8029cc8:	e028      	b.n	8029d1c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8029cca:	687b      	ldr	r3, [r7, #4]
 8029ccc:	681b      	ldr	r3, [r3, #0]
 8029cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8029cd0:	0c1b      	lsrs	r3, r3, #16
 8029cd2:	68ba      	ldr	r2, [r7, #8]
 8029cd4:	4413      	add	r3, r2
 8029cd6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8029cd8:	2300      	movs	r3, #0
 8029cda:	73fb      	strb	r3, [r7, #15]
 8029cdc:	e00d      	b.n	8029cfa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8029cde:	687b      	ldr	r3, [r7, #4]
 8029ce0:	681a      	ldr	r2, [r3, #0]
 8029ce2:	7bfb      	ldrb	r3, [r7, #15]
 8029ce4:	3340      	adds	r3, #64	; 0x40
 8029ce6:	009b      	lsls	r3, r3, #2
 8029ce8:	4413      	add	r3, r2
 8029cea:	685b      	ldr	r3, [r3, #4]
 8029cec:	0c1b      	lsrs	r3, r3, #16
 8029cee:	68ba      	ldr	r2, [r7, #8]
 8029cf0:	4413      	add	r3, r2
 8029cf2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8029cf4:	7bfb      	ldrb	r3, [r7, #15]
 8029cf6:	3301      	adds	r3, #1
 8029cf8:	73fb      	strb	r3, [r7, #15]
 8029cfa:	7bfa      	ldrb	r2, [r7, #15]
 8029cfc:	78fb      	ldrb	r3, [r7, #3]
 8029cfe:	3b01      	subs	r3, #1
 8029d00:	429a      	cmp	r2, r3
 8029d02:	d3ec      	bcc.n	8029cde <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8029d04:	883b      	ldrh	r3, [r7, #0]
 8029d06:	0418      	lsls	r0, r3, #16
 8029d08:	687b      	ldr	r3, [r7, #4]
 8029d0a:	6819      	ldr	r1, [r3, #0]
 8029d0c:	78fb      	ldrb	r3, [r7, #3]
 8029d0e:	3b01      	subs	r3, #1
 8029d10:	68ba      	ldr	r2, [r7, #8]
 8029d12:	4302      	orrs	r2, r0
 8029d14:	3340      	adds	r3, #64	; 0x40
 8029d16:	009b      	lsls	r3, r3, #2
 8029d18:	440b      	add	r3, r1
 8029d1a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8029d1c:	2300      	movs	r3, #0
}
 8029d1e:	4618      	mov	r0, r3
 8029d20:	3714      	adds	r7, #20
 8029d22:	46bd      	mov	sp, r7
 8029d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029d28:	4770      	bx	lr

08029d2a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8029d2a:	b480      	push	{r7}
 8029d2c:	b083      	sub	sp, #12
 8029d2e:	af00      	add	r7, sp, #0
 8029d30:	6078      	str	r0, [r7, #4]
 8029d32:	460b      	mov	r3, r1
 8029d34:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8029d36:	687b      	ldr	r3, [r7, #4]
 8029d38:	681b      	ldr	r3, [r3, #0]
 8029d3a:	887a      	ldrh	r2, [r7, #2]
 8029d3c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8029d3e:	2300      	movs	r3, #0
}
 8029d40:	4618      	mov	r0, r3
 8029d42:	370c      	adds	r7, #12
 8029d44:	46bd      	mov	sp, r7
 8029d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029d4a:	4770      	bx	lr

08029d4c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8029d4c:	b480      	push	{r7}
 8029d4e:	b083      	sub	sp, #12
 8029d50:	af00      	add	r7, sp, #0
 8029d52:	6078      	str	r0, [r7, #4]
 8029d54:	460b      	mov	r3, r1
 8029d56:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8029d58:	bf00      	nop
 8029d5a:	370c      	adds	r7, #12
 8029d5c:	46bd      	mov	sp, r7
 8029d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029d62:	4770      	bx	lr

08029d64 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8029d64:	b580      	push	{r7, lr}
 8029d66:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8029d68:	4b06      	ldr	r3, [pc, #24]	; (8029d84 <HAL_PWR_PVD_IRQHandler+0x20>)
 8029d6a:	695b      	ldr	r3, [r3, #20]
 8029d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8029d70:	2b00      	cmp	r3, #0
 8029d72:	d005      	beq.n	8029d80 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8029d74:	f000 f808 	bl	8029d88 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8029d78:	4b02      	ldr	r3, [pc, #8]	; (8029d84 <HAL_PWR_PVD_IRQHandler+0x20>)
 8029d7a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8029d7e:	615a      	str	r2, [r3, #20]
  }
}
 8029d80:	bf00      	nop
 8029d82:	bd80      	pop	{r7, pc}
 8029d84:	40013c00 	.word	0x40013c00

08029d88 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8029d88:	b480      	push	{r7}
 8029d8a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8029d8c:	bf00      	nop
 8029d8e:	46bd      	mov	sp, r7
 8029d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029d94:	4770      	bx	lr
	...

08029d98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8029d98:	b580      	push	{r7, lr}
 8029d9a:	b086      	sub	sp, #24
 8029d9c:	af00      	add	r7, sp, #0
 8029d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8029da0:	687b      	ldr	r3, [r7, #4]
 8029da2:	2b00      	cmp	r3, #0
 8029da4:	d101      	bne.n	8029daa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8029da6:	2301      	movs	r3, #1
 8029da8:	e267      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8029daa:	687b      	ldr	r3, [r7, #4]
 8029dac:	681b      	ldr	r3, [r3, #0]
 8029dae:	f003 0301 	and.w	r3, r3, #1
 8029db2:	2b00      	cmp	r3, #0
 8029db4:	d075      	beq.n	8029ea2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8029db6:	4b88      	ldr	r3, [pc, #544]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029db8:	689b      	ldr	r3, [r3, #8]
 8029dba:	f003 030c 	and.w	r3, r3, #12
 8029dbe:	2b04      	cmp	r3, #4
 8029dc0:	d00c      	beq.n	8029ddc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8029dc2:	4b85      	ldr	r3, [pc, #532]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029dc4:	689b      	ldr	r3, [r3, #8]
 8029dc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8029dca:	2b08      	cmp	r3, #8
 8029dcc:	d112      	bne.n	8029df4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8029dce:	4b82      	ldr	r3, [pc, #520]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029dd0:	685b      	ldr	r3, [r3, #4]
 8029dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8029dd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8029dda:	d10b      	bne.n	8029df4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8029ddc:	4b7e      	ldr	r3, [pc, #504]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029dde:	681b      	ldr	r3, [r3, #0]
 8029de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8029de4:	2b00      	cmp	r3, #0
 8029de6:	d05b      	beq.n	8029ea0 <HAL_RCC_OscConfig+0x108>
 8029de8:	687b      	ldr	r3, [r7, #4]
 8029dea:	685b      	ldr	r3, [r3, #4]
 8029dec:	2b00      	cmp	r3, #0
 8029dee:	d157      	bne.n	8029ea0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8029df0:	2301      	movs	r3, #1
 8029df2:	e242      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8029df4:	687b      	ldr	r3, [r7, #4]
 8029df6:	685b      	ldr	r3, [r3, #4]
 8029df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8029dfc:	d106      	bne.n	8029e0c <HAL_RCC_OscConfig+0x74>
 8029dfe:	4b76      	ldr	r3, [pc, #472]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e00:	681b      	ldr	r3, [r3, #0]
 8029e02:	4a75      	ldr	r2, [pc, #468]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8029e08:	6013      	str	r3, [r2, #0]
 8029e0a:	e01d      	b.n	8029e48 <HAL_RCC_OscConfig+0xb0>
 8029e0c:	687b      	ldr	r3, [r7, #4]
 8029e0e:	685b      	ldr	r3, [r3, #4]
 8029e10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8029e14:	d10c      	bne.n	8029e30 <HAL_RCC_OscConfig+0x98>
 8029e16:	4b70      	ldr	r3, [pc, #448]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e18:	681b      	ldr	r3, [r3, #0]
 8029e1a:	4a6f      	ldr	r2, [pc, #444]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8029e20:	6013      	str	r3, [r2, #0]
 8029e22:	4b6d      	ldr	r3, [pc, #436]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e24:	681b      	ldr	r3, [r3, #0]
 8029e26:	4a6c      	ldr	r2, [pc, #432]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8029e2c:	6013      	str	r3, [r2, #0]
 8029e2e:	e00b      	b.n	8029e48 <HAL_RCC_OscConfig+0xb0>
 8029e30:	4b69      	ldr	r3, [pc, #420]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e32:	681b      	ldr	r3, [r3, #0]
 8029e34:	4a68      	ldr	r2, [pc, #416]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8029e3a:	6013      	str	r3, [r2, #0]
 8029e3c:	4b66      	ldr	r3, [pc, #408]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e3e:	681b      	ldr	r3, [r3, #0]
 8029e40:	4a65      	ldr	r2, [pc, #404]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8029e46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8029e48:	687b      	ldr	r3, [r7, #4]
 8029e4a:	685b      	ldr	r3, [r3, #4]
 8029e4c:	2b00      	cmp	r3, #0
 8029e4e:	d013      	beq.n	8029e78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8029e50:	f7fd fb6c 	bl	802752c <HAL_GetTick>
 8029e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8029e56:	e008      	b.n	8029e6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8029e58:	f7fd fb68 	bl	802752c <HAL_GetTick>
 8029e5c:	4602      	mov	r2, r0
 8029e5e:	693b      	ldr	r3, [r7, #16]
 8029e60:	1ad3      	subs	r3, r2, r3
 8029e62:	2b64      	cmp	r3, #100	; 0x64
 8029e64:	d901      	bls.n	8029e6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8029e66:	2303      	movs	r3, #3
 8029e68:	e207      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8029e6a:	4b5b      	ldr	r3, [pc, #364]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e6c:	681b      	ldr	r3, [r3, #0]
 8029e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8029e72:	2b00      	cmp	r3, #0
 8029e74:	d0f0      	beq.n	8029e58 <HAL_RCC_OscConfig+0xc0>
 8029e76:	e014      	b.n	8029ea2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8029e78:	f7fd fb58 	bl	802752c <HAL_GetTick>
 8029e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8029e7e:	e008      	b.n	8029e92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8029e80:	f7fd fb54 	bl	802752c <HAL_GetTick>
 8029e84:	4602      	mov	r2, r0
 8029e86:	693b      	ldr	r3, [r7, #16]
 8029e88:	1ad3      	subs	r3, r2, r3
 8029e8a:	2b64      	cmp	r3, #100	; 0x64
 8029e8c:	d901      	bls.n	8029e92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8029e8e:	2303      	movs	r3, #3
 8029e90:	e1f3      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8029e92:	4b51      	ldr	r3, [pc, #324]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029e94:	681b      	ldr	r3, [r3, #0]
 8029e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8029e9a:	2b00      	cmp	r3, #0
 8029e9c:	d1f0      	bne.n	8029e80 <HAL_RCC_OscConfig+0xe8>
 8029e9e:	e000      	b.n	8029ea2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8029ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8029ea2:	687b      	ldr	r3, [r7, #4]
 8029ea4:	681b      	ldr	r3, [r3, #0]
 8029ea6:	f003 0302 	and.w	r3, r3, #2
 8029eaa:	2b00      	cmp	r3, #0
 8029eac:	d063      	beq.n	8029f76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8029eae:	4b4a      	ldr	r3, [pc, #296]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029eb0:	689b      	ldr	r3, [r3, #8]
 8029eb2:	f003 030c 	and.w	r3, r3, #12
 8029eb6:	2b00      	cmp	r3, #0
 8029eb8:	d00b      	beq.n	8029ed2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8029eba:	4b47      	ldr	r3, [pc, #284]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029ebc:	689b      	ldr	r3, [r3, #8]
 8029ebe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8029ec2:	2b08      	cmp	r3, #8
 8029ec4:	d11c      	bne.n	8029f00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8029ec6:	4b44      	ldr	r3, [pc, #272]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029ec8:	685b      	ldr	r3, [r3, #4]
 8029eca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8029ece:	2b00      	cmp	r3, #0
 8029ed0:	d116      	bne.n	8029f00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8029ed2:	4b41      	ldr	r3, [pc, #260]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029ed4:	681b      	ldr	r3, [r3, #0]
 8029ed6:	f003 0302 	and.w	r3, r3, #2
 8029eda:	2b00      	cmp	r3, #0
 8029edc:	d005      	beq.n	8029eea <HAL_RCC_OscConfig+0x152>
 8029ede:	687b      	ldr	r3, [r7, #4]
 8029ee0:	68db      	ldr	r3, [r3, #12]
 8029ee2:	2b01      	cmp	r3, #1
 8029ee4:	d001      	beq.n	8029eea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8029ee6:	2301      	movs	r3, #1
 8029ee8:	e1c7      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8029eea:	4b3b      	ldr	r3, [pc, #236]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029eec:	681b      	ldr	r3, [r3, #0]
 8029eee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8029ef2:	687b      	ldr	r3, [r7, #4]
 8029ef4:	691b      	ldr	r3, [r3, #16]
 8029ef6:	00db      	lsls	r3, r3, #3
 8029ef8:	4937      	ldr	r1, [pc, #220]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029efa:	4313      	orrs	r3, r2
 8029efc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8029efe:	e03a      	b.n	8029f76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8029f00:	687b      	ldr	r3, [r7, #4]
 8029f02:	68db      	ldr	r3, [r3, #12]
 8029f04:	2b00      	cmp	r3, #0
 8029f06:	d020      	beq.n	8029f4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8029f08:	4b34      	ldr	r3, [pc, #208]	; (8029fdc <HAL_RCC_OscConfig+0x244>)
 8029f0a:	2201      	movs	r2, #1
 8029f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8029f0e:	f7fd fb0d 	bl	802752c <HAL_GetTick>
 8029f12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8029f14:	e008      	b.n	8029f28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8029f16:	f7fd fb09 	bl	802752c <HAL_GetTick>
 8029f1a:	4602      	mov	r2, r0
 8029f1c:	693b      	ldr	r3, [r7, #16]
 8029f1e:	1ad3      	subs	r3, r2, r3
 8029f20:	2b02      	cmp	r3, #2
 8029f22:	d901      	bls.n	8029f28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8029f24:	2303      	movs	r3, #3
 8029f26:	e1a8      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8029f28:	4b2b      	ldr	r3, [pc, #172]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029f2a:	681b      	ldr	r3, [r3, #0]
 8029f2c:	f003 0302 	and.w	r3, r3, #2
 8029f30:	2b00      	cmp	r3, #0
 8029f32:	d0f0      	beq.n	8029f16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8029f34:	4b28      	ldr	r3, [pc, #160]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029f36:	681b      	ldr	r3, [r3, #0]
 8029f38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8029f3c:	687b      	ldr	r3, [r7, #4]
 8029f3e:	691b      	ldr	r3, [r3, #16]
 8029f40:	00db      	lsls	r3, r3, #3
 8029f42:	4925      	ldr	r1, [pc, #148]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029f44:	4313      	orrs	r3, r2
 8029f46:	600b      	str	r3, [r1, #0]
 8029f48:	e015      	b.n	8029f76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8029f4a:	4b24      	ldr	r3, [pc, #144]	; (8029fdc <HAL_RCC_OscConfig+0x244>)
 8029f4c:	2200      	movs	r2, #0
 8029f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8029f50:	f7fd faec 	bl	802752c <HAL_GetTick>
 8029f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8029f56:	e008      	b.n	8029f6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8029f58:	f7fd fae8 	bl	802752c <HAL_GetTick>
 8029f5c:	4602      	mov	r2, r0
 8029f5e:	693b      	ldr	r3, [r7, #16]
 8029f60:	1ad3      	subs	r3, r2, r3
 8029f62:	2b02      	cmp	r3, #2
 8029f64:	d901      	bls.n	8029f6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8029f66:	2303      	movs	r3, #3
 8029f68:	e187      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8029f6a:	4b1b      	ldr	r3, [pc, #108]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029f6c:	681b      	ldr	r3, [r3, #0]
 8029f6e:	f003 0302 	and.w	r3, r3, #2
 8029f72:	2b00      	cmp	r3, #0
 8029f74:	d1f0      	bne.n	8029f58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8029f76:	687b      	ldr	r3, [r7, #4]
 8029f78:	681b      	ldr	r3, [r3, #0]
 8029f7a:	f003 0308 	and.w	r3, r3, #8
 8029f7e:	2b00      	cmp	r3, #0
 8029f80:	d036      	beq.n	8029ff0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8029f82:	687b      	ldr	r3, [r7, #4]
 8029f84:	695b      	ldr	r3, [r3, #20]
 8029f86:	2b00      	cmp	r3, #0
 8029f88:	d016      	beq.n	8029fb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8029f8a:	4b15      	ldr	r3, [pc, #84]	; (8029fe0 <HAL_RCC_OscConfig+0x248>)
 8029f8c:	2201      	movs	r2, #1
 8029f8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8029f90:	f7fd facc 	bl	802752c <HAL_GetTick>
 8029f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8029f96:	e008      	b.n	8029faa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8029f98:	f7fd fac8 	bl	802752c <HAL_GetTick>
 8029f9c:	4602      	mov	r2, r0
 8029f9e:	693b      	ldr	r3, [r7, #16]
 8029fa0:	1ad3      	subs	r3, r2, r3
 8029fa2:	2b02      	cmp	r3, #2
 8029fa4:	d901      	bls.n	8029faa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8029fa6:	2303      	movs	r3, #3
 8029fa8:	e167      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8029faa:	4b0b      	ldr	r3, [pc, #44]	; (8029fd8 <HAL_RCC_OscConfig+0x240>)
 8029fac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8029fae:	f003 0302 	and.w	r3, r3, #2
 8029fb2:	2b00      	cmp	r3, #0
 8029fb4:	d0f0      	beq.n	8029f98 <HAL_RCC_OscConfig+0x200>
 8029fb6:	e01b      	b.n	8029ff0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8029fb8:	4b09      	ldr	r3, [pc, #36]	; (8029fe0 <HAL_RCC_OscConfig+0x248>)
 8029fba:	2200      	movs	r2, #0
 8029fbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8029fbe:	f7fd fab5 	bl	802752c <HAL_GetTick>
 8029fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8029fc4:	e00e      	b.n	8029fe4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8029fc6:	f7fd fab1 	bl	802752c <HAL_GetTick>
 8029fca:	4602      	mov	r2, r0
 8029fcc:	693b      	ldr	r3, [r7, #16]
 8029fce:	1ad3      	subs	r3, r2, r3
 8029fd0:	2b02      	cmp	r3, #2
 8029fd2:	d907      	bls.n	8029fe4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8029fd4:	2303      	movs	r3, #3
 8029fd6:	e150      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
 8029fd8:	40023800 	.word	0x40023800
 8029fdc:	42470000 	.word	0x42470000
 8029fe0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8029fe4:	4b88      	ldr	r3, [pc, #544]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 8029fe6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8029fe8:	f003 0302 	and.w	r3, r3, #2
 8029fec:	2b00      	cmp	r3, #0
 8029fee:	d1ea      	bne.n	8029fc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8029ff0:	687b      	ldr	r3, [r7, #4]
 8029ff2:	681b      	ldr	r3, [r3, #0]
 8029ff4:	f003 0304 	and.w	r3, r3, #4
 8029ff8:	2b00      	cmp	r3, #0
 8029ffa:	f000 8097 	beq.w	802a12c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8029ffe:	2300      	movs	r3, #0
 802a000:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 802a002:	4b81      	ldr	r3, [pc, #516]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802a00a:	2b00      	cmp	r3, #0
 802a00c:	d10f      	bne.n	802a02e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 802a00e:	2300      	movs	r3, #0
 802a010:	60bb      	str	r3, [r7, #8]
 802a012:	4b7d      	ldr	r3, [pc, #500]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a016:	4a7c      	ldr	r2, [pc, #496]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802a01c:	6413      	str	r3, [r2, #64]	; 0x40
 802a01e:	4b7a      	ldr	r3, [pc, #488]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802a026:	60bb      	str	r3, [r7, #8]
 802a028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 802a02a:	2301      	movs	r3, #1
 802a02c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802a02e:	4b77      	ldr	r3, [pc, #476]	; (802a20c <HAL_RCC_OscConfig+0x474>)
 802a030:	681b      	ldr	r3, [r3, #0]
 802a032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802a036:	2b00      	cmp	r3, #0
 802a038:	d118      	bne.n	802a06c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 802a03a:	4b74      	ldr	r3, [pc, #464]	; (802a20c <HAL_RCC_OscConfig+0x474>)
 802a03c:	681b      	ldr	r3, [r3, #0]
 802a03e:	4a73      	ldr	r2, [pc, #460]	; (802a20c <HAL_RCC_OscConfig+0x474>)
 802a040:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802a044:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 802a046:	f7fd fa71 	bl	802752c <HAL_GetTick>
 802a04a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802a04c:	e008      	b.n	802a060 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 802a04e:	f7fd fa6d 	bl	802752c <HAL_GetTick>
 802a052:	4602      	mov	r2, r0
 802a054:	693b      	ldr	r3, [r7, #16]
 802a056:	1ad3      	subs	r3, r2, r3
 802a058:	2b02      	cmp	r3, #2
 802a05a:	d901      	bls.n	802a060 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 802a05c:	2303      	movs	r3, #3
 802a05e:	e10c      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802a060:	4b6a      	ldr	r3, [pc, #424]	; (802a20c <HAL_RCC_OscConfig+0x474>)
 802a062:	681b      	ldr	r3, [r3, #0]
 802a064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802a068:	2b00      	cmp	r3, #0
 802a06a:	d0f0      	beq.n	802a04e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 802a06c:	687b      	ldr	r3, [r7, #4]
 802a06e:	689b      	ldr	r3, [r3, #8]
 802a070:	2b01      	cmp	r3, #1
 802a072:	d106      	bne.n	802a082 <HAL_RCC_OscConfig+0x2ea>
 802a074:	4b64      	ldr	r3, [pc, #400]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a078:	4a63      	ldr	r2, [pc, #396]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a07a:	f043 0301 	orr.w	r3, r3, #1
 802a07e:	6713      	str	r3, [r2, #112]	; 0x70
 802a080:	e01c      	b.n	802a0bc <HAL_RCC_OscConfig+0x324>
 802a082:	687b      	ldr	r3, [r7, #4]
 802a084:	689b      	ldr	r3, [r3, #8]
 802a086:	2b05      	cmp	r3, #5
 802a088:	d10c      	bne.n	802a0a4 <HAL_RCC_OscConfig+0x30c>
 802a08a:	4b5f      	ldr	r3, [pc, #380]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a08c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a08e:	4a5e      	ldr	r2, [pc, #376]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a090:	f043 0304 	orr.w	r3, r3, #4
 802a094:	6713      	str	r3, [r2, #112]	; 0x70
 802a096:	4b5c      	ldr	r3, [pc, #368]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a09a:	4a5b      	ldr	r2, [pc, #364]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a09c:	f043 0301 	orr.w	r3, r3, #1
 802a0a0:	6713      	str	r3, [r2, #112]	; 0x70
 802a0a2:	e00b      	b.n	802a0bc <HAL_RCC_OscConfig+0x324>
 802a0a4:	4b58      	ldr	r3, [pc, #352]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a0a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a0a8:	4a57      	ldr	r2, [pc, #348]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a0aa:	f023 0301 	bic.w	r3, r3, #1
 802a0ae:	6713      	str	r3, [r2, #112]	; 0x70
 802a0b0:	4b55      	ldr	r3, [pc, #340]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a0b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a0b4:	4a54      	ldr	r2, [pc, #336]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a0b6:	f023 0304 	bic.w	r3, r3, #4
 802a0ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 802a0bc:	687b      	ldr	r3, [r7, #4]
 802a0be:	689b      	ldr	r3, [r3, #8]
 802a0c0:	2b00      	cmp	r3, #0
 802a0c2:	d015      	beq.n	802a0f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802a0c4:	f7fd fa32 	bl	802752c <HAL_GetTick>
 802a0c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802a0ca:	e00a      	b.n	802a0e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 802a0cc:	f7fd fa2e 	bl	802752c <HAL_GetTick>
 802a0d0:	4602      	mov	r2, r0
 802a0d2:	693b      	ldr	r3, [r7, #16]
 802a0d4:	1ad3      	subs	r3, r2, r3
 802a0d6:	f241 3288 	movw	r2, #5000	; 0x1388
 802a0da:	4293      	cmp	r3, r2
 802a0dc:	d901      	bls.n	802a0e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 802a0de:	2303      	movs	r3, #3
 802a0e0:	e0cb      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802a0e2:	4b49      	ldr	r3, [pc, #292]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a0e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a0e6:	f003 0302 	and.w	r3, r3, #2
 802a0ea:	2b00      	cmp	r3, #0
 802a0ec:	d0ee      	beq.n	802a0cc <HAL_RCC_OscConfig+0x334>
 802a0ee:	e014      	b.n	802a11a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 802a0f0:	f7fd fa1c 	bl	802752c <HAL_GetTick>
 802a0f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802a0f6:	e00a      	b.n	802a10e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 802a0f8:	f7fd fa18 	bl	802752c <HAL_GetTick>
 802a0fc:	4602      	mov	r2, r0
 802a0fe:	693b      	ldr	r3, [r7, #16]
 802a100:	1ad3      	subs	r3, r2, r3
 802a102:	f241 3288 	movw	r2, #5000	; 0x1388
 802a106:	4293      	cmp	r3, r2
 802a108:	d901      	bls.n	802a10e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 802a10a:	2303      	movs	r3, #3
 802a10c:	e0b5      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802a10e:	4b3e      	ldr	r3, [pc, #248]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a112:	f003 0302 	and.w	r3, r3, #2
 802a116:	2b00      	cmp	r3, #0
 802a118:	d1ee      	bne.n	802a0f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 802a11a:	7dfb      	ldrb	r3, [r7, #23]
 802a11c:	2b01      	cmp	r3, #1
 802a11e:	d105      	bne.n	802a12c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 802a120:	4b39      	ldr	r3, [pc, #228]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a124:	4a38      	ldr	r2, [pc, #224]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a126:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 802a12a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 802a12c:	687b      	ldr	r3, [r7, #4]
 802a12e:	699b      	ldr	r3, [r3, #24]
 802a130:	2b00      	cmp	r3, #0
 802a132:	f000 80a1 	beq.w	802a278 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 802a136:	4b34      	ldr	r3, [pc, #208]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a138:	689b      	ldr	r3, [r3, #8]
 802a13a:	f003 030c 	and.w	r3, r3, #12
 802a13e:	2b08      	cmp	r3, #8
 802a140:	d05c      	beq.n	802a1fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 802a142:	687b      	ldr	r3, [r7, #4]
 802a144:	699b      	ldr	r3, [r3, #24]
 802a146:	2b02      	cmp	r3, #2
 802a148:	d141      	bne.n	802a1ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802a14a:	4b31      	ldr	r3, [pc, #196]	; (802a210 <HAL_RCC_OscConfig+0x478>)
 802a14c:	2200      	movs	r2, #0
 802a14e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802a150:	f7fd f9ec 	bl	802752c <HAL_GetTick>
 802a154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802a156:	e008      	b.n	802a16a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 802a158:	f7fd f9e8 	bl	802752c <HAL_GetTick>
 802a15c:	4602      	mov	r2, r0
 802a15e:	693b      	ldr	r3, [r7, #16]
 802a160:	1ad3      	subs	r3, r2, r3
 802a162:	2b02      	cmp	r3, #2
 802a164:	d901      	bls.n	802a16a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 802a166:	2303      	movs	r3, #3
 802a168:	e087      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802a16a:	4b27      	ldr	r3, [pc, #156]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a16c:	681b      	ldr	r3, [r3, #0]
 802a16e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802a172:	2b00      	cmp	r3, #0
 802a174:	d1f0      	bne.n	802a158 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 802a176:	687b      	ldr	r3, [r7, #4]
 802a178:	69da      	ldr	r2, [r3, #28]
 802a17a:	687b      	ldr	r3, [r7, #4]
 802a17c:	6a1b      	ldr	r3, [r3, #32]
 802a17e:	431a      	orrs	r2, r3
 802a180:	687b      	ldr	r3, [r7, #4]
 802a182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a184:	019b      	lsls	r3, r3, #6
 802a186:	431a      	orrs	r2, r3
 802a188:	687b      	ldr	r3, [r7, #4]
 802a18a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802a18c:	085b      	lsrs	r3, r3, #1
 802a18e:	3b01      	subs	r3, #1
 802a190:	041b      	lsls	r3, r3, #16
 802a192:	431a      	orrs	r2, r3
 802a194:	687b      	ldr	r3, [r7, #4]
 802a196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802a198:	061b      	lsls	r3, r3, #24
 802a19a:	491b      	ldr	r1, [pc, #108]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a19c:	4313      	orrs	r3, r2
 802a19e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 802a1a0:	4b1b      	ldr	r3, [pc, #108]	; (802a210 <HAL_RCC_OscConfig+0x478>)
 802a1a2:	2201      	movs	r2, #1
 802a1a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802a1a6:	f7fd f9c1 	bl	802752c <HAL_GetTick>
 802a1aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802a1ac:	e008      	b.n	802a1c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 802a1ae:	f7fd f9bd 	bl	802752c <HAL_GetTick>
 802a1b2:	4602      	mov	r2, r0
 802a1b4:	693b      	ldr	r3, [r7, #16]
 802a1b6:	1ad3      	subs	r3, r2, r3
 802a1b8:	2b02      	cmp	r3, #2
 802a1ba:	d901      	bls.n	802a1c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 802a1bc:	2303      	movs	r3, #3
 802a1be:	e05c      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802a1c0:	4b11      	ldr	r3, [pc, #68]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a1c2:	681b      	ldr	r3, [r3, #0]
 802a1c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802a1c8:	2b00      	cmp	r3, #0
 802a1ca:	d0f0      	beq.n	802a1ae <HAL_RCC_OscConfig+0x416>
 802a1cc:	e054      	b.n	802a278 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802a1ce:	4b10      	ldr	r3, [pc, #64]	; (802a210 <HAL_RCC_OscConfig+0x478>)
 802a1d0:	2200      	movs	r2, #0
 802a1d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802a1d4:	f7fd f9aa 	bl	802752c <HAL_GetTick>
 802a1d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802a1da:	e008      	b.n	802a1ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 802a1dc:	f7fd f9a6 	bl	802752c <HAL_GetTick>
 802a1e0:	4602      	mov	r2, r0
 802a1e2:	693b      	ldr	r3, [r7, #16]
 802a1e4:	1ad3      	subs	r3, r2, r3
 802a1e6:	2b02      	cmp	r3, #2
 802a1e8:	d901      	bls.n	802a1ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 802a1ea:	2303      	movs	r3, #3
 802a1ec:	e045      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802a1ee:	4b06      	ldr	r3, [pc, #24]	; (802a208 <HAL_RCC_OscConfig+0x470>)
 802a1f0:	681b      	ldr	r3, [r3, #0]
 802a1f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802a1f6:	2b00      	cmp	r3, #0
 802a1f8:	d1f0      	bne.n	802a1dc <HAL_RCC_OscConfig+0x444>
 802a1fa:	e03d      	b.n	802a278 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 802a1fc:	687b      	ldr	r3, [r7, #4]
 802a1fe:	699b      	ldr	r3, [r3, #24]
 802a200:	2b01      	cmp	r3, #1
 802a202:	d107      	bne.n	802a214 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 802a204:	2301      	movs	r3, #1
 802a206:	e038      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
 802a208:	40023800 	.word	0x40023800
 802a20c:	40007000 	.word	0x40007000
 802a210:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 802a214:	4b1b      	ldr	r3, [pc, #108]	; (802a284 <HAL_RCC_OscConfig+0x4ec>)
 802a216:	685b      	ldr	r3, [r3, #4]
 802a218:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802a21a:	687b      	ldr	r3, [r7, #4]
 802a21c:	699b      	ldr	r3, [r3, #24]
 802a21e:	2b01      	cmp	r3, #1
 802a220:	d028      	beq.n	802a274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802a222:	68fb      	ldr	r3, [r7, #12]
 802a224:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 802a228:	687b      	ldr	r3, [r7, #4]
 802a22a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802a22c:	429a      	cmp	r2, r3
 802a22e:	d121      	bne.n	802a274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 802a230:	68fb      	ldr	r3, [r7, #12]
 802a232:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 802a236:	687b      	ldr	r3, [r7, #4]
 802a238:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802a23a:	429a      	cmp	r2, r3
 802a23c:	d11a      	bne.n	802a274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 802a23e:	68fa      	ldr	r2, [r7, #12]
 802a240:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 802a244:	4013      	ands	r3, r2
 802a246:	687a      	ldr	r2, [r7, #4]
 802a248:	6a52      	ldr	r2, [r2, #36]	; 0x24
 802a24a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 802a24c:	4293      	cmp	r3, r2
 802a24e:	d111      	bne.n	802a274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 802a250:	68fb      	ldr	r3, [r7, #12]
 802a252:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 802a256:	687b      	ldr	r3, [r7, #4]
 802a258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802a25a:	085b      	lsrs	r3, r3, #1
 802a25c:	3b01      	subs	r3, #1
 802a25e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 802a260:	429a      	cmp	r2, r3
 802a262:	d107      	bne.n	802a274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 802a264:	68fb      	ldr	r3, [r7, #12]
 802a266:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 802a26a:	687b      	ldr	r3, [r7, #4]
 802a26c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802a26e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 802a270:	429a      	cmp	r2, r3
 802a272:	d001      	beq.n	802a278 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 802a274:	2301      	movs	r3, #1
 802a276:	e000      	b.n	802a27a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 802a278:	2300      	movs	r3, #0
}
 802a27a:	4618      	mov	r0, r3
 802a27c:	3718      	adds	r7, #24
 802a27e:	46bd      	mov	sp, r7
 802a280:	bd80      	pop	{r7, pc}
 802a282:	bf00      	nop
 802a284:	40023800 	.word	0x40023800

0802a288 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 802a288:	b580      	push	{r7, lr}
 802a28a:	b084      	sub	sp, #16
 802a28c:	af00      	add	r7, sp, #0
 802a28e:	6078      	str	r0, [r7, #4]
 802a290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 802a292:	687b      	ldr	r3, [r7, #4]
 802a294:	2b00      	cmp	r3, #0
 802a296:	d101      	bne.n	802a29c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 802a298:	2301      	movs	r3, #1
 802a29a:	e0cc      	b.n	802a436 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 802a29c:	4b68      	ldr	r3, [pc, #416]	; (802a440 <HAL_RCC_ClockConfig+0x1b8>)
 802a29e:	681b      	ldr	r3, [r3, #0]
 802a2a0:	f003 0307 	and.w	r3, r3, #7
 802a2a4:	683a      	ldr	r2, [r7, #0]
 802a2a6:	429a      	cmp	r2, r3
 802a2a8:	d90c      	bls.n	802a2c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802a2aa:	4b65      	ldr	r3, [pc, #404]	; (802a440 <HAL_RCC_ClockConfig+0x1b8>)
 802a2ac:	683a      	ldr	r2, [r7, #0]
 802a2ae:	b2d2      	uxtb	r2, r2
 802a2b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 802a2b2:	4b63      	ldr	r3, [pc, #396]	; (802a440 <HAL_RCC_ClockConfig+0x1b8>)
 802a2b4:	681b      	ldr	r3, [r3, #0]
 802a2b6:	f003 0307 	and.w	r3, r3, #7
 802a2ba:	683a      	ldr	r2, [r7, #0]
 802a2bc:	429a      	cmp	r2, r3
 802a2be:	d001      	beq.n	802a2c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 802a2c0:	2301      	movs	r3, #1
 802a2c2:	e0b8      	b.n	802a436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 802a2c4:	687b      	ldr	r3, [r7, #4]
 802a2c6:	681b      	ldr	r3, [r3, #0]
 802a2c8:	f003 0302 	and.w	r3, r3, #2
 802a2cc:	2b00      	cmp	r3, #0
 802a2ce:	d020      	beq.n	802a312 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 802a2d0:	687b      	ldr	r3, [r7, #4]
 802a2d2:	681b      	ldr	r3, [r3, #0]
 802a2d4:	f003 0304 	and.w	r3, r3, #4
 802a2d8:	2b00      	cmp	r3, #0
 802a2da:	d005      	beq.n	802a2e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 802a2dc:	4b59      	ldr	r3, [pc, #356]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a2de:	689b      	ldr	r3, [r3, #8]
 802a2e0:	4a58      	ldr	r2, [pc, #352]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a2e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 802a2e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802a2e8:	687b      	ldr	r3, [r7, #4]
 802a2ea:	681b      	ldr	r3, [r3, #0]
 802a2ec:	f003 0308 	and.w	r3, r3, #8
 802a2f0:	2b00      	cmp	r3, #0
 802a2f2:	d005      	beq.n	802a300 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 802a2f4:	4b53      	ldr	r3, [pc, #332]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a2f6:	689b      	ldr	r3, [r3, #8]
 802a2f8:	4a52      	ldr	r2, [pc, #328]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a2fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 802a2fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 802a300:	4b50      	ldr	r3, [pc, #320]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a302:	689b      	ldr	r3, [r3, #8]
 802a304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 802a308:	687b      	ldr	r3, [r7, #4]
 802a30a:	689b      	ldr	r3, [r3, #8]
 802a30c:	494d      	ldr	r1, [pc, #308]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a30e:	4313      	orrs	r3, r2
 802a310:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 802a312:	687b      	ldr	r3, [r7, #4]
 802a314:	681b      	ldr	r3, [r3, #0]
 802a316:	f003 0301 	and.w	r3, r3, #1
 802a31a:	2b00      	cmp	r3, #0
 802a31c:	d044      	beq.n	802a3a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 802a31e:	687b      	ldr	r3, [r7, #4]
 802a320:	685b      	ldr	r3, [r3, #4]
 802a322:	2b01      	cmp	r3, #1
 802a324:	d107      	bne.n	802a336 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802a326:	4b47      	ldr	r3, [pc, #284]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a328:	681b      	ldr	r3, [r3, #0]
 802a32a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802a32e:	2b00      	cmp	r3, #0
 802a330:	d119      	bne.n	802a366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802a332:	2301      	movs	r3, #1
 802a334:	e07f      	b.n	802a436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802a336:	687b      	ldr	r3, [r7, #4]
 802a338:	685b      	ldr	r3, [r3, #4]
 802a33a:	2b02      	cmp	r3, #2
 802a33c:	d003      	beq.n	802a346 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 802a33e:	687b      	ldr	r3, [r7, #4]
 802a340:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802a342:	2b03      	cmp	r3, #3
 802a344:	d107      	bne.n	802a356 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802a346:	4b3f      	ldr	r3, [pc, #252]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a348:	681b      	ldr	r3, [r3, #0]
 802a34a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802a34e:	2b00      	cmp	r3, #0
 802a350:	d109      	bne.n	802a366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802a352:	2301      	movs	r3, #1
 802a354:	e06f      	b.n	802a436 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802a356:	4b3b      	ldr	r3, [pc, #236]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a358:	681b      	ldr	r3, [r3, #0]
 802a35a:	f003 0302 	and.w	r3, r3, #2
 802a35e:	2b00      	cmp	r3, #0
 802a360:	d101      	bne.n	802a366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 802a362:	2301      	movs	r3, #1
 802a364:	e067      	b.n	802a436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 802a366:	4b37      	ldr	r3, [pc, #220]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a368:	689b      	ldr	r3, [r3, #8]
 802a36a:	f023 0203 	bic.w	r2, r3, #3
 802a36e:	687b      	ldr	r3, [r7, #4]
 802a370:	685b      	ldr	r3, [r3, #4]
 802a372:	4934      	ldr	r1, [pc, #208]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a374:	4313      	orrs	r3, r2
 802a376:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 802a378:	f7fd f8d8 	bl	802752c <HAL_GetTick>
 802a37c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802a37e:	e00a      	b.n	802a396 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 802a380:	f7fd f8d4 	bl	802752c <HAL_GetTick>
 802a384:	4602      	mov	r2, r0
 802a386:	68fb      	ldr	r3, [r7, #12]
 802a388:	1ad3      	subs	r3, r2, r3
 802a38a:	f241 3288 	movw	r2, #5000	; 0x1388
 802a38e:	4293      	cmp	r3, r2
 802a390:	d901      	bls.n	802a396 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 802a392:	2303      	movs	r3, #3
 802a394:	e04f      	b.n	802a436 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802a396:	4b2b      	ldr	r3, [pc, #172]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a398:	689b      	ldr	r3, [r3, #8]
 802a39a:	f003 020c 	and.w	r2, r3, #12
 802a39e:	687b      	ldr	r3, [r7, #4]
 802a3a0:	685b      	ldr	r3, [r3, #4]
 802a3a2:	009b      	lsls	r3, r3, #2
 802a3a4:	429a      	cmp	r2, r3
 802a3a6:	d1eb      	bne.n	802a380 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 802a3a8:	4b25      	ldr	r3, [pc, #148]	; (802a440 <HAL_RCC_ClockConfig+0x1b8>)
 802a3aa:	681b      	ldr	r3, [r3, #0]
 802a3ac:	f003 0307 	and.w	r3, r3, #7
 802a3b0:	683a      	ldr	r2, [r7, #0]
 802a3b2:	429a      	cmp	r2, r3
 802a3b4:	d20c      	bcs.n	802a3d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802a3b6:	4b22      	ldr	r3, [pc, #136]	; (802a440 <HAL_RCC_ClockConfig+0x1b8>)
 802a3b8:	683a      	ldr	r2, [r7, #0]
 802a3ba:	b2d2      	uxtb	r2, r2
 802a3bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 802a3be:	4b20      	ldr	r3, [pc, #128]	; (802a440 <HAL_RCC_ClockConfig+0x1b8>)
 802a3c0:	681b      	ldr	r3, [r3, #0]
 802a3c2:	f003 0307 	and.w	r3, r3, #7
 802a3c6:	683a      	ldr	r2, [r7, #0]
 802a3c8:	429a      	cmp	r2, r3
 802a3ca:	d001      	beq.n	802a3d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 802a3cc:	2301      	movs	r3, #1
 802a3ce:	e032      	b.n	802a436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 802a3d0:	687b      	ldr	r3, [r7, #4]
 802a3d2:	681b      	ldr	r3, [r3, #0]
 802a3d4:	f003 0304 	and.w	r3, r3, #4
 802a3d8:	2b00      	cmp	r3, #0
 802a3da:	d008      	beq.n	802a3ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 802a3dc:	4b19      	ldr	r3, [pc, #100]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a3de:	689b      	ldr	r3, [r3, #8]
 802a3e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 802a3e4:	687b      	ldr	r3, [r7, #4]
 802a3e6:	68db      	ldr	r3, [r3, #12]
 802a3e8:	4916      	ldr	r1, [pc, #88]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a3ea:	4313      	orrs	r3, r2
 802a3ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802a3ee:	687b      	ldr	r3, [r7, #4]
 802a3f0:	681b      	ldr	r3, [r3, #0]
 802a3f2:	f003 0308 	and.w	r3, r3, #8
 802a3f6:	2b00      	cmp	r3, #0
 802a3f8:	d009      	beq.n	802a40e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 802a3fa:	4b12      	ldr	r3, [pc, #72]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a3fc:	689b      	ldr	r3, [r3, #8]
 802a3fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 802a402:	687b      	ldr	r3, [r7, #4]
 802a404:	691b      	ldr	r3, [r3, #16]
 802a406:	00db      	lsls	r3, r3, #3
 802a408:	490e      	ldr	r1, [pc, #56]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a40a:	4313      	orrs	r3, r2
 802a40c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 802a40e:	f000 f821 	bl	802a454 <HAL_RCC_GetSysClockFreq>
 802a412:	4602      	mov	r2, r0
 802a414:	4b0b      	ldr	r3, [pc, #44]	; (802a444 <HAL_RCC_ClockConfig+0x1bc>)
 802a416:	689b      	ldr	r3, [r3, #8]
 802a418:	091b      	lsrs	r3, r3, #4
 802a41a:	f003 030f 	and.w	r3, r3, #15
 802a41e:	490a      	ldr	r1, [pc, #40]	; (802a448 <HAL_RCC_ClockConfig+0x1c0>)
 802a420:	5ccb      	ldrb	r3, [r1, r3]
 802a422:	fa22 f303 	lsr.w	r3, r2, r3
 802a426:	4a09      	ldr	r2, [pc, #36]	; (802a44c <HAL_RCC_ClockConfig+0x1c4>)
 802a428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 802a42a:	4b09      	ldr	r3, [pc, #36]	; (802a450 <HAL_RCC_ClockConfig+0x1c8>)
 802a42c:	681b      	ldr	r3, [r3, #0]
 802a42e:	4618      	mov	r0, r3
 802a430:	f7fd f838 	bl	80274a4 <HAL_InitTick>

  return HAL_OK;
 802a434:	2300      	movs	r3, #0
}
 802a436:	4618      	mov	r0, r3
 802a438:	3710      	adds	r7, #16
 802a43a:	46bd      	mov	sp, r7
 802a43c:	bd80      	pop	{r7, pc}
 802a43e:	bf00      	nop
 802a440:	40023c00 	.word	0x40023c00
 802a444:	40023800 	.word	0x40023800
 802a448:	08032ba4 	.word	0x08032ba4
 802a44c:	20000138 	.word	0x20000138
 802a450:	2000013c 	.word	0x2000013c

0802a454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 802a454:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 802a458:	b090      	sub	sp, #64	; 0x40
 802a45a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 802a45c:	2300      	movs	r3, #0
 802a45e:	637b      	str	r3, [r7, #52]	; 0x34
 802a460:	2300      	movs	r3, #0
 802a462:	63fb      	str	r3, [r7, #60]	; 0x3c
 802a464:	2300      	movs	r3, #0
 802a466:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 802a468:	2300      	movs	r3, #0
 802a46a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 802a46c:	4b59      	ldr	r3, [pc, #356]	; (802a5d4 <HAL_RCC_GetSysClockFreq+0x180>)
 802a46e:	689b      	ldr	r3, [r3, #8]
 802a470:	f003 030c 	and.w	r3, r3, #12
 802a474:	2b08      	cmp	r3, #8
 802a476:	d00d      	beq.n	802a494 <HAL_RCC_GetSysClockFreq+0x40>
 802a478:	2b08      	cmp	r3, #8
 802a47a:	f200 80a1 	bhi.w	802a5c0 <HAL_RCC_GetSysClockFreq+0x16c>
 802a47e:	2b00      	cmp	r3, #0
 802a480:	d002      	beq.n	802a488 <HAL_RCC_GetSysClockFreq+0x34>
 802a482:	2b04      	cmp	r3, #4
 802a484:	d003      	beq.n	802a48e <HAL_RCC_GetSysClockFreq+0x3a>
 802a486:	e09b      	b.n	802a5c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 802a488:	4b53      	ldr	r3, [pc, #332]	; (802a5d8 <HAL_RCC_GetSysClockFreq+0x184>)
 802a48a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 802a48c:	e09b      	b.n	802a5c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 802a48e:	4b53      	ldr	r3, [pc, #332]	; (802a5dc <HAL_RCC_GetSysClockFreq+0x188>)
 802a490:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 802a492:	e098      	b.n	802a5c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 802a494:	4b4f      	ldr	r3, [pc, #316]	; (802a5d4 <HAL_RCC_GetSysClockFreq+0x180>)
 802a496:	685b      	ldr	r3, [r3, #4]
 802a498:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 802a49c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 802a49e:	4b4d      	ldr	r3, [pc, #308]	; (802a5d4 <HAL_RCC_GetSysClockFreq+0x180>)
 802a4a0:	685b      	ldr	r3, [r3, #4]
 802a4a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802a4a6:	2b00      	cmp	r3, #0
 802a4a8:	d028      	beq.n	802a4fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 802a4aa:	4b4a      	ldr	r3, [pc, #296]	; (802a5d4 <HAL_RCC_GetSysClockFreq+0x180>)
 802a4ac:	685b      	ldr	r3, [r3, #4]
 802a4ae:	099b      	lsrs	r3, r3, #6
 802a4b0:	2200      	movs	r2, #0
 802a4b2:	623b      	str	r3, [r7, #32]
 802a4b4:	627a      	str	r2, [r7, #36]	; 0x24
 802a4b6:	6a3b      	ldr	r3, [r7, #32]
 802a4b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 802a4bc:	2100      	movs	r1, #0
 802a4be:	4b47      	ldr	r3, [pc, #284]	; (802a5dc <HAL_RCC_GetSysClockFreq+0x188>)
 802a4c0:	fb03 f201 	mul.w	r2, r3, r1
 802a4c4:	2300      	movs	r3, #0
 802a4c6:	fb00 f303 	mul.w	r3, r0, r3
 802a4ca:	4413      	add	r3, r2
 802a4cc:	4a43      	ldr	r2, [pc, #268]	; (802a5dc <HAL_RCC_GetSysClockFreq+0x188>)
 802a4ce:	fba0 1202 	umull	r1, r2, r0, r2
 802a4d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 802a4d4:	460a      	mov	r2, r1
 802a4d6:	62ba      	str	r2, [r7, #40]	; 0x28
 802a4d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802a4da:	4413      	add	r3, r2
 802a4dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 802a4de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802a4e0:	2200      	movs	r2, #0
 802a4e2:	61bb      	str	r3, [r7, #24]
 802a4e4:	61fa      	str	r2, [r7, #28]
 802a4e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802a4ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 802a4ee:	f7f7 febf 	bl	8022270 <__aeabi_uldivmod>
 802a4f2:	4602      	mov	r2, r0
 802a4f4:	460b      	mov	r3, r1
 802a4f6:	4613      	mov	r3, r2
 802a4f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 802a4fa:	e053      	b.n	802a5a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 802a4fc:	4b35      	ldr	r3, [pc, #212]	; (802a5d4 <HAL_RCC_GetSysClockFreq+0x180>)
 802a4fe:	685b      	ldr	r3, [r3, #4]
 802a500:	099b      	lsrs	r3, r3, #6
 802a502:	2200      	movs	r2, #0
 802a504:	613b      	str	r3, [r7, #16]
 802a506:	617a      	str	r2, [r7, #20]
 802a508:	693b      	ldr	r3, [r7, #16]
 802a50a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 802a50e:	f04f 0b00 	mov.w	fp, #0
 802a512:	4652      	mov	r2, sl
 802a514:	465b      	mov	r3, fp
 802a516:	f04f 0000 	mov.w	r0, #0
 802a51a:	f04f 0100 	mov.w	r1, #0
 802a51e:	0159      	lsls	r1, r3, #5
 802a520:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 802a524:	0150      	lsls	r0, r2, #5
 802a526:	4602      	mov	r2, r0
 802a528:	460b      	mov	r3, r1
 802a52a:	ebb2 080a 	subs.w	r8, r2, sl
 802a52e:	eb63 090b 	sbc.w	r9, r3, fp
 802a532:	f04f 0200 	mov.w	r2, #0
 802a536:	f04f 0300 	mov.w	r3, #0
 802a53a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 802a53e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 802a542:	ea4f 1288 	mov.w	r2, r8, lsl #6
 802a546:	ebb2 0408 	subs.w	r4, r2, r8
 802a54a:	eb63 0509 	sbc.w	r5, r3, r9
 802a54e:	f04f 0200 	mov.w	r2, #0
 802a552:	f04f 0300 	mov.w	r3, #0
 802a556:	00eb      	lsls	r3, r5, #3
 802a558:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 802a55c:	00e2      	lsls	r2, r4, #3
 802a55e:	4614      	mov	r4, r2
 802a560:	461d      	mov	r5, r3
 802a562:	eb14 030a 	adds.w	r3, r4, sl
 802a566:	603b      	str	r3, [r7, #0]
 802a568:	eb45 030b 	adc.w	r3, r5, fp
 802a56c:	607b      	str	r3, [r7, #4]
 802a56e:	f04f 0200 	mov.w	r2, #0
 802a572:	f04f 0300 	mov.w	r3, #0
 802a576:	e9d7 4500 	ldrd	r4, r5, [r7]
 802a57a:	4629      	mov	r1, r5
 802a57c:	028b      	lsls	r3, r1, #10
 802a57e:	4621      	mov	r1, r4
 802a580:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 802a584:	4621      	mov	r1, r4
 802a586:	028a      	lsls	r2, r1, #10
 802a588:	4610      	mov	r0, r2
 802a58a:	4619      	mov	r1, r3
 802a58c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802a58e:	2200      	movs	r2, #0
 802a590:	60bb      	str	r3, [r7, #8]
 802a592:	60fa      	str	r2, [r7, #12]
 802a594:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802a598:	f7f7 fe6a 	bl	8022270 <__aeabi_uldivmod>
 802a59c:	4602      	mov	r2, r0
 802a59e:	460b      	mov	r3, r1
 802a5a0:	4613      	mov	r3, r2
 802a5a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 802a5a4:	4b0b      	ldr	r3, [pc, #44]	; (802a5d4 <HAL_RCC_GetSysClockFreq+0x180>)
 802a5a6:	685b      	ldr	r3, [r3, #4]
 802a5a8:	0c1b      	lsrs	r3, r3, #16
 802a5aa:	f003 0303 	and.w	r3, r3, #3
 802a5ae:	3301      	adds	r3, #1
 802a5b0:	005b      	lsls	r3, r3, #1
 802a5b2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 802a5b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802a5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802a5b8:	fbb2 f3f3 	udiv	r3, r2, r3
 802a5bc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 802a5be:	e002      	b.n	802a5c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 802a5c0:	4b05      	ldr	r3, [pc, #20]	; (802a5d8 <HAL_RCC_GetSysClockFreq+0x184>)
 802a5c2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 802a5c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 802a5c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 802a5c8:	4618      	mov	r0, r3
 802a5ca:	3740      	adds	r7, #64	; 0x40
 802a5cc:	46bd      	mov	sp, r7
 802a5ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802a5d2:	bf00      	nop
 802a5d4:	40023800 	.word	0x40023800
 802a5d8:	00f42400 	.word	0x00f42400
 802a5dc:	00989680 	.word	0x00989680

0802a5e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 802a5e0:	b480      	push	{r7}
 802a5e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 802a5e4:	4b03      	ldr	r3, [pc, #12]	; (802a5f4 <HAL_RCC_GetHCLKFreq+0x14>)
 802a5e6:	681b      	ldr	r3, [r3, #0]
}
 802a5e8:	4618      	mov	r0, r3
 802a5ea:	46bd      	mov	sp, r7
 802a5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a5f0:	4770      	bx	lr
 802a5f2:	bf00      	nop
 802a5f4:	20000138 	.word	0x20000138

0802a5f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 802a5f8:	b580      	push	{r7, lr}
 802a5fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 802a5fc:	f7ff fff0 	bl	802a5e0 <HAL_RCC_GetHCLKFreq>
 802a600:	4602      	mov	r2, r0
 802a602:	4b05      	ldr	r3, [pc, #20]	; (802a618 <HAL_RCC_GetPCLK1Freq+0x20>)
 802a604:	689b      	ldr	r3, [r3, #8]
 802a606:	0a9b      	lsrs	r3, r3, #10
 802a608:	f003 0307 	and.w	r3, r3, #7
 802a60c:	4903      	ldr	r1, [pc, #12]	; (802a61c <HAL_RCC_GetPCLK1Freq+0x24>)
 802a60e:	5ccb      	ldrb	r3, [r1, r3]
 802a610:	fa22 f303 	lsr.w	r3, r2, r3
}
 802a614:	4618      	mov	r0, r3
 802a616:	bd80      	pop	{r7, pc}
 802a618:	40023800 	.word	0x40023800
 802a61c:	08032bb4 	.word	0x08032bb4

0802a620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 802a620:	b580      	push	{r7, lr}
 802a622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 802a624:	f7ff ffdc 	bl	802a5e0 <HAL_RCC_GetHCLKFreq>
 802a628:	4602      	mov	r2, r0
 802a62a:	4b05      	ldr	r3, [pc, #20]	; (802a640 <HAL_RCC_GetPCLK2Freq+0x20>)
 802a62c:	689b      	ldr	r3, [r3, #8]
 802a62e:	0b5b      	lsrs	r3, r3, #13
 802a630:	f003 0307 	and.w	r3, r3, #7
 802a634:	4903      	ldr	r1, [pc, #12]	; (802a644 <HAL_RCC_GetPCLK2Freq+0x24>)
 802a636:	5ccb      	ldrb	r3, [r1, r3]
 802a638:	fa22 f303 	lsr.w	r3, r2, r3
}
 802a63c:	4618      	mov	r0, r3
 802a63e:	bd80      	pop	{r7, pc}
 802a640:	40023800 	.word	0x40023800
 802a644:	08032bb4 	.word	0x08032bb4

0802a648 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 802a648:	b580      	push	{r7, lr}
 802a64a:	b086      	sub	sp, #24
 802a64c:	af00      	add	r7, sp, #0
 802a64e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 802a650:	2300      	movs	r3, #0
 802a652:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 802a654:	2300      	movs	r3, #0
 802a656:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 802a658:	687b      	ldr	r3, [r7, #4]
 802a65a:	681b      	ldr	r3, [r3, #0]
 802a65c:	f003 0301 	and.w	r3, r3, #1
 802a660:	2b00      	cmp	r3, #0
 802a662:	d105      	bne.n	802a670 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 802a664:	687b      	ldr	r3, [r7, #4]
 802a666:	681b      	ldr	r3, [r3, #0]
 802a668:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 802a66c:	2b00      	cmp	r3, #0
 802a66e:	d035      	beq.n	802a6dc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 802a670:	4b62      	ldr	r3, [pc, #392]	; (802a7fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 802a672:	2200      	movs	r2, #0
 802a674:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 802a676:	f7fc ff59 	bl	802752c <HAL_GetTick>
 802a67a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 802a67c:	e008      	b.n	802a690 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 802a67e:	f7fc ff55 	bl	802752c <HAL_GetTick>
 802a682:	4602      	mov	r2, r0
 802a684:	697b      	ldr	r3, [r7, #20]
 802a686:	1ad3      	subs	r3, r2, r3
 802a688:	2b02      	cmp	r3, #2
 802a68a:	d901      	bls.n	802a690 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 802a68c:	2303      	movs	r3, #3
 802a68e:	e0b0      	b.n	802a7f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 802a690:	4b5b      	ldr	r3, [pc, #364]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a692:	681b      	ldr	r3, [r3, #0]
 802a694:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802a698:	2b00      	cmp	r3, #0
 802a69a:	d1f0      	bne.n	802a67e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 802a69c:	687b      	ldr	r3, [r7, #4]
 802a69e:	685b      	ldr	r3, [r3, #4]
 802a6a0:	019a      	lsls	r2, r3, #6
 802a6a2:	687b      	ldr	r3, [r7, #4]
 802a6a4:	689b      	ldr	r3, [r3, #8]
 802a6a6:	071b      	lsls	r3, r3, #28
 802a6a8:	4955      	ldr	r1, [pc, #340]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a6aa:	4313      	orrs	r3, r2
 802a6ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 802a6b0:	4b52      	ldr	r3, [pc, #328]	; (802a7fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 802a6b2:	2201      	movs	r2, #1
 802a6b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 802a6b6:	f7fc ff39 	bl	802752c <HAL_GetTick>
 802a6ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 802a6bc:	e008      	b.n	802a6d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 802a6be:	f7fc ff35 	bl	802752c <HAL_GetTick>
 802a6c2:	4602      	mov	r2, r0
 802a6c4:	697b      	ldr	r3, [r7, #20]
 802a6c6:	1ad3      	subs	r3, r2, r3
 802a6c8:	2b02      	cmp	r3, #2
 802a6ca:	d901      	bls.n	802a6d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 802a6cc:	2303      	movs	r3, #3
 802a6ce:	e090      	b.n	802a7f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 802a6d0:	4b4b      	ldr	r3, [pc, #300]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a6d2:	681b      	ldr	r3, [r3, #0]
 802a6d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802a6d8:	2b00      	cmp	r3, #0
 802a6da:	d0f0      	beq.n	802a6be <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 802a6dc:	687b      	ldr	r3, [r7, #4]
 802a6de:	681b      	ldr	r3, [r3, #0]
 802a6e0:	f003 0302 	and.w	r3, r3, #2
 802a6e4:	2b00      	cmp	r3, #0
 802a6e6:	f000 8083 	beq.w	802a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 802a6ea:	2300      	movs	r3, #0
 802a6ec:	60fb      	str	r3, [r7, #12]
 802a6ee:	4b44      	ldr	r3, [pc, #272]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a6f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a6f2:	4a43      	ldr	r2, [pc, #268]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a6f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802a6f8:	6413      	str	r3, [r2, #64]	; 0x40
 802a6fa:	4b41      	ldr	r3, [pc, #260]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a6fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802a6fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802a702:	60fb      	str	r3, [r7, #12]
 802a704:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 802a706:	4b3f      	ldr	r3, [pc, #252]	; (802a804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 802a708:	681b      	ldr	r3, [r3, #0]
 802a70a:	4a3e      	ldr	r2, [pc, #248]	; (802a804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 802a70c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802a710:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 802a712:	f7fc ff0b 	bl	802752c <HAL_GetTick>
 802a716:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 802a718:	e008      	b.n	802a72c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 802a71a:	f7fc ff07 	bl	802752c <HAL_GetTick>
 802a71e:	4602      	mov	r2, r0
 802a720:	697b      	ldr	r3, [r7, #20]
 802a722:	1ad3      	subs	r3, r2, r3
 802a724:	2b02      	cmp	r3, #2
 802a726:	d901      	bls.n	802a72c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 802a728:	2303      	movs	r3, #3
 802a72a:	e062      	b.n	802a7f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 802a72c:	4b35      	ldr	r3, [pc, #212]	; (802a804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 802a72e:	681b      	ldr	r3, [r3, #0]
 802a730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802a734:	2b00      	cmp	r3, #0
 802a736:	d0f0      	beq.n	802a71a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 802a738:	4b31      	ldr	r3, [pc, #196]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a73a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a73c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802a740:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 802a742:	693b      	ldr	r3, [r7, #16]
 802a744:	2b00      	cmp	r3, #0
 802a746:	d02f      	beq.n	802a7a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 802a748:	687b      	ldr	r3, [r7, #4]
 802a74a:	68db      	ldr	r3, [r3, #12]
 802a74c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802a750:	693a      	ldr	r2, [r7, #16]
 802a752:	429a      	cmp	r2, r3
 802a754:	d028      	beq.n	802a7a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 802a756:	4b2a      	ldr	r3, [pc, #168]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a75a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802a75e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 802a760:	4b29      	ldr	r3, [pc, #164]	; (802a808 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 802a762:	2201      	movs	r2, #1
 802a764:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 802a766:	4b28      	ldr	r3, [pc, #160]	; (802a808 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 802a768:	2200      	movs	r2, #0
 802a76a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 802a76c:	4a24      	ldr	r2, [pc, #144]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a76e:	693b      	ldr	r3, [r7, #16]
 802a770:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 802a772:	4b23      	ldr	r3, [pc, #140]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a776:	f003 0301 	and.w	r3, r3, #1
 802a77a:	2b01      	cmp	r3, #1
 802a77c:	d114      	bne.n	802a7a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 802a77e:	f7fc fed5 	bl	802752c <HAL_GetTick>
 802a782:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802a784:	e00a      	b.n	802a79c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 802a786:	f7fc fed1 	bl	802752c <HAL_GetTick>
 802a78a:	4602      	mov	r2, r0
 802a78c:	697b      	ldr	r3, [r7, #20]
 802a78e:	1ad3      	subs	r3, r2, r3
 802a790:	f241 3288 	movw	r2, #5000	; 0x1388
 802a794:	4293      	cmp	r3, r2
 802a796:	d901      	bls.n	802a79c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 802a798:	2303      	movs	r3, #3
 802a79a:	e02a      	b.n	802a7f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802a79c:	4b18      	ldr	r3, [pc, #96]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a79e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802a7a0:	f003 0302 	and.w	r3, r3, #2
 802a7a4:	2b00      	cmp	r3, #0
 802a7a6:	d0ee      	beq.n	802a786 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 802a7a8:	687b      	ldr	r3, [r7, #4]
 802a7aa:	68db      	ldr	r3, [r3, #12]
 802a7ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802a7b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 802a7b4:	d10d      	bne.n	802a7d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 802a7b6:	4b12      	ldr	r3, [pc, #72]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a7b8:	689b      	ldr	r3, [r3, #8]
 802a7ba:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 802a7be:	687b      	ldr	r3, [r7, #4]
 802a7c0:	68db      	ldr	r3, [r3, #12]
 802a7c2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 802a7c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802a7ca:	490d      	ldr	r1, [pc, #52]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a7cc:	4313      	orrs	r3, r2
 802a7ce:	608b      	str	r3, [r1, #8]
 802a7d0:	e005      	b.n	802a7de <HAL_RCCEx_PeriphCLKConfig+0x196>
 802a7d2:	4b0b      	ldr	r3, [pc, #44]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a7d4:	689b      	ldr	r3, [r3, #8]
 802a7d6:	4a0a      	ldr	r2, [pc, #40]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a7d8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 802a7dc:	6093      	str	r3, [r2, #8]
 802a7de:	4b08      	ldr	r3, [pc, #32]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a7e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 802a7e2:	687b      	ldr	r3, [r7, #4]
 802a7e4:	68db      	ldr	r3, [r3, #12]
 802a7e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802a7ea:	4905      	ldr	r1, [pc, #20]	; (802a800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 802a7ec:	4313      	orrs	r3, r2
 802a7ee:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 802a7f0:	2300      	movs	r3, #0
}
 802a7f2:	4618      	mov	r0, r3
 802a7f4:	3718      	adds	r7, #24
 802a7f6:	46bd      	mov	sp, r7
 802a7f8:	bd80      	pop	{r7, pc}
 802a7fa:	bf00      	nop
 802a7fc:	42470068 	.word	0x42470068
 802a800:	40023800 	.word	0x40023800
 802a804:	40007000 	.word	0x40007000
 802a808:	42470e40 	.word	0x42470e40

0802a80c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 802a80c:	b580      	push	{r7, lr}
 802a80e:	b084      	sub	sp, #16
 802a810:	af00      	add	r7, sp, #0
 802a812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 802a814:	2301      	movs	r3, #1
 802a816:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 802a818:	687b      	ldr	r3, [r7, #4]
 802a81a:	2b00      	cmp	r3, #0
 802a81c:	d101      	bne.n	802a822 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 802a81e:	2301      	movs	r3, #1
 802a820:	e066      	b.n	802a8f0 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 802a822:	687b      	ldr	r3, [r7, #4]
 802a824:	7f5b      	ldrb	r3, [r3, #29]
 802a826:	b2db      	uxtb	r3, r3
 802a828:	2b00      	cmp	r3, #0
 802a82a:	d105      	bne.n	802a838 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 802a82c:	687b      	ldr	r3, [r7, #4]
 802a82e:	2200      	movs	r2, #0
 802a830:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 802a832:	6878      	ldr	r0, [r7, #4]
 802a834:	f7fb fbe6 	bl	8026004 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 802a838:	687b      	ldr	r3, [r7, #4]
 802a83a:	2202      	movs	r2, #2
 802a83c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 802a83e:	687b      	ldr	r3, [r7, #4]
 802a840:	681b      	ldr	r3, [r3, #0]
 802a842:	22ca      	movs	r2, #202	; 0xca
 802a844:	625a      	str	r2, [r3, #36]	; 0x24
 802a846:	687b      	ldr	r3, [r7, #4]
 802a848:	681b      	ldr	r3, [r3, #0]
 802a84a:	2253      	movs	r2, #83	; 0x53
 802a84c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 802a84e:	6878      	ldr	r0, [r7, #4]
 802a850:	f000 f998 	bl	802ab84 <RTC_EnterInitMode>
 802a854:	4603      	mov	r3, r0
 802a856:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 802a858:	7bfb      	ldrb	r3, [r7, #15]
 802a85a:	2b00      	cmp	r3, #0
 802a85c:	d12c      	bne.n	802a8b8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 802a85e:	687b      	ldr	r3, [r7, #4]
 802a860:	681b      	ldr	r3, [r3, #0]
 802a862:	689b      	ldr	r3, [r3, #8]
 802a864:	687a      	ldr	r2, [r7, #4]
 802a866:	6812      	ldr	r2, [r2, #0]
 802a868:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 802a86c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802a870:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 802a872:	687b      	ldr	r3, [r7, #4]
 802a874:	681b      	ldr	r3, [r3, #0]
 802a876:	6899      	ldr	r1, [r3, #8]
 802a878:	687b      	ldr	r3, [r7, #4]
 802a87a:	685a      	ldr	r2, [r3, #4]
 802a87c:	687b      	ldr	r3, [r7, #4]
 802a87e:	691b      	ldr	r3, [r3, #16]
 802a880:	431a      	orrs	r2, r3
 802a882:	687b      	ldr	r3, [r7, #4]
 802a884:	695b      	ldr	r3, [r3, #20]
 802a886:	431a      	orrs	r2, r3
 802a888:	687b      	ldr	r3, [r7, #4]
 802a88a:	681b      	ldr	r3, [r3, #0]
 802a88c:	430a      	orrs	r2, r1
 802a88e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 802a890:	687b      	ldr	r3, [r7, #4]
 802a892:	681b      	ldr	r3, [r3, #0]
 802a894:	687a      	ldr	r2, [r7, #4]
 802a896:	68d2      	ldr	r2, [r2, #12]
 802a898:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 802a89a:	687b      	ldr	r3, [r7, #4]
 802a89c:	681b      	ldr	r3, [r3, #0]
 802a89e:	6919      	ldr	r1, [r3, #16]
 802a8a0:	687b      	ldr	r3, [r7, #4]
 802a8a2:	689b      	ldr	r3, [r3, #8]
 802a8a4:	041a      	lsls	r2, r3, #16
 802a8a6:	687b      	ldr	r3, [r7, #4]
 802a8a8:	681b      	ldr	r3, [r3, #0]
 802a8aa:	430a      	orrs	r2, r1
 802a8ac:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 802a8ae:	6878      	ldr	r0, [r7, #4]
 802a8b0:	f000 f99f 	bl	802abf2 <RTC_ExitInitMode>
 802a8b4:	4603      	mov	r3, r0
 802a8b6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 802a8b8:	7bfb      	ldrb	r3, [r7, #15]
 802a8ba:	2b00      	cmp	r3, #0
 802a8bc:	d113      	bne.n	802a8e6 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 802a8be:	687b      	ldr	r3, [r7, #4]
 802a8c0:	681b      	ldr	r3, [r3, #0]
 802a8c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 802a8c4:	687b      	ldr	r3, [r7, #4]
 802a8c6:	681b      	ldr	r3, [r3, #0]
 802a8c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 802a8cc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 802a8ce:	687b      	ldr	r3, [r7, #4]
 802a8d0:	681b      	ldr	r3, [r3, #0]
 802a8d2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 802a8d4:	687b      	ldr	r3, [r7, #4]
 802a8d6:	699a      	ldr	r2, [r3, #24]
 802a8d8:	687b      	ldr	r3, [r7, #4]
 802a8da:	681b      	ldr	r3, [r3, #0]
 802a8dc:	430a      	orrs	r2, r1
 802a8de:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 802a8e0:	687b      	ldr	r3, [r7, #4]
 802a8e2:	2201      	movs	r2, #1
 802a8e4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802a8e6:	687b      	ldr	r3, [r7, #4]
 802a8e8:	681b      	ldr	r3, [r3, #0]
 802a8ea:	22ff      	movs	r2, #255	; 0xff
 802a8ec:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 802a8ee:	7bfb      	ldrb	r3, [r7, #15]
}
 802a8f0:	4618      	mov	r0, r3
 802a8f2:	3710      	adds	r7, #16
 802a8f4:	46bd      	mov	sp, r7
 802a8f6:	bd80      	pop	{r7, pc}

0802a8f8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 802a8f8:	b590      	push	{r4, r7, lr}
 802a8fa:	b087      	sub	sp, #28
 802a8fc:	af00      	add	r7, sp, #0
 802a8fe:	60f8      	str	r0, [r7, #12]
 802a900:	60b9      	str	r1, [r7, #8]
 802a902:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 802a904:	2300      	movs	r3, #0
 802a906:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 802a908:	68fb      	ldr	r3, [r7, #12]
 802a90a:	7f1b      	ldrb	r3, [r3, #28]
 802a90c:	2b01      	cmp	r3, #1
 802a90e:	d101      	bne.n	802a914 <HAL_RTC_SetTime+0x1c>
 802a910:	2302      	movs	r3, #2
 802a912:	e087      	b.n	802aa24 <HAL_RTC_SetTime+0x12c>
 802a914:	68fb      	ldr	r3, [r7, #12]
 802a916:	2201      	movs	r2, #1
 802a918:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 802a91a:	68fb      	ldr	r3, [r7, #12]
 802a91c:	2202      	movs	r2, #2
 802a91e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 802a920:	687b      	ldr	r3, [r7, #4]
 802a922:	2b00      	cmp	r3, #0
 802a924:	d126      	bne.n	802a974 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 802a926:	68fb      	ldr	r3, [r7, #12]
 802a928:	681b      	ldr	r3, [r3, #0]
 802a92a:	689b      	ldr	r3, [r3, #8]
 802a92c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802a930:	2b00      	cmp	r3, #0
 802a932:	d102      	bne.n	802a93a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 802a934:	68bb      	ldr	r3, [r7, #8]
 802a936:	2200      	movs	r2, #0
 802a938:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 802a93a:	68bb      	ldr	r3, [r7, #8]
 802a93c:	781b      	ldrb	r3, [r3, #0]
 802a93e:	4618      	mov	r0, r3
 802a940:	f000 f97c 	bl	802ac3c <RTC_ByteToBcd2>
 802a944:	4603      	mov	r3, r0
 802a946:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 802a948:	68bb      	ldr	r3, [r7, #8]
 802a94a:	785b      	ldrb	r3, [r3, #1]
 802a94c:	4618      	mov	r0, r3
 802a94e:	f000 f975 	bl	802ac3c <RTC_ByteToBcd2>
 802a952:	4603      	mov	r3, r0
 802a954:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 802a956:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 802a958:	68bb      	ldr	r3, [r7, #8]
 802a95a:	789b      	ldrb	r3, [r3, #2]
 802a95c:	4618      	mov	r0, r3
 802a95e:	f000 f96d 	bl	802ac3c <RTC_ByteToBcd2>
 802a962:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 802a964:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 802a968:	68bb      	ldr	r3, [r7, #8]
 802a96a:	78db      	ldrb	r3, [r3, #3]
 802a96c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 802a96e:	4313      	orrs	r3, r2
 802a970:	617b      	str	r3, [r7, #20]
 802a972:	e018      	b.n	802a9a6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 802a974:	68fb      	ldr	r3, [r7, #12]
 802a976:	681b      	ldr	r3, [r3, #0]
 802a978:	689b      	ldr	r3, [r3, #8]
 802a97a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802a97e:	2b00      	cmp	r3, #0
 802a980:	d102      	bne.n	802a988 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 802a982:	68bb      	ldr	r3, [r7, #8]
 802a984:	2200      	movs	r2, #0
 802a986:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 802a988:	68bb      	ldr	r3, [r7, #8]
 802a98a:	781b      	ldrb	r3, [r3, #0]
 802a98c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 802a98e:	68bb      	ldr	r3, [r7, #8]
 802a990:	785b      	ldrb	r3, [r3, #1]
 802a992:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 802a994:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 802a996:	68ba      	ldr	r2, [r7, #8]
 802a998:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 802a99a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 802a99c:	68bb      	ldr	r3, [r7, #8]
 802a99e:	78db      	ldrb	r3, [r3, #3]
 802a9a0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 802a9a2:	4313      	orrs	r3, r2
 802a9a4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 802a9a6:	68fb      	ldr	r3, [r7, #12]
 802a9a8:	681b      	ldr	r3, [r3, #0]
 802a9aa:	22ca      	movs	r2, #202	; 0xca
 802a9ac:	625a      	str	r2, [r3, #36]	; 0x24
 802a9ae:	68fb      	ldr	r3, [r7, #12]
 802a9b0:	681b      	ldr	r3, [r3, #0]
 802a9b2:	2253      	movs	r2, #83	; 0x53
 802a9b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 802a9b6:	68f8      	ldr	r0, [r7, #12]
 802a9b8:	f000 f8e4 	bl	802ab84 <RTC_EnterInitMode>
 802a9bc:	4603      	mov	r3, r0
 802a9be:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 802a9c0:	7cfb      	ldrb	r3, [r7, #19]
 802a9c2:	2b00      	cmp	r3, #0
 802a9c4:	d120      	bne.n	802aa08 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 802a9c6:	68fb      	ldr	r3, [r7, #12]
 802a9c8:	681a      	ldr	r2, [r3, #0]
 802a9ca:	697b      	ldr	r3, [r7, #20]
 802a9cc:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 802a9d0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 802a9d4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 802a9d6:	68fb      	ldr	r3, [r7, #12]
 802a9d8:	681b      	ldr	r3, [r3, #0]
 802a9da:	689a      	ldr	r2, [r3, #8]
 802a9dc:	68fb      	ldr	r3, [r7, #12]
 802a9de:	681b      	ldr	r3, [r3, #0]
 802a9e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 802a9e4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 802a9e6:	68fb      	ldr	r3, [r7, #12]
 802a9e8:	681b      	ldr	r3, [r3, #0]
 802a9ea:	6899      	ldr	r1, [r3, #8]
 802a9ec:	68bb      	ldr	r3, [r7, #8]
 802a9ee:	68da      	ldr	r2, [r3, #12]
 802a9f0:	68bb      	ldr	r3, [r7, #8]
 802a9f2:	691b      	ldr	r3, [r3, #16]
 802a9f4:	431a      	orrs	r2, r3
 802a9f6:	68fb      	ldr	r3, [r7, #12]
 802a9f8:	681b      	ldr	r3, [r3, #0]
 802a9fa:	430a      	orrs	r2, r1
 802a9fc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 802a9fe:	68f8      	ldr	r0, [r7, #12]
 802aa00:	f000 f8f7 	bl	802abf2 <RTC_ExitInitMode>
 802aa04:	4603      	mov	r3, r0
 802aa06:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 802aa08:	7cfb      	ldrb	r3, [r7, #19]
 802aa0a:	2b00      	cmp	r3, #0
 802aa0c:	d102      	bne.n	802aa14 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 802aa0e:	68fb      	ldr	r3, [r7, #12]
 802aa10:	2201      	movs	r2, #1
 802aa12:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802aa14:	68fb      	ldr	r3, [r7, #12]
 802aa16:	681b      	ldr	r3, [r3, #0]
 802aa18:	22ff      	movs	r2, #255	; 0xff
 802aa1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 802aa1c:	68fb      	ldr	r3, [r7, #12]
 802aa1e:	2200      	movs	r2, #0
 802aa20:	771a      	strb	r2, [r3, #28]

  return status;
 802aa22:	7cfb      	ldrb	r3, [r7, #19]
}
 802aa24:	4618      	mov	r0, r3
 802aa26:	371c      	adds	r7, #28
 802aa28:	46bd      	mov	sp, r7
 802aa2a:	bd90      	pop	{r4, r7, pc}

0802aa2c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 802aa2c:	b590      	push	{r4, r7, lr}
 802aa2e:	b087      	sub	sp, #28
 802aa30:	af00      	add	r7, sp, #0
 802aa32:	60f8      	str	r0, [r7, #12]
 802aa34:	60b9      	str	r1, [r7, #8]
 802aa36:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 802aa38:	2300      	movs	r3, #0
 802aa3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 802aa3c:	68fb      	ldr	r3, [r7, #12]
 802aa3e:	7f1b      	ldrb	r3, [r3, #28]
 802aa40:	2b01      	cmp	r3, #1
 802aa42:	d101      	bne.n	802aa48 <HAL_RTC_SetDate+0x1c>
 802aa44:	2302      	movs	r3, #2
 802aa46:	e071      	b.n	802ab2c <HAL_RTC_SetDate+0x100>
 802aa48:	68fb      	ldr	r3, [r7, #12]
 802aa4a:	2201      	movs	r2, #1
 802aa4c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 802aa4e:	68fb      	ldr	r3, [r7, #12]
 802aa50:	2202      	movs	r2, #2
 802aa52:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 802aa54:	687b      	ldr	r3, [r7, #4]
 802aa56:	2b00      	cmp	r3, #0
 802aa58:	d10e      	bne.n	802aa78 <HAL_RTC_SetDate+0x4c>
 802aa5a:	68bb      	ldr	r3, [r7, #8]
 802aa5c:	785b      	ldrb	r3, [r3, #1]
 802aa5e:	f003 0310 	and.w	r3, r3, #16
 802aa62:	2b00      	cmp	r3, #0
 802aa64:	d008      	beq.n	802aa78 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 802aa66:	68bb      	ldr	r3, [r7, #8]
 802aa68:	785b      	ldrb	r3, [r3, #1]
 802aa6a:	f023 0310 	bic.w	r3, r3, #16
 802aa6e:	b2db      	uxtb	r3, r3
 802aa70:	330a      	adds	r3, #10
 802aa72:	b2da      	uxtb	r2, r3
 802aa74:	68bb      	ldr	r3, [r7, #8]
 802aa76:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 802aa78:	687b      	ldr	r3, [r7, #4]
 802aa7a:	2b00      	cmp	r3, #0
 802aa7c:	d11c      	bne.n	802aab8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 802aa7e:	68bb      	ldr	r3, [r7, #8]
 802aa80:	78db      	ldrb	r3, [r3, #3]
 802aa82:	4618      	mov	r0, r3
 802aa84:	f000 f8da 	bl	802ac3c <RTC_ByteToBcd2>
 802aa88:	4603      	mov	r3, r0
 802aa8a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 802aa8c:	68bb      	ldr	r3, [r7, #8]
 802aa8e:	785b      	ldrb	r3, [r3, #1]
 802aa90:	4618      	mov	r0, r3
 802aa92:	f000 f8d3 	bl	802ac3c <RTC_ByteToBcd2>
 802aa96:	4603      	mov	r3, r0
 802aa98:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 802aa9a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 802aa9c:	68bb      	ldr	r3, [r7, #8]
 802aa9e:	789b      	ldrb	r3, [r3, #2]
 802aaa0:	4618      	mov	r0, r3
 802aaa2:	f000 f8cb 	bl	802ac3c <RTC_ByteToBcd2>
 802aaa6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 802aaa8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 802aaac:	68bb      	ldr	r3, [r7, #8]
 802aaae:	781b      	ldrb	r3, [r3, #0]
 802aab0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 802aab2:	4313      	orrs	r3, r2
 802aab4:	617b      	str	r3, [r7, #20]
 802aab6:	e00e      	b.n	802aad6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 802aab8:	68bb      	ldr	r3, [r7, #8]
 802aaba:	78db      	ldrb	r3, [r3, #3]
 802aabc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 802aabe:	68bb      	ldr	r3, [r7, #8]
 802aac0:	785b      	ldrb	r3, [r3, #1]
 802aac2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 802aac4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 802aac6:	68ba      	ldr	r2, [r7, #8]
 802aac8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 802aaca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 802aacc:	68bb      	ldr	r3, [r7, #8]
 802aace:	781b      	ldrb	r3, [r3, #0]
 802aad0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 802aad2:	4313      	orrs	r3, r2
 802aad4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 802aad6:	68fb      	ldr	r3, [r7, #12]
 802aad8:	681b      	ldr	r3, [r3, #0]
 802aada:	22ca      	movs	r2, #202	; 0xca
 802aadc:	625a      	str	r2, [r3, #36]	; 0x24
 802aade:	68fb      	ldr	r3, [r7, #12]
 802aae0:	681b      	ldr	r3, [r3, #0]
 802aae2:	2253      	movs	r2, #83	; 0x53
 802aae4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 802aae6:	68f8      	ldr	r0, [r7, #12]
 802aae8:	f000 f84c 	bl	802ab84 <RTC_EnterInitMode>
 802aaec:	4603      	mov	r3, r0
 802aaee:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 802aaf0:	7cfb      	ldrb	r3, [r7, #19]
 802aaf2:	2b00      	cmp	r3, #0
 802aaf4:	d10c      	bne.n	802ab10 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 802aaf6:	68fb      	ldr	r3, [r7, #12]
 802aaf8:	681a      	ldr	r2, [r3, #0]
 802aafa:	697b      	ldr	r3, [r7, #20]
 802aafc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 802ab00:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 802ab04:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 802ab06:	68f8      	ldr	r0, [r7, #12]
 802ab08:	f000 f873 	bl	802abf2 <RTC_ExitInitMode>
 802ab0c:	4603      	mov	r3, r0
 802ab0e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 802ab10:	7cfb      	ldrb	r3, [r7, #19]
 802ab12:	2b00      	cmp	r3, #0
 802ab14:	d102      	bne.n	802ab1c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 802ab16:	68fb      	ldr	r3, [r7, #12]
 802ab18:	2201      	movs	r2, #1
 802ab1a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802ab1c:	68fb      	ldr	r3, [r7, #12]
 802ab1e:	681b      	ldr	r3, [r3, #0]
 802ab20:	22ff      	movs	r2, #255	; 0xff
 802ab22:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 802ab24:	68fb      	ldr	r3, [r7, #12]
 802ab26:	2200      	movs	r2, #0
 802ab28:	771a      	strb	r2, [r3, #28]

  return status;
 802ab2a:	7cfb      	ldrb	r3, [r7, #19]
}
 802ab2c:	4618      	mov	r0, r3
 802ab2e:	371c      	adds	r7, #28
 802ab30:	46bd      	mov	sp, r7
 802ab32:	bd90      	pop	{r4, r7, pc}

0802ab34 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 802ab34:	b580      	push	{r7, lr}
 802ab36:	b084      	sub	sp, #16
 802ab38:	af00      	add	r7, sp, #0
 802ab3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 802ab3c:	2300      	movs	r3, #0
 802ab3e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 802ab40:	687b      	ldr	r3, [r7, #4]
 802ab42:	681b      	ldr	r3, [r3, #0]
 802ab44:	68da      	ldr	r2, [r3, #12]
 802ab46:	687b      	ldr	r3, [r7, #4]
 802ab48:	681b      	ldr	r3, [r3, #0]
 802ab4a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 802ab4e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 802ab50:	f7fc fcec 	bl	802752c <HAL_GetTick>
 802ab54:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 802ab56:	e009      	b.n	802ab6c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 802ab58:	f7fc fce8 	bl	802752c <HAL_GetTick>
 802ab5c:	4602      	mov	r2, r0
 802ab5e:	68fb      	ldr	r3, [r7, #12]
 802ab60:	1ad3      	subs	r3, r2, r3
 802ab62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802ab66:	d901      	bls.n	802ab6c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 802ab68:	2303      	movs	r3, #3
 802ab6a:	e007      	b.n	802ab7c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 802ab6c:	687b      	ldr	r3, [r7, #4]
 802ab6e:	681b      	ldr	r3, [r3, #0]
 802ab70:	68db      	ldr	r3, [r3, #12]
 802ab72:	f003 0320 	and.w	r3, r3, #32
 802ab76:	2b00      	cmp	r3, #0
 802ab78:	d0ee      	beq.n	802ab58 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 802ab7a:	2300      	movs	r3, #0
}
 802ab7c:	4618      	mov	r0, r3
 802ab7e:	3710      	adds	r7, #16
 802ab80:	46bd      	mov	sp, r7
 802ab82:	bd80      	pop	{r7, pc}

0802ab84 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 802ab84:	b580      	push	{r7, lr}
 802ab86:	b084      	sub	sp, #16
 802ab88:	af00      	add	r7, sp, #0
 802ab8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 802ab8c:	2300      	movs	r3, #0
 802ab8e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 802ab90:	2300      	movs	r3, #0
 802ab92:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 802ab94:	687b      	ldr	r3, [r7, #4]
 802ab96:	681b      	ldr	r3, [r3, #0]
 802ab98:	68db      	ldr	r3, [r3, #12]
 802ab9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802ab9e:	2b00      	cmp	r3, #0
 802aba0:	d122      	bne.n	802abe8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 802aba2:	687b      	ldr	r3, [r7, #4]
 802aba4:	681b      	ldr	r3, [r3, #0]
 802aba6:	68da      	ldr	r2, [r3, #12]
 802aba8:	687b      	ldr	r3, [r7, #4]
 802abaa:	681b      	ldr	r3, [r3, #0]
 802abac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802abb0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 802abb2:	f7fc fcbb 	bl	802752c <HAL_GetTick>
 802abb6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 802abb8:	e00c      	b.n	802abd4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 802abba:	f7fc fcb7 	bl	802752c <HAL_GetTick>
 802abbe:	4602      	mov	r2, r0
 802abc0:	68bb      	ldr	r3, [r7, #8]
 802abc2:	1ad3      	subs	r3, r2, r3
 802abc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802abc8:	d904      	bls.n	802abd4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 802abca:	687b      	ldr	r3, [r7, #4]
 802abcc:	2204      	movs	r2, #4
 802abce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 802abd0:	2301      	movs	r3, #1
 802abd2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 802abd4:	687b      	ldr	r3, [r7, #4]
 802abd6:	681b      	ldr	r3, [r3, #0]
 802abd8:	68db      	ldr	r3, [r3, #12]
 802abda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802abde:	2b00      	cmp	r3, #0
 802abe0:	d102      	bne.n	802abe8 <RTC_EnterInitMode+0x64>
 802abe2:	7bfb      	ldrb	r3, [r7, #15]
 802abe4:	2b01      	cmp	r3, #1
 802abe6:	d1e8      	bne.n	802abba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 802abe8:	7bfb      	ldrb	r3, [r7, #15]
}
 802abea:	4618      	mov	r0, r3
 802abec:	3710      	adds	r7, #16
 802abee:	46bd      	mov	sp, r7
 802abf0:	bd80      	pop	{r7, pc}

0802abf2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 802abf2:	b580      	push	{r7, lr}
 802abf4:	b084      	sub	sp, #16
 802abf6:	af00      	add	r7, sp, #0
 802abf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802abfa:	2300      	movs	r3, #0
 802abfc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 802abfe:	687b      	ldr	r3, [r7, #4]
 802ac00:	681b      	ldr	r3, [r3, #0]
 802ac02:	68da      	ldr	r2, [r3, #12]
 802ac04:	687b      	ldr	r3, [r7, #4]
 802ac06:	681b      	ldr	r3, [r3, #0]
 802ac08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802ac0c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 802ac0e:	687b      	ldr	r3, [r7, #4]
 802ac10:	681b      	ldr	r3, [r3, #0]
 802ac12:	689b      	ldr	r3, [r3, #8]
 802ac14:	f003 0320 	and.w	r3, r3, #32
 802ac18:	2b00      	cmp	r3, #0
 802ac1a:	d10a      	bne.n	802ac32 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 802ac1c:	6878      	ldr	r0, [r7, #4]
 802ac1e:	f7ff ff89 	bl	802ab34 <HAL_RTC_WaitForSynchro>
 802ac22:	4603      	mov	r3, r0
 802ac24:	2b00      	cmp	r3, #0
 802ac26:	d004      	beq.n	802ac32 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 802ac28:	687b      	ldr	r3, [r7, #4]
 802ac2a:	2204      	movs	r2, #4
 802ac2c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 802ac2e:	2301      	movs	r3, #1
 802ac30:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 802ac32:	7bfb      	ldrb	r3, [r7, #15]
}
 802ac34:	4618      	mov	r0, r3
 802ac36:	3710      	adds	r7, #16
 802ac38:	46bd      	mov	sp, r7
 802ac3a:	bd80      	pop	{r7, pc}

0802ac3c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 802ac3c:	b480      	push	{r7}
 802ac3e:	b085      	sub	sp, #20
 802ac40:	af00      	add	r7, sp, #0
 802ac42:	4603      	mov	r3, r0
 802ac44:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 802ac46:	2300      	movs	r3, #0
 802ac48:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 802ac4a:	e005      	b.n	802ac58 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 802ac4c:	7bfb      	ldrb	r3, [r7, #15]
 802ac4e:	3301      	adds	r3, #1
 802ac50:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 802ac52:	79fb      	ldrb	r3, [r7, #7]
 802ac54:	3b0a      	subs	r3, #10
 802ac56:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 802ac58:	79fb      	ldrb	r3, [r7, #7]
 802ac5a:	2b09      	cmp	r3, #9
 802ac5c:	d8f6      	bhi.n	802ac4c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 802ac5e:	7bfb      	ldrb	r3, [r7, #15]
 802ac60:	011b      	lsls	r3, r3, #4
 802ac62:	b2da      	uxtb	r2, r3
 802ac64:	79fb      	ldrb	r3, [r7, #7]
 802ac66:	4313      	orrs	r3, r2
 802ac68:	b2db      	uxtb	r3, r3
}
 802ac6a:	4618      	mov	r0, r3
 802ac6c:	3714      	adds	r7, #20
 802ac6e:	46bd      	mov	sp, r7
 802ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ac74:	4770      	bx	lr

0802ac76 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 802ac76:	b580      	push	{r7, lr}
 802ac78:	b082      	sub	sp, #8
 802ac7a:	af00      	add	r7, sp, #0
 802ac7c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 802ac7e:	687b      	ldr	r3, [r7, #4]
 802ac80:	2b00      	cmp	r3, #0
 802ac82:	d101      	bne.n	802ac88 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 802ac84:	2301      	movs	r3, #1
 802ac86:	e07b      	b.n	802ad80 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 802ac88:	687b      	ldr	r3, [r7, #4]
 802ac8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ac8c:	2b00      	cmp	r3, #0
 802ac8e:	d108      	bne.n	802aca2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 802ac90:	687b      	ldr	r3, [r7, #4]
 802ac92:	685b      	ldr	r3, [r3, #4]
 802ac94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 802ac98:	d009      	beq.n	802acae <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 802ac9a:	687b      	ldr	r3, [r7, #4]
 802ac9c:	2200      	movs	r2, #0
 802ac9e:	61da      	str	r2, [r3, #28]
 802aca0:	e005      	b.n	802acae <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 802aca2:	687b      	ldr	r3, [r7, #4]
 802aca4:	2200      	movs	r2, #0
 802aca6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 802aca8:	687b      	ldr	r3, [r7, #4]
 802acaa:	2200      	movs	r2, #0
 802acac:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 802acae:	687b      	ldr	r3, [r7, #4]
 802acb0:	2200      	movs	r2, #0
 802acb2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 802acb4:	687b      	ldr	r3, [r7, #4]
 802acb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802acba:	b2db      	uxtb	r3, r3
 802acbc:	2b00      	cmp	r3, #0
 802acbe:	d106      	bne.n	802acce <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 802acc0:	687b      	ldr	r3, [r7, #4]
 802acc2:	2200      	movs	r2, #0
 802acc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 802acc8:	6878      	ldr	r0, [r7, #4]
 802acca:	f7fb f9c5 	bl	8026058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 802acce:	687b      	ldr	r3, [r7, #4]
 802acd0:	2202      	movs	r2, #2
 802acd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 802acd6:	687b      	ldr	r3, [r7, #4]
 802acd8:	681b      	ldr	r3, [r3, #0]
 802acda:	681a      	ldr	r2, [r3, #0]
 802acdc:	687b      	ldr	r3, [r7, #4]
 802acde:	681b      	ldr	r3, [r3, #0]
 802ace0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802ace4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 802ace6:	687b      	ldr	r3, [r7, #4]
 802ace8:	685b      	ldr	r3, [r3, #4]
 802acea:	f403 7282 	and.w	r2, r3, #260	; 0x104
 802acee:	687b      	ldr	r3, [r7, #4]
 802acf0:	689b      	ldr	r3, [r3, #8]
 802acf2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 802acf6:	431a      	orrs	r2, r3
 802acf8:	687b      	ldr	r3, [r7, #4]
 802acfa:	68db      	ldr	r3, [r3, #12]
 802acfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 802ad00:	431a      	orrs	r2, r3
 802ad02:	687b      	ldr	r3, [r7, #4]
 802ad04:	691b      	ldr	r3, [r3, #16]
 802ad06:	f003 0302 	and.w	r3, r3, #2
 802ad0a:	431a      	orrs	r2, r3
 802ad0c:	687b      	ldr	r3, [r7, #4]
 802ad0e:	695b      	ldr	r3, [r3, #20]
 802ad10:	f003 0301 	and.w	r3, r3, #1
 802ad14:	431a      	orrs	r2, r3
 802ad16:	687b      	ldr	r3, [r7, #4]
 802ad18:	699b      	ldr	r3, [r3, #24]
 802ad1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802ad1e:	431a      	orrs	r2, r3
 802ad20:	687b      	ldr	r3, [r7, #4]
 802ad22:	69db      	ldr	r3, [r3, #28]
 802ad24:	f003 0338 	and.w	r3, r3, #56	; 0x38
 802ad28:	431a      	orrs	r2, r3
 802ad2a:	687b      	ldr	r3, [r7, #4]
 802ad2c:	6a1b      	ldr	r3, [r3, #32]
 802ad2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802ad32:	ea42 0103 	orr.w	r1, r2, r3
 802ad36:	687b      	ldr	r3, [r7, #4]
 802ad38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802ad3a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 802ad3e:	687b      	ldr	r3, [r7, #4]
 802ad40:	681b      	ldr	r3, [r3, #0]
 802ad42:	430a      	orrs	r2, r1
 802ad44:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 802ad46:	687b      	ldr	r3, [r7, #4]
 802ad48:	699b      	ldr	r3, [r3, #24]
 802ad4a:	0c1b      	lsrs	r3, r3, #16
 802ad4c:	f003 0104 	and.w	r1, r3, #4
 802ad50:	687b      	ldr	r3, [r7, #4]
 802ad52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ad54:	f003 0210 	and.w	r2, r3, #16
 802ad58:	687b      	ldr	r3, [r7, #4]
 802ad5a:	681b      	ldr	r3, [r3, #0]
 802ad5c:	430a      	orrs	r2, r1
 802ad5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 802ad60:	687b      	ldr	r3, [r7, #4]
 802ad62:	681b      	ldr	r3, [r3, #0]
 802ad64:	69da      	ldr	r2, [r3, #28]
 802ad66:	687b      	ldr	r3, [r7, #4]
 802ad68:	681b      	ldr	r3, [r3, #0]
 802ad6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 802ad6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 802ad70:	687b      	ldr	r3, [r7, #4]
 802ad72:	2200      	movs	r2, #0
 802ad74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 802ad76:	687b      	ldr	r3, [r7, #4]
 802ad78:	2201      	movs	r2, #1
 802ad7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 802ad7e:	2300      	movs	r3, #0
}
 802ad80:	4618      	mov	r0, r3
 802ad82:	3708      	adds	r7, #8
 802ad84:	46bd      	mov	sp, r7
 802ad86:	bd80      	pop	{r7, pc}

0802ad88 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 802ad88:	b580      	push	{r7, lr}
 802ad8a:	b082      	sub	sp, #8
 802ad8c:	af00      	add	r7, sp, #0
 802ad8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 802ad90:	687b      	ldr	r3, [r7, #4]
 802ad92:	2b00      	cmp	r3, #0
 802ad94:	d101      	bne.n	802ad9a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 802ad96:	2301      	movs	r3, #1
 802ad98:	e01a      	b.n	802add0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 802ad9a:	687b      	ldr	r3, [r7, #4]
 802ad9c:	2202      	movs	r2, #2
 802ad9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 802ada2:	687b      	ldr	r3, [r7, #4]
 802ada4:	681b      	ldr	r3, [r3, #0]
 802ada6:	681a      	ldr	r2, [r3, #0]
 802ada8:	687b      	ldr	r3, [r7, #4]
 802adaa:	681b      	ldr	r3, [r3, #0]
 802adac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802adb0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 802adb2:	6878      	ldr	r0, [r7, #4]
 802adb4:	f7fb f9c0 	bl	8026138 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 802adb8:	687b      	ldr	r3, [r7, #4]
 802adba:	2200      	movs	r2, #0
 802adbc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 802adbe:	687b      	ldr	r3, [r7, #4]
 802adc0:	2200      	movs	r2, #0
 802adc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 802adc6:	687b      	ldr	r3, [r7, #4]
 802adc8:	2200      	movs	r2, #0
 802adca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 802adce:	2300      	movs	r3, #0
}
 802add0:	4618      	mov	r0, r3
 802add2:	3708      	adds	r7, #8
 802add4:	46bd      	mov	sp, r7
 802add6:	bd80      	pop	{r7, pc}

0802add8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 802add8:	b580      	push	{r7, lr}
 802adda:	b08c      	sub	sp, #48	; 0x30
 802addc:	af00      	add	r7, sp, #0
 802adde:	60f8      	str	r0, [r7, #12]
 802ade0:	60b9      	str	r1, [r7, #8]
 802ade2:	607a      	str	r2, [r7, #4]
 802ade4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 802ade6:	2301      	movs	r3, #1
 802ade8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 802adea:	2300      	movs	r3, #0
 802adec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 802adf0:	68fb      	ldr	r3, [r7, #12]
 802adf2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 802adf6:	2b01      	cmp	r3, #1
 802adf8:	d101      	bne.n	802adfe <HAL_SPI_TransmitReceive+0x26>
 802adfa:	2302      	movs	r3, #2
 802adfc:	e18a      	b.n	802b114 <HAL_SPI_TransmitReceive+0x33c>
 802adfe:	68fb      	ldr	r3, [r7, #12]
 802ae00:	2201      	movs	r2, #1
 802ae02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802ae06:	f7fc fb91 	bl	802752c <HAL_GetTick>
 802ae0a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 802ae0c:	68fb      	ldr	r3, [r7, #12]
 802ae0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802ae12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 802ae16:	68fb      	ldr	r3, [r7, #12]
 802ae18:	685b      	ldr	r3, [r3, #4]
 802ae1a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 802ae1c:	887b      	ldrh	r3, [r7, #2]
 802ae1e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 802ae20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 802ae24:	2b01      	cmp	r3, #1
 802ae26:	d00f      	beq.n	802ae48 <HAL_SPI_TransmitReceive+0x70>
 802ae28:	69fb      	ldr	r3, [r7, #28]
 802ae2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 802ae2e:	d107      	bne.n	802ae40 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 802ae30:	68fb      	ldr	r3, [r7, #12]
 802ae32:	689b      	ldr	r3, [r3, #8]
 802ae34:	2b00      	cmp	r3, #0
 802ae36:	d103      	bne.n	802ae40 <HAL_SPI_TransmitReceive+0x68>
 802ae38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 802ae3c:	2b04      	cmp	r3, #4
 802ae3e:	d003      	beq.n	802ae48 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 802ae40:	2302      	movs	r3, #2
 802ae42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 802ae46:	e15b      	b.n	802b100 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 802ae48:	68bb      	ldr	r3, [r7, #8]
 802ae4a:	2b00      	cmp	r3, #0
 802ae4c:	d005      	beq.n	802ae5a <HAL_SPI_TransmitReceive+0x82>
 802ae4e:	687b      	ldr	r3, [r7, #4]
 802ae50:	2b00      	cmp	r3, #0
 802ae52:	d002      	beq.n	802ae5a <HAL_SPI_TransmitReceive+0x82>
 802ae54:	887b      	ldrh	r3, [r7, #2]
 802ae56:	2b00      	cmp	r3, #0
 802ae58:	d103      	bne.n	802ae62 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 802ae5a:	2301      	movs	r3, #1
 802ae5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 802ae60:	e14e      	b.n	802b100 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 802ae62:	68fb      	ldr	r3, [r7, #12]
 802ae64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802ae68:	b2db      	uxtb	r3, r3
 802ae6a:	2b04      	cmp	r3, #4
 802ae6c:	d003      	beq.n	802ae76 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 802ae6e:	68fb      	ldr	r3, [r7, #12]
 802ae70:	2205      	movs	r2, #5
 802ae72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802ae76:	68fb      	ldr	r3, [r7, #12]
 802ae78:	2200      	movs	r2, #0
 802ae7a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 802ae7c:	68fb      	ldr	r3, [r7, #12]
 802ae7e:	687a      	ldr	r2, [r7, #4]
 802ae80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 802ae82:	68fb      	ldr	r3, [r7, #12]
 802ae84:	887a      	ldrh	r2, [r7, #2]
 802ae86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 802ae88:	68fb      	ldr	r3, [r7, #12]
 802ae8a:	887a      	ldrh	r2, [r7, #2]
 802ae8c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 802ae8e:	68fb      	ldr	r3, [r7, #12]
 802ae90:	68ba      	ldr	r2, [r7, #8]
 802ae92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 802ae94:	68fb      	ldr	r3, [r7, #12]
 802ae96:	887a      	ldrh	r2, [r7, #2]
 802ae98:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 802ae9a:	68fb      	ldr	r3, [r7, #12]
 802ae9c:	887a      	ldrh	r2, [r7, #2]
 802ae9e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 802aea0:	68fb      	ldr	r3, [r7, #12]
 802aea2:	2200      	movs	r2, #0
 802aea4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 802aea6:	68fb      	ldr	r3, [r7, #12]
 802aea8:	2200      	movs	r2, #0
 802aeaa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 802aeac:	68fb      	ldr	r3, [r7, #12]
 802aeae:	681b      	ldr	r3, [r3, #0]
 802aeb0:	681b      	ldr	r3, [r3, #0]
 802aeb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802aeb6:	2b40      	cmp	r3, #64	; 0x40
 802aeb8:	d007      	beq.n	802aeca <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 802aeba:	68fb      	ldr	r3, [r7, #12]
 802aebc:	681b      	ldr	r3, [r3, #0]
 802aebe:	681a      	ldr	r2, [r3, #0]
 802aec0:	68fb      	ldr	r3, [r7, #12]
 802aec2:	681b      	ldr	r3, [r3, #0]
 802aec4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802aec8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 802aeca:	68fb      	ldr	r3, [r7, #12]
 802aecc:	68db      	ldr	r3, [r3, #12]
 802aece:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 802aed2:	d178      	bne.n	802afc6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 802aed4:	68fb      	ldr	r3, [r7, #12]
 802aed6:	685b      	ldr	r3, [r3, #4]
 802aed8:	2b00      	cmp	r3, #0
 802aeda:	d002      	beq.n	802aee2 <HAL_SPI_TransmitReceive+0x10a>
 802aedc:	8b7b      	ldrh	r3, [r7, #26]
 802aede:	2b01      	cmp	r3, #1
 802aee0:	d166      	bne.n	802afb0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 802aee2:	68fb      	ldr	r3, [r7, #12]
 802aee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802aee6:	881a      	ldrh	r2, [r3, #0]
 802aee8:	68fb      	ldr	r3, [r7, #12]
 802aeea:	681b      	ldr	r3, [r3, #0]
 802aeec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 802aeee:	68fb      	ldr	r3, [r7, #12]
 802aef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802aef2:	1c9a      	adds	r2, r3, #2
 802aef4:	68fb      	ldr	r3, [r7, #12]
 802aef6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 802aef8:	68fb      	ldr	r3, [r7, #12]
 802aefa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802aefc:	b29b      	uxth	r3, r3
 802aefe:	3b01      	subs	r3, #1
 802af00:	b29a      	uxth	r2, r3
 802af02:	68fb      	ldr	r3, [r7, #12]
 802af04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802af06:	e053      	b.n	802afb0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 802af08:	68fb      	ldr	r3, [r7, #12]
 802af0a:	681b      	ldr	r3, [r3, #0]
 802af0c:	689b      	ldr	r3, [r3, #8]
 802af0e:	f003 0302 	and.w	r3, r3, #2
 802af12:	2b02      	cmp	r3, #2
 802af14:	d11b      	bne.n	802af4e <HAL_SPI_TransmitReceive+0x176>
 802af16:	68fb      	ldr	r3, [r7, #12]
 802af18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802af1a:	b29b      	uxth	r3, r3
 802af1c:	2b00      	cmp	r3, #0
 802af1e:	d016      	beq.n	802af4e <HAL_SPI_TransmitReceive+0x176>
 802af20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802af22:	2b01      	cmp	r3, #1
 802af24:	d113      	bne.n	802af4e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 802af26:	68fb      	ldr	r3, [r7, #12]
 802af28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802af2a:	881a      	ldrh	r2, [r3, #0]
 802af2c:	68fb      	ldr	r3, [r7, #12]
 802af2e:	681b      	ldr	r3, [r3, #0]
 802af30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 802af32:	68fb      	ldr	r3, [r7, #12]
 802af34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802af36:	1c9a      	adds	r2, r3, #2
 802af38:	68fb      	ldr	r3, [r7, #12]
 802af3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 802af3c:	68fb      	ldr	r3, [r7, #12]
 802af3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802af40:	b29b      	uxth	r3, r3
 802af42:	3b01      	subs	r3, #1
 802af44:	b29a      	uxth	r2, r3
 802af46:	68fb      	ldr	r3, [r7, #12]
 802af48:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 802af4a:	2300      	movs	r3, #0
 802af4c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 802af4e:	68fb      	ldr	r3, [r7, #12]
 802af50:	681b      	ldr	r3, [r3, #0]
 802af52:	689b      	ldr	r3, [r3, #8]
 802af54:	f003 0301 	and.w	r3, r3, #1
 802af58:	2b01      	cmp	r3, #1
 802af5a:	d119      	bne.n	802af90 <HAL_SPI_TransmitReceive+0x1b8>
 802af5c:	68fb      	ldr	r3, [r7, #12]
 802af5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802af60:	b29b      	uxth	r3, r3
 802af62:	2b00      	cmp	r3, #0
 802af64:	d014      	beq.n	802af90 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 802af66:	68fb      	ldr	r3, [r7, #12]
 802af68:	681b      	ldr	r3, [r3, #0]
 802af6a:	68da      	ldr	r2, [r3, #12]
 802af6c:	68fb      	ldr	r3, [r7, #12]
 802af6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802af70:	b292      	uxth	r2, r2
 802af72:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802af74:	68fb      	ldr	r3, [r7, #12]
 802af76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802af78:	1c9a      	adds	r2, r3, #2
 802af7a:	68fb      	ldr	r3, [r7, #12]
 802af7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 802af7e:	68fb      	ldr	r3, [r7, #12]
 802af80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802af82:	b29b      	uxth	r3, r3
 802af84:	3b01      	subs	r3, #1
 802af86:	b29a      	uxth	r2, r3
 802af88:	68fb      	ldr	r3, [r7, #12]
 802af8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 802af8c:	2301      	movs	r3, #1
 802af8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 802af90:	f7fc facc 	bl	802752c <HAL_GetTick>
 802af94:	4602      	mov	r2, r0
 802af96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802af98:	1ad3      	subs	r3, r2, r3
 802af9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802af9c:	429a      	cmp	r2, r3
 802af9e:	d807      	bhi.n	802afb0 <HAL_SPI_TransmitReceive+0x1d8>
 802afa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802afa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 802afa6:	d003      	beq.n	802afb0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 802afa8:	2303      	movs	r3, #3
 802afaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 802afae:	e0a7      	b.n	802b100 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802afb0:	68fb      	ldr	r3, [r7, #12]
 802afb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802afb4:	b29b      	uxth	r3, r3
 802afb6:	2b00      	cmp	r3, #0
 802afb8:	d1a6      	bne.n	802af08 <HAL_SPI_TransmitReceive+0x130>
 802afba:	68fb      	ldr	r3, [r7, #12]
 802afbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802afbe:	b29b      	uxth	r3, r3
 802afc0:	2b00      	cmp	r3, #0
 802afc2:	d1a1      	bne.n	802af08 <HAL_SPI_TransmitReceive+0x130>
 802afc4:	e07c      	b.n	802b0c0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 802afc6:	68fb      	ldr	r3, [r7, #12]
 802afc8:	685b      	ldr	r3, [r3, #4]
 802afca:	2b00      	cmp	r3, #0
 802afcc:	d002      	beq.n	802afd4 <HAL_SPI_TransmitReceive+0x1fc>
 802afce:	8b7b      	ldrh	r3, [r7, #26]
 802afd0:	2b01      	cmp	r3, #1
 802afd2:	d16b      	bne.n	802b0ac <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 802afd4:	68fb      	ldr	r3, [r7, #12]
 802afd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802afd8:	68fb      	ldr	r3, [r7, #12]
 802afda:	681b      	ldr	r3, [r3, #0]
 802afdc:	330c      	adds	r3, #12
 802afde:	7812      	ldrb	r2, [r2, #0]
 802afe0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 802afe2:	68fb      	ldr	r3, [r7, #12]
 802afe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802afe6:	1c5a      	adds	r2, r3, #1
 802afe8:	68fb      	ldr	r3, [r7, #12]
 802afea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 802afec:	68fb      	ldr	r3, [r7, #12]
 802afee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802aff0:	b29b      	uxth	r3, r3
 802aff2:	3b01      	subs	r3, #1
 802aff4:	b29a      	uxth	r2, r3
 802aff6:	68fb      	ldr	r3, [r7, #12]
 802aff8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802affa:	e057      	b.n	802b0ac <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 802affc:	68fb      	ldr	r3, [r7, #12]
 802affe:	681b      	ldr	r3, [r3, #0]
 802b000:	689b      	ldr	r3, [r3, #8]
 802b002:	f003 0302 	and.w	r3, r3, #2
 802b006:	2b02      	cmp	r3, #2
 802b008:	d11c      	bne.n	802b044 <HAL_SPI_TransmitReceive+0x26c>
 802b00a:	68fb      	ldr	r3, [r7, #12]
 802b00c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802b00e:	b29b      	uxth	r3, r3
 802b010:	2b00      	cmp	r3, #0
 802b012:	d017      	beq.n	802b044 <HAL_SPI_TransmitReceive+0x26c>
 802b014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802b016:	2b01      	cmp	r3, #1
 802b018:	d114      	bne.n	802b044 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 802b01a:	68fb      	ldr	r3, [r7, #12]
 802b01c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 802b01e:	68fb      	ldr	r3, [r7, #12]
 802b020:	681b      	ldr	r3, [r3, #0]
 802b022:	330c      	adds	r3, #12
 802b024:	7812      	ldrb	r2, [r2, #0]
 802b026:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 802b028:	68fb      	ldr	r3, [r7, #12]
 802b02a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b02c:	1c5a      	adds	r2, r3, #1
 802b02e:	68fb      	ldr	r3, [r7, #12]
 802b030:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 802b032:	68fb      	ldr	r3, [r7, #12]
 802b034:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802b036:	b29b      	uxth	r3, r3
 802b038:	3b01      	subs	r3, #1
 802b03a:	b29a      	uxth	r2, r3
 802b03c:	68fb      	ldr	r3, [r7, #12]
 802b03e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 802b040:	2300      	movs	r3, #0
 802b042:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 802b044:	68fb      	ldr	r3, [r7, #12]
 802b046:	681b      	ldr	r3, [r3, #0]
 802b048:	689b      	ldr	r3, [r3, #8]
 802b04a:	f003 0301 	and.w	r3, r3, #1
 802b04e:	2b01      	cmp	r3, #1
 802b050:	d119      	bne.n	802b086 <HAL_SPI_TransmitReceive+0x2ae>
 802b052:	68fb      	ldr	r3, [r7, #12]
 802b054:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802b056:	b29b      	uxth	r3, r3
 802b058:	2b00      	cmp	r3, #0
 802b05a:	d014      	beq.n	802b086 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 802b05c:	68fb      	ldr	r3, [r7, #12]
 802b05e:	681b      	ldr	r3, [r3, #0]
 802b060:	68da      	ldr	r2, [r3, #12]
 802b062:	68fb      	ldr	r3, [r7, #12]
 802b064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b066:	b2d2      	uxtb	r2, r2
 802b068:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 802b06a:	68fb      	ldr	r3, [r7, #12]
 802b06c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b06e:	1c5a      	adds	r2, r3, #1
 802b070:	68fb      	ldr	r3, [r7, #12]
 802b072:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 802b074:	68fb      	ldr	r3, [r7, #12]
 802b076:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802b078:	b29b      	uxth	r3, r3
 802b07a:	3b01      	subs	r3, #1
 802b07c:	b29a      	uxth	r2, r3
 802b07e:	68fb      	ldr	r3, [r7, #12]
 802b080:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 802b082:	2301      	movs	r3, #1
 802b084:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 802b086:	f7fc fa51 	bl	802752c <HAL_GetTick>
 802b08a:	4602      	mov	r2, r0
 802b08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802b08e:	1ad3      	subs	r3, r2, r3
 802b090:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802b092:	429a      	cmp	r2, r3
 802b094:	d803      	bhi.n	802b09e <HAL_SPI_TransmitReceive+0x2c6>
 802b096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802b098:	f1b3 3fff 	cmp.w	r3, #4294967295
 802b09c:	d102      	bne.n	802b0a4 <HAL_SPI_TransmitReceive+0x2cc>
 802b09e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802b0a0:	2b00      	cmp	r3, #0
 802b0a2:	d103      	bne.n	802b0ac <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 802b0a4:	2303      	movs	r3, #3
 802b0a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 802b0aa:	e029      	b.n	802b100 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 802b0ac:	68fb      	ldr	r3, [r7, #12]
 802b0ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 802b0b0:	b29b      	uxth	r3, r3
 802b0b2:	2b00      	cmp	r3, #0
 802b0b4:	d1a2      	bne.n	802affc <HAL_SPI_TransmitReceive+0x224>
 802b0b6:	68fb      	ldr	r3, [r7, #12]
 802b0b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 802b0ba:	b29b      	uxth	r3, r3
 802b0bc:	2b00      	cmp	r3, #0
 802b0be:	d19d      	bne.n	802affc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 802b0c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802b0c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 802b0c4:	68f8      	ldr	r0, [r7, #12]
 802b0c6:	f000 f9c3 	bl	802b450 <SPI_EndRxTxTransaction>
 802b0ca:	4603      	mov	r3, r0
 802b0cc:	2b00      	cmp	r3, #0
 802b0ce:	d006      	beq.n	802b0de <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 802b0d0:	2301      	movs	r3, #1
 802b0d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 802b0d6:	68fb      	ldr	r3, [r7, #12]
 802b0d8:	2220      	movs	r2, #32
 802b0da:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 802b0dc:	e010      	b.n	802b100 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 802b0de:	68fb      	ldr	r3, [r7, #12]
 802b0e0:	689b      	ldr	r3, [r3, #8]
 802b0e2:	2b00      	cmp	r3, #0
 802b0e4:	d10b      	bne.n	802b0fe <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802b0e6:	2300      	movs	r3, #0
 802b0e8:	617b      	str	r3, [r7, #20]
 802b0ea:	68fb      	ldr	r3, [r7, #12]
 802b0ec:	681b      	ldr	r3, [r3, #0]
 802b0ee:	68db      	ldr	r3, [r3, #12]
 802b0f0:	617b      	str	r3, [r7, #20]
 802b0f2:	68fb      	ldr	r3, [r7, #12]
 802b0f4:	681b      	ldr	r3, [r3, #0]
 802b0f6:	689b      	ldr	r3, [r3, #8]
 802b0f8:	617b      	str	r3, [r7, #20]
 802b0fa:	697b      	ldr	r3, [r7, #20]
 802b0fc:	e000      	b.n	802b100 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 802b0fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 802b100:	68fb      	ldr	r3, [r7, #12]
 802b102:	2201      	movs	r2, #1
 802b104:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 802b108:	68fb      	ldr	r3, [r7, #12]
 802b10a:	2200      	movs	r2, #0
 802b10c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 802b110:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 802b114:	4618      	mov	r0, r3
 802b116:	3730      	adds	r7, #48	; 0x30
 802b118:	46bd      	mov	sp, r7
 802b11a:	bd80      	pop	{r7, pc}

0802b11c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 802b11c:	b580      	push	{r7, lr}
 802b11e:	b088      	sub	sp, #32
 802b120:	af00      	add	r7, sp, #0
 802b122:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 802b124:	687b      	ldr	r3, [r7, #4]
 802b126:	681b      	ldr	r3, [r3, #0]
 802b128:	685b      	ldr	r3, [r3, #4]
 802b12a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 802b12c:	687b      	ldr	r3, [r7, #4]
 802b12e:	681b      	ldr	r3, [r3, #0]
 802b130:	689b      	ldr	r3, [r3, #8]
 802b132:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 802b134:	69bb      	ldr	r3, [r7, #24]
 802b136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802b13a:	2b00      	cmp	r3, #0
 802b13c:	d10e      	bne.n	802b15c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 802b13e:	69bb      	ldr	r3, [r7, #24]
 802b140:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 802b144:	2b00      	cmp	r3, #0
 802b146:	d009      	beq.n	802b15c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 802b148:	69fb      	ldr	r3, [r7, #28]
 802b14a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802b14e:	2b00      	cmp	r3, #0
 802b150:	d004      	beq.n	802b15c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 802b152:	687b      	ldr	r3, [r7, #4]
 802b154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b156:	6878      	ldr	r0, [r7, #4]
 802b158:	4798      	blx	r3
    return;
 802b15a:	e0ce      	b.n	802b2fa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 802b15c:	69bb      	ldr	r3, [r7, #24]
 802b15e:	f003 0302 	and.w	r3, r3, #2
 802b162:	2b00      	cmp	r3, #0
 802b164:	d009      	beq.n	802b17a <HAL_SPI_IRQHandler+0x5e>
 802b166:	69fb      	ldr	r3, [r7, #28]
 802b168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802b16c:	2b00      	cmp	r3, #0
 802b16e:	d004      	beq.n	802b17a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 802b170:	687b      	ldr	r3, [r7, #4]
 802b172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b174:	6878      	ldr	r0, [r7, #4]
 802b176:	4798      	blx	r3
    return;
 802b178:	e0bf      	b.n	802b2fa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 802b17a:	69bb      	ldr	r3, [r7, #24]
 802b17c:	f003 0320 	and.w	r3, r3, #32
 802b180:	2b00      	cmp	r3, #0
 802b182:	d10a      	bne.n	802b19a <HAL_SPI_IRQHandler+0x7e>
 802b184:	69bb      	ldr	r3, [r7, #24]
 802b186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802b18a:	2b00      	cmp	r3, #0
 802b18c:	d105      	bne.n	802b19a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 802b18e:	69bb      	ldr	r3, [r7, #24]
 802b190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802b194:	2b00      	cmp	r3, #0
 802b196:	f000 80b0 	beq.w	802b2fa <HAL_SPI_IRQHandler+0x1de>
 802b19a:	69fb      	ldr	r3, [r7, #28]
 802b19c:	f003 0320 	and.w	r3, r3, #32
 802b1a0:	2b00      	cmp	r3, #0
 802b1a2:	f000 80aa 	beq.w	802b2fa <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 802b1a6:	69bb      	ldr	r3, [r7, #24]
 802b1a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802b1ac:	2b00      	cmp	r3, #0
 802b1ae:	d023      	beq.n	802b1f8 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 802b1b0:	687b      	ldr	r3, [r7, #4]
 802b1b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802b1b6:	b2db      	uxtb	r3, r3
 802b1b8:	2b03      	cmp	r3, #3
 802b1ba:	d011      	beq.n	802b1e0 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 802b1bc:	687b      	ldr	r3, [r7, #4]
 802b1be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b1c0:	f043 0204 	orr.w	r2, r3, #4
 802b1c4:	687b      	ldr	r3, [r7, #4]
 802b1c6:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802b1c8:	2300      	movs	r3, #0
 802b1ca:	617b      	str	r3, [r7, #20]
 802b1cc:	687b      	ldr	r3, [r7, #4]
 802b1ce:	681b      	ldr	r3, [r3, #0]
 802b1d0:	68db      	ldr	r3, [r3, #12]
 802b1d2:	617b      	str	r3, [r7, #20]
 802b1d4:	687b      	ldr	r3, [r7, #4]
 802b1d6:	681b      	ldr	r3, [r3, #0]
 802b1d8:	689b      	ldr	r3, [r3, #8]
 802b1da:	617b      	str	r3, [r7, #20]
 802b1dc:	697b      	ldr	r3, [r7, #20]
 802b1de:	e00b      	b.n	802b1f8 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802b1e0:	2300      	movs	r3, #0
 802b1e2:	613b      	str	r3, [r7, #16]
 802b1e4:	687b      	ldr	r3, [r7, #4]
 802b1e6:	681b      	ldr	r3, [r3, #0]
 802b1e8:	68db      	ldr	r3, [r3, #12]
 802b1ea:	613b      	str	r3, [r7, #16]
 802b1ec:	687b      	ldr	r3, [r7, #4]
 802b1ee:	681b      	ldr	r3, [r3, #0]
 802b1f0:	689b      	ldr	r3, [r3, #8]
 802b1f2:	613b      	str	r3, [r7, #16]
 802b1f4:	693b      	ldr	r3, [r7, #16]
        return;
 802b1f6:	e080      	b.n	802b2fa <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 802b1f8:	69bb      	ldr	r3, [r7, #24]
 802b1fa:	f003 0320 	and.w	r3, r3, #32
 802b1fe:	2b00      	cmp	r3, #0
 802b200:	d014      	beq.n	802b22c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 802b202:	687b      	ldr	r3, [r7, #4]
 802b204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b206:	f043 0201 	orr.w	r2, r3, #1
 802b20a:	687b      	ldr	r3, [r7, #4]
 802b20c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 802b20e:	2300      	movs	r3, #0
 802b210:	60fb      	str	r3, [r7, #12]
 802b212:	687b      	ldr	r3, [r7, #4]
 802b214:	681b      	ldr	r3, [r3, #0]
 802b216:	689b      	ldr	r3, [r3, #8]
 802b218:	60fb      	str	r3, [r7, #12]
 802b21a:	687b      	ldr	r3, [r7, #4]
 802b21c:	681b      	ldr	r3, [r3, #0]
 802b21e:	681a      	ldr	r2, [r3, #0]
 802b220:	687b      	ldr	r3, [r7, #4]
 802b222:	681b      	ldr	r3, [r3, #0]
 802b224:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802b228:	601a      	str	r2, [r3, #0]
 802b22a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 802b22c:	69bb      	ldr	r3, [r7, #24]
 802b22e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802b232:	2b00      	cmp	r3, #0
 802b234:	d00c      	beq.n	802b250 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 802b236:	687b      	ldr	r3, [r7, #4]
 802b238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b23a:	f043 0208 	orr.w	r2, r3, #8
 802b23e:	687b      	ldr	r3, [r7, #4]
 802b240:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 802b242:	2300      	movs	r3, #0
 802b244:	60bb      	str	r3, [r7, #8]
 802b246:	687b      	ldr	r3, [r7, #4]
 802b248:	681b      	ldr	r3, [r3, #0]
 802b24a:	689b      	ldr	r3, [r3, #8]
 802b24c:	60bb      	str	r3, [r7, #8]
 802b24e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802b250:	687b      	ldr	r3, [r7, #4]
 802b252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b254:	2b00      	cmp	r3, #0
 802b256:	d04f      	beq.n	802b2f8 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 802b258:	687b      	ldr	r3, [r7, #4]
 802b25a:	681b      	ldr	r3, [r3, #0]
 802b25c:	685a      	ldr	r2, [r3, #4]
 802b25e:	687b      	ldr	r3, [r7, #4]
 802b260:	681b      	ldr	r3, [r3, #0]
 802b262:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 802b266:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 802b268:	687b      	ldr	r3, [r7, #4]
 802b26a:	2201      	movs	r2, #1
 802b26c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 802b270:	69fb      	ldr	r3, [r7, #28]
 802b272:	f003 0302 	and.w	r3, r3, #2
 802b276:	2b00      	cmp	r3, #0
 802b278:	d104      	bne.n	802b284 <HAL_SPI_IRQHandler+0x168>
 802b27a:	69fb      	ldr	r3, [r7, #28]
 802b27c:	f003 0301 	and.w	r3, r3, #1
 802b280:	2b00      	cmp	r3, #0
 802b282:	d034      	beq.n	802b2ee <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 802b284:	687b      	ldr	r3, [r7, #4]
 802b286:	681b      	ldr	r3, [r3, #0]
 802b288:	685a      	ldr	r2, [r3, #4]
 802b28a:	687b      	ldr	r3, [r7, #4]
 802b28c:	681b      	ldr	r3, [r3, #0]
 802b28e:	f022 0203 	bic.w	r2, r2, #3
 802b292:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 802b294:	687b      	ldr	r3, [r7, #4]
 802b296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b298:	2b00      	cmp	r3, #0
 802b29a:	d011      	beq.n	802b2c0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 802b29c:	687b      	ldr	r3, [r7, #4]
 802b29e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b2a0:	4a17      	ldr	r2, [pc, #92]	; (802b300 <HAL_SPI_IRQHandler+0x1e4>)
 802b2a2:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 802b2a4:	687b      	ldr	r3, [r7, #4]
 802b2a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802b2a8:	4618      	mov	r0, r3
 802b2aa:	f7fc fb52 	bl	8027952 <HAL_DMA_Abort_IT>
 802b2ae:	4603      	mov	r3, r0
 802b2b0:	2b00      	cmp	r3, #0
 802b2b2:	d005      	beq.n	802b2c0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 802b2b4:	687b      	ldr	r3, [r7, #4]
 802b2b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b2b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 802b2bc:	687b      	ldr	r3, [r7, #4]
 802b2be:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 802b2c0:	687b      	ldr	r3, [r7, #4]
 802b2c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b2c4:	2b00      	cmp	r3, #0
 802b2c6:	d016      	beq.n	802b2f6 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 802b2c8:	687b      	ldr	r3, [r7, #4]
 802b2ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b2cc:	4a0c      	ldr	r2, [pc, #48]	; (802b300 <HAL_SPI_IRQHandler+0x1e4>)
 802b2ce:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 802b2d0:	687b      	ldr	r3, [r7, #4]
 802b2d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802b2d4:	4618      	mov	r0, r3
 802b2d6:	f7fc fb3c 	bl	8027952 <HAL_DMA_Abort_IT>
 802b2da:	4603      	mov	r3, r0
 802b2dc:	2b00      	cmp	r3, #0
 802b2de:	d00a      	beq.n	802b2f6 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 802b2e0:	687b      	ldr	r3, [r7, #4]
 802b2e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b2e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 802b2e8:	687b      	ldr	r3, [r7, #4]
 802b2ea:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 802b2ec:	e003      	b.n	802b2f6 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 802b2ee:	6878      	ldr	r0, [r7, #4]
 802b2f0:	f000 f808 	bl	802b304 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 802b2f4:	e000      	b.n	802b2f8 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 802b2f6:	bf00      	nop
    return;
 802b2f8:	bf00      	nop
  }
}
 802b2fa:	3720      	adds	r7, #32
 802b2fc:	46bd      	mov	sp, r7
 802b2fe:	bd80      	pop	{r7, pc}
 802b300:	0802b319 	.word	0x0802b319

0802b304 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 802b304:	b480      	push	{r7}
 802b306:	b083      	sub	sp, #12
 802b308:	af00      	add	r7, sp, #0
 802b30a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 802b30c:	bf00      	nop
 802b30e:	370c      	adds	r7, #12
 802b310:	46bd      	mov	sp, r7
 802b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b316:	4770      	bx	lr

0802b318 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802b318:	b580      	push	{r7, lr}
 802b31a:	b084      	sub	sp, #16
 802b31c:	af00      	add	r7, sp, #0
 802b31e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 802b320:	687b      	ldr	r3, [r7, #4]
 802b322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b324:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 802b326:	68fb      	ldr	r3, [r7, #12]
 802b328:	2200      	movs	r2, #0
 802b32a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 802b32c:	68fb      	ldr	r3, [r7, #12]
 802b32e:	2200      	movs	r2, #0
 802b330:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 802b332:	68f8      	ldr	r0, [r7, #12]
 802b334:	f7ff ffe6 	bl	802b304 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 802b338:	bf00      	nop
 802b33a:	3710      	adds	r7, #16
 802b33c:	46bd      	mov	sp, r7
 802b33e:	bd80      	pop	{r7, pc}

0802b340 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 802b340:	b580      	push	{r7, lr}
 802b342:	b088      	sub	sp, #32
 802b344:	af00      	add	r7, sp, #0
 802b346:	60f8      	str	r0, [r7, #12]
 802b348:	60b9      	str	r1, [r7, #8]
 802b34a:	603b      	str	r3, [r7, #0]
 802b34c:	4613      	mov	r3, r2
 802b34e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 802b350:	f7fc f8ec 	bl	802752c <HAL_GetTick>
 802b354:	4602      	mov	r2, r0
 802b356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802b358:	1a9b      	subs	r3, r3, r2
 802b35a:	683a      	ldr	r2, [r7, #0]
 802b35c:	4413      	add	r3, r2
 802b35e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 802b360:	f7fc f8e4 	bl	802752c <HAL_GetTick>
 802b364:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 802b366:	4b39      	ldr	r3, [pc, #228]	; (802b44c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 802b368:	681b      	ldr	r3, [r3, #0]
 802b36a:	015b      	lsls	r3, r3, #5
 802b36c:	0d1b      	lsrs	r3, r3, #20
 802b36e:	69fa      	ldr	r2, [r7, #28]
 802b370:	fb02 f303 	mul.w	r3, r2, r3
 802b374:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 802b376:	e054      	b.n	802b422 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 802b378:	683b      	ldr	r3, [r7, #0]
 802b37a:	f1b3 3fff 	cmp.w	r3, #4294967295
 802b37e:	d050      	beq.n	802b422 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 802b380:	f7fc f8d4 	bl	802752c <HAL_GetTick>
 802b384:	4602      	mov	r2, r0
 802b386:	69bb      	ldr	r3, [r7, #24]
 802b388:	1ad3      	subs	r3, r2, r3
 802b38a:	69fa      	ldr	r2, [r7, #28]
 802b38c:	429a      	cmp	r2, r3
 802b38e:	d902      	bls.n	802b396 <SPI_WaitFlagStateUntilTimeout+0x56>
 802b390:	69fb      	ldr	r3, [r7, #28]
 802b392:	2b00      	cmp	r3, #0
 802b394:	d13d      	bne.n	802b412 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 802b396:	68fb      	ldr	r3, [r7, #12]
 802b398:	681b      	ldr	r3, [r3, #0]
 802b39a:	685a      	ldr	r2, [r3, #4]
 802b39c:	68fb      	ldr	r3, [r7, #12]
 802b39e:	681b      	ldr	r3, [r3, #0]
 802b3a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 802b3a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802b3a6:	68fb      	ldr	r3, [r7, #12]
 802b3a8:	685b      	ldr	r3, [r3, #4]
 802b3aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 802b3ae:	d111      	bne.n	802b3d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 802b3b0:	68fb      	ldr	r3, [r7, #12]
 802b3b2:	689b      	ldr	r3, [r3, #8]
 802b3b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802b3b8:	d004      	beq.n	802b3c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 802b3ba:	68fb      	ldr	r3, [r7, #12]
 802b3bc:	689b      	ldr	r3, [r3, #8]
 802b3be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 802b3c2:	d107      	bne.n	802b3d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 802b3c4:	68fb      	ldr	r3, [r7, #12]
 802b3c6:	681b      	ldr	r3, [r3, #0]
 802b3c8:	681a      	ldr	r2, [r3, #0]
 802b3ca:	68fb      	ldr	r3, [r7, #12]
 802b3cc:	681b      	ldr	r3, [r3, #0]
 802b3ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802b3d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 802b3d4:	68fb      	ldr	r3, [r7, #12]
 802b3d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802b3d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 802b3dc:	d10f      	bne.n	802b3fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 802b3de:	68fb      	ldr	r3, [r7, #12]
 802b3e0:	681b      	ldr	r3, [r3, #0]
 802b3e2:	681a      	ldr	r2, [r3, #0]
 802b3e4:	68fb      	ldr	r3, [r7, #12]
 802b3e6:	681b      	ldr	r3, [r3, #0]
 802b3e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 802b3ec:	601a      	str	r2, [r3, #0]
 802b3ee:	68fb      	ldr	r3, [r7, #12]
 802b3f0:	681b      	ldr	r3, [r3, #0]
 802b3f2:	681a      	ldr	r2, [r3, #0]
 802b3f4:	68fb      	ldr	r3, [r7, #12]
 802b3f6:	681b      	ldr	r3, [r3, #0]
 802b3f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802b3fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 802b3fe:	68fb      	ldr	r3, [r7, #12]
 802b400:	2201      	movs	r2, #1
 802b402:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 802b406:	68fb      	ldr	r3, [r7, #12]
 802b408:	2200      	movs	r2, #0
 802b40a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 802b40e:	2303      	movs	r3, #3
 802b410:	e017      	b.n	802b442 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 802b412:	697b      	ldr	r3, [r7, #20]
 802b414:	2b00      	cmp	r3, #0
 802b416:	d101      	bne.n	802b41c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 802b418:	2300      	movs	r3, #0
 802b41a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 802b41c:	697b      	ldr	r3, [r7, #20]
 802b41e:	3b01      	subs	r3, #1
 802b420:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 802b422:	68fb      	ldr	r3, [r7, #12]
 802b424:	681b      	ldr	r3, [r3, #0]
 802b426:	689a      	ldr	r2, [r3, #8]
 802b428:	68bb      	ldr	r3, [r7, #8]
 802b42a:	4013      	ands	r3, r2
 802b42c:	68ba      	ldr	r2, [r7, #8]
 802b42e:	429a      	cmp	r2, r3
 802b430:	bf0c      	ite	eq
 802b432:	2301      	moveq	r3, #1
 802b434:	2300      	movne	r3, #0
 802b436:	b2db      	uxtb	r3, r3
 802b438:	461a      	mov	r2, r3
 802b43a:	79fb      	ldrb	r3, [r7, #7]
 802b43c:	429a      	cmp	r2, r3
 802b43e:	d19b      	bne.n	802b378 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 802b440:	2300      	movs	r3, #0
}
 802b442:	4618      	mov	r0, r3
 802b444:	3720      	adds	r7, #32
 802b446:	46bd      	mov	sp, r7
 802b448:	bd80      	pop	{r7, pc}
 802b44a:	bf00      	nop
 802b44c:	20000138 	.word	0x20000138

0802b450 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 802b450:	b580      	push	{r7, lr}
 802b452:	b088      	sub	sp, #32
 802b454:	af02      	add	r7, sp, #8
 802b456:	60f8      	str	r0, [r7, #12]
 802b458:	60b9      	str	r1, [r7, #8]
 802b45a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 802b45c:	4b1b      	ldr	r3, [pc, #108]	; (802b4cc <SPI_EndRxTxTransaction+0x7c>)
 802b45e:	681b      	ldr	r3, [r3, #0]
 802b460:	4a1b      	ldr	r2, [pc, #108]	; (802b4d0 <SPI_EndRxTxTransaction+0x80>)
 802b462:	fba2 2303 	umull	r2, r3, r2, r3
 802b466:	0d5b      	lsrs	r3, r3, #21
 802b468:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 802b46c:	fb02 f303 	mul.w	r3, r2, r3
 802b470:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 802b472:	68fb      	ldr	r3, [r7, #12]
 802b474:	685b      	ldr	r3, [r3, #4]
 802b476:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 802b47a:	d112      	bne.n	802b4a2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 802b47c:	687b      	ldr	r3, [r7, #4]
 802b47e:	9300      	str	r3, [sp, #0]
 802b480:	68bb      	ldr	r3, [r7, #8]
 802b482:	2200      	movs	r2, #0
 802b484:	2180      	movs	r1, #128	; 0x80
 802b486:	68f8      	ldr	r0, [r7, #12]
 802b488:	f7ff ff5a 	bl	802b340 <SPI_WaitFlagStateUntilTimeout>
 802b48c:	4603      	mov	r3, r0
 802b48e:	2b00      	cmp	r3, #0
 802b490:	d016      	beq.n	802b4c0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802b492:	68fb      	ldr	r3, [r7, #12]
 802b494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802b496:	f043 0220 	orr.w	r2, r3, #32
 802b49a:	68fb      	ldr	r3, [r7, #12]
 802b49c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 802b49e:	2303      	movs	r3, #3
 802b4a0:	e00f      	b.n	802b4c2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 802b4a2:	697b      	ldr	r3, [r7, #20]
 802b4a4:	2b00      	cmp	r3, #0
 802b4a6:	d00a      	beq.n	802b4be <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 802b4a8:	697b      	ldr	r3, [r7, #20]
 802b4aa:	3b01      	subs	r3, #1
 802b4ac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 802b4ae:	68fb      	ldr	r3, [r7, #12]
 802b4b0:	681b      	ldr	r3, [r3, #0]
 802b4b2:	689b      	ldr	r3, [r3, #8]
 802b4b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802b4b8:	2b80      	cmp	r3, #128	; 0x80
 802b4ba:	d0f2      	beq.n	802b4a2 <SPI_EndRxTxTransaction+0x52>
 802b4bc:	e000      	b.n	802b4c0 <SPI_EndRxTxTransaction+0x70>
        break;
 802b4be:	bf00      	nop
  }

  return HAL_OK;
 802b4c0:	2300      	movs	r3, #0
}
 802b4c2:	4618      	mov	r0, r3
 802b4c4:	3718      	adds	r7, #24
 802b4c6:	46bd      	mov	sp, r7
 802b4c8:	bd80      	pop	{r7, pc}
 802b4ca:	bf00      	nop
 802b4cc:	20000138 	.word	0x20000138
 802b4d0:	165e9f81 	.word	0x165e9f81

0802b4d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 802b4d4:	b580      	push	{r7, lr}
 802b4d6:	b082      	sub	sp, #8
 802b4d8:	af00      	add	r7, sp, #0
 802b4da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 802b4dc:	687b      	ldr	r3, [r7, #4]
 802b4de:	2b00      	cmp	r3, #0
 802b4e0:	d101      	bne.n	802b4e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 802b4e2:	2301      	movs	r3, #1
 802b4e4:	e03f      	b.n	802b566 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 802b4e6:	687b      	ldr	r3, [r7, #4]
 802b4e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802b4ec:	b2db      	uxtb	r3, r3
 802b4ee:	2b00      	cmp	r3, #0
 802b4f0:	d106      	bne.n	802b500 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 802b4f2:	687b      	ldr	r3, [r7, #4]
 802b4f4:	2200      	movs	r2, #0
 802b4f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 802b4fa:	6878      	ldr	r0, [r7, #4]
 802b4fc:	f7fb ff36 	bl	802736c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 802b500:	687b      	ldr	r3, [r7, #4]
 802b502:	2224      	movs	r2, #36	; 0x24
 802b504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 802b508:	687b      	ldr	r3, [r7, #4]
 802b50a:	681b      	ldr	r3, [r3, #0]
 802b50c:	68da      	ldr	r2, [r3, #12]
 802b50e:	687b      	ldr	r3, [r7, #4]
 802b510:	681b      	ldr	r3, [r3, #0]
 802b512:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 802b516:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 802b518:	6878      	ldr	r0, [r7, #4]
 802b51a:	f000 fd7b 	bl	802c014 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 802b51e:	687b      	ldr	r3, [r7, #4]
 802b520:	681b      	ldr	r3, [r3, #0]
 802b522:	691a      	ldr	r2, [r3, #16]
 802b524:	687b      	ldr	r3, [r7, #4]
 802b526:	681b      	ldr	r3, [r3, #0]
 802b528:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 802b52c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 802b52e:	687b      	ldr	r3, [r7, #4]
 802b530:	681b      	ldr	r3, [r3, #0]
 802b532:	695a      	ldr	r2, [r3, #20]
 802b534:	687b      	ldr	r3, [r7, #4]
 802b536:	681b      	ldr	r3, [r3, #0]
 802b538:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 802b53c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 802b53e:	687b      	ldr	r3, [r7, #4]
 802b540:	681b      	ldr	r3, [r3, #0]
 802b542:	68da      	ldr	r2, [r3, #12]
 802b544:	687b      	ldr	r3, [r7, #4]
 802b546:	681b      	ldr	r3, [r3, #0]
 802b548:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802b54c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802b54e:	687b      	ldr	r3, [r7, #4]
 802b550:	2200      	movs	r2, #0
 802b552:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 802b554:	687b      	ldr	r3, [r7, #4]
 802b556:	2220      	movs	r2, #32
 802b558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 802b55c:	687b      	ldr	r3, [r7, #4]
 802b55e:	2220      	movs	r2, #32
 802b560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 802b564:	2300      	movs	r3, #0
}
 802b566:	4618      	mov	r0, r3
 802b568:	3708      	adds	r7, #8
 802b56a:	46bd      	mov	sp, r7
 802b56c:	bd80      	pop	{r7, pc}

0802b56e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802b56e:	b580      	push	{r7, lr}
 802b570:	b08a      	sub	sp, #40	; 0x28
 802b572:	af02      	add	r7, sp, #8
 802b574:	60f8      	str	r0, [r7, #12]
 802b576:	60b9      	str	r1, [r7, #8]
 802b578:	603b      	str	r3, [r7, #0]
 802b57a:	4613      	mov	r3, r2
 802b57c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 802b57e:	2300      	movs	r3, #0
 802b580:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 802b582:	68fb      	ldr	r3, [r7, #12]
 802b584:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802b588:	b2db      	uxtb	r3, r3
 802b58a:	2b20      	cmp	r3, #32
 802b58c:	d17c      	bne.n	802b688 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 802b58e:	68bb      	ldr	r3, [r7, #8]
 802b590:	2b00      	cmp	r3, #0
 802b592:	d002      	beq.n	802b59a <HAL_UART_Transmit+0x2c>
 802b594:	88fb      	ldrh	r3, [r7, #6]
 802b596:	2b00      	cmp	r3, #0
 802b598:	d101      	bne.n	802b59e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 802b59a:	2301      	movs	r3, #1
 802b59c:	e075      	b.n	802b68a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 802b59e:	68fb      	ldr	r3, [r7, #12]
 802b5a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802b5a4:	2b01      	cmp	r3, #1
 802b5a6:	d101      	bne.n	802b5ac <HAL_UART_Transmit+0x3e>
 802b5a8:	2302      	movs	r3, #2
 802b5aa:	e06e      	b.n	802b68a <HAL_UART_Transmit+0x11c>
 802b5ac:	68fb      	ldr	r3, [r7, #12]
 802b5ae:	2201      	movs	r2, #1
 802b5b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 802b5b4:	68fb      	ldr	r3, [r7, #12]
 802b5b6:	2200      	movs	r2, #0
 802b5b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 802b5ba:	68fb      	ldr	r3, [r7, #12]
 802b5bc:	2221      	movs	r2, #33	; 0x21
 802b5be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 802b5c2:	f7fb ffb3 	bl	802752c <HAL_GetTick>
 802b5c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 802b5c8:	68fb      	ldr	r3, [r7, #12]
 802b5ca:	88fa      	ldrh	r2, [r7, #6]
 802b5cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 802b5ce:	68fb      	ldr	r3, [r7, #12]
 802b5d0:	88fa      	ldrh	r2, [r7, #6]
 802b5d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802b5d4:	68fb      	ldr	r3, [r7, #12]
 802b5d6:	689b      	ldr	r3, [r3, #8]
 802b5d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802b5dc:	d108      	bne.n	802b5f0 <HAL_UART_Transmit+0x82>
 802b5de:	68fb      	ldr	r3, [r7, #12]
 802b5e0:	691b      	ldr	r3, [r3, #16]
 802b5e2:	2b00      	cmp	r3, #0
 802b5e4:	d104      	bne.n	802b5f0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 802b5e6:	2300      	movs	r3, #0
 802b5e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 802b5ea:	68bb      	ldr	r3, [r7, #8]
 802b5ec:	61bb      	str	r3, [r7, #24]
 802b5ee:	e003      	b.n	802b5f8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 802b5f0:	68bb      	ldr	r3, [r7, #8]
 802b5f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 802b5f4:	2300      	movs	r3, #0
 802b5f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 802b5f8:	68fb      	ldr	r3, [r7, #12]
 802b5fa:	2200      	movs	r2, #0
 802b5fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 802b600:	e02a      	b.n	802b658 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 802b602:	683b      	ldr	r3, [r7, #0]
 802b604:	9300      	str	r3, [sp, #0]
 802b606:	697b      	ldr	r3, [r7, #20]
 802b608:	2200      	movs	r2, #0
 802b60a:	2180      	movs	r1, #128	; 0x80
 802b60c:	68f8      	ldr	r0, [r7, #12]
 802b60e:	f000 faf9 	bl	802bc04 <UART_WaitOnFlagUntilTimeout>
 802b612:	4603      	mov	r3, r0
 802b614:	2b00      	cmp	r3, #0
 802b616:	d001      	beq.n	802b61c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 802b618:	2303      	movs	r3, #3
 802b61a:	e036      	b.n	802b68a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 802b61c:	69fb      	ldr	r3, [r7, #28]
 802b61e:	2b00      	cmp	r3, #0
 802b620:	d10b      	bne.n	802b63a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 802b622:	69bb      	ldr	r3, [r7, #24]
 802b624:	881b      	ldrh	r3, [r3, #0]
 802b626:	461a      	mov	r2, r3
 802b628:	68fb      	ldr	r3, [r7, #12]
 802b62a:	681b      	ldr	r3, [r3, #0]
 802b62c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 802b630:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 802b632:	69bb      	ldr	r3, [r7, #24]
 802b634:	3302      	adds	r3, #2
 802b636:	61bb      	str	r3, [r7, #24]
 802b638:	e007      	b.n	802b64a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 802b63a:	69fb      	ldr	r3, [r7, #28]
 802b63c:	781a      	ldrb	r2, [r3, #0]
 802b63e:	68fb      	ldr	r3, [r7, #12]
 802b640:	681b      	ldr	r3, [r3, #0]
 802b642:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 802b644:	69fb      	ldr	r3, [r7, #28]
 802b646:	3301      	adds	r3, #1
 802b648:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 802b64a:	68fb      	ldr	r3, [r7, #12]
 802b64c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802b64e:	b29b      	uxth	r3, r3
 802b650:	3b01      	subs	r3, #1
 802b652:	b29a      	uxth	r2, r3
 802b654:	68fb      	ldr	r3, [r7, #12]
 802b656:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 802b658:	68fb      	ldr	r3, [r7, #12]
 802b65a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802b65c:	b29b      	uxth	r3, r3
 802b65e:	2b00      	cmp	r3, #0
 802b660:	d1cf      	bne.n	802b602 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 802b662:	683b      	ldr	r3, [r7, #0]
 802b664:	9300      	str	r3, [sp, #0]
 802b666:	697b      	ldr	r3, [r7, #20]
 802b668:	2200      	movs	r2, #0
 802b66a:	2140      	movs	r1, #64	; 0x40
 802b66c:	68f8      	ldr	r0, [r7, #12]
 802b66e:	f000 fac9 	bl	802bc04 <UART_WaitOnFlagUntilTimeout>
 802b672:	4603      	mov	r3, r0
 802b674:	2b00      	cmp	r3, #0
 802b676:	d001      	beq.n	802b67c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 802b678:	2303      	movs	r3, #3
 802b67a:	e006      	b.n	802b68a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 802b67c:	68fb      	ldr	r3, [r7, #12]
 802b67e:	2220      	movs	r2, #32
 802b680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 802b684:	2300      	movs	r3, #0
 802b686:	e000      	b.n	802b68a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 802b688:	2302      	movs	r3, #2
  }
}
 802b68a:	4618      	mov	r0, r3
 802b68c:	3720      	adds	r7, #32
 802b68e:	46bd      	mov	sp, r7
 802b690:	bd80      	pop	{r7, pc}
	...

0802b694 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 802b694:	b580      	push	{r7, lr}
 802b696:	b0ba      	sub	sp, #232	; 0xe8
 802b698:	af00      	add	r7, sp, #0
 802b69a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 802b69c:	687b      	ldr	r3, [r7, #4]
 802b69e:	681b      	ldr	r3, [r3, #0]
 802b6a0:	681b      	ldr	r3, [r3, #0]
 802b6a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 802b6a6:	687b      	ldr	r3, [r7, #4]
 802b6a8:	681b      	ldr	r3, [r3, #0]
 802b6aa:	68db      	ldr	r3, [r3, #12]
 802b6ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 802b6b0:	687b      	ldr	r3, [r7, #4]
 802b6b2:	681b      	ldr	r3, [r3, #0]
 802b6b4:	695b      	ldr	r3, [r3, #20]
 802b6b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 802b6ba:	2300      	movs	r3, #0
 802b6bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 802b6c0:	2300      	movs	r3, #0
 802b6c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 802b6c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802b6ca:	f003 030f 	and.w	r3, r3, #15
 802b6ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 802b6d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 802b6d6:	2b00      	cmp	r3, #0
 802b6d8:	d10f      	bne.n	802b6fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802b6da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802b6de:	f003 0320 	and.w	r3, r3, #32
 802b6e2:	2b00      	cmp	r3, #0
 802b6e4:	d009      	beq.n	802b6fa <HAL_UART_IRQHandler+0x66>
 802b6e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802b6ea:	f003 0320 	and.w	r3, r3, #32
 802b6ee:	2b00      	cmp	r3, #0
 802b6f0:	d003      	beq.n	802b6fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 802b6f2:	6878      	ldr	r0, [r7, #4]
 802b6f4:	f000 fbd3 	bl	802be9e <UART_Receive_IT>
      return;
 802b6f8:	e256      	b.n	802bba8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 802b6fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 802b6fe:	2b00      	cmp	r3, #0
 802b700:	f000 80de 	beq.w	802b8c0 <HAL_UART_IRQHandler+0x22c>
 802b704:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 802b708:	f003 0301 	and.w	r3, r3, #1
 802b70c:	2b00      	cmp	r3, #0
 802b70e:	d106      	bne.n	802b71e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 802b710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802b714:	f403 7390 	and.w	r3, r3, #288	; 0x120
 802b718:	2b00      	cmp	r3, #0
 802b71a:	f000 80d1 	beq.w	802b8c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 802b71e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802b722:	f003 0301 	and.w	r3, r3, #1
 802b726:	2b00      	cmp	r3, #0
 802b728:	d00b      	beq.n	802b742 <HAL_UART_IRQHandler+0xae>
 802b72a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802b72e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802b732:	2b00      	cmp	r3, #0
 802b734:	d005      	beq.n	802b742 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 802b736:	687b      	ldr	r3, [r7, #4]
 802b738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b73a:	f043 0201 	orr.w	r2, r3, #1
 802b73e:	687b      	ldr	r3, [r7, #4]
 802b740:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802b742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802b746:	f003 0304 	and.w	r3, r3, #4
 802b74a:	2b00      	cmp	r3, #0
 802b74c:	d00b      	beq.n	802b766 <HAL_UART_IRQHandler+0xd2>
 802b74e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 802b752:	f003 0301 	and.w	r3, r3, #1
 802b756:	2b00      	cmp	r3, #0
 802b758:	d005      	beq.n	802b766 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 802b75a:	687b      	ldr	r3, [r7, #4]
 802b75c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b75e:	f043 0202 	orr.w	r2, r3, #2
 802b762:	687b      	ldr	r3, [r7, #4]
 802b764:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802b766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802b76a:	f003 0302 	and.w	r3, r3, #2
 802b76e:	2b00      	cmp	r3, #0
 802b770:	d00b      	beq.n	802b78a <HAL_UART_IRQHandler+0xf6>
 802b772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 802b776:	f003 0301 	and.w	r3, r3, #1
 802b77a:	2b00      	cmp	r3, #0
 802b77c:	d005      	beq.n	802b78a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 802b77e:	687b      	ldr	r3, [r7, #4]
 802b780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b782:	f043 0204 	orr.w	r2, r3, #4
 802b786:	687b      	ldr	r3, [r7, #4]
 802b788:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 802b78a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802b78e:	f003 0308 	and.w	r3, r3, #8
 802b792:	2b00      	cmp	r3, #0
 802b794:	d011      	beq.n	802b7ba <HAL_UART_IRQHandler+0x126>
 802b796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802b79a:	f003 0320 	and.w	r3, r3, #32
 802b79e:	2b00      	cmp	r3, #0
 802b7a0:	d105      	bne.n	802b7ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 802b7a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 802b7a6:	f003 0301 	and.w	r3, r3, #1
 802b7aa:	2b00      	cmp	r3, #0
 802b7ac:	d005      	beq.n	802b7ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 802b7ae:	687b      	ldr	r3, [r7, #4]
 802b7b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b7b2:	f043 0208 	orr.w	r2, r3, #8
 802b7b6:	687b      	ldr	r3, [r7, #4]
 802b7b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 802b7ba:	687b      	ldr	r3, [r7, #4]
 802b7bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b7be:	2b00      	cmp	r3, #0
 802b7c0:	f000 81ed 	beq.w	802bb9e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802b7c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802b7c8:	f003 0320 	and.w	r3, r3, #32
 802b7cc:	2b00      	cmp	r3, #0
 802b7ce:	d008      	beq.n	802b7e2 <HAL_UART_IRQHandler+0x14e>
 802b7d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802b7d4:	f003 0320 	and.w	r3, r3, #32
 802b7d8:	2b00      	cmp	r3, #0
 802b7da:	d002      	beq.n	802b7e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 802b7dc:	6878      	ldr	r0, [r7, #4]
 802b7de:	f000 fb5e 	bl	802be9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 802b7e2:	687b      	ldr	r3, [r7, #4]
 802b7e4:	681b      	ldr	r3, [r3, #0]
 802b7e6:	695b      	ldr	r3, [r3, #20]
 802b7e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802b7ec:	2b40      	cmp	r3, #64	; 0x40
 802b7ee:	bf0c      	ite	eq
 802b7f0:	2301      	moveq	r3, #1
 802b7f2:	2300      	movne	r3, #0
 802b7f4:	b2db      	uxtb	r3, r3
 802b7f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 802b7fa:	687b      	ldr	r3, [r7, #4]
 802b7fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b7fe:	f003 0308 	and.w	r3, r3, #8
 802b802:	2b00      	cmp	r3, #0
 802b804:	d103      	bne.n	802b80e <HAL_UART_IRQHandler+0x17a>
 802b806:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 802b80a:	2b00      	cmp	r3, #0
 802b80c:	d04f      	beq.n	802b8ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 802b80e:	6878      	ldr	r0, [r7, #4]
 802b810:	f000 fa66 	bl	802bce0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802b814:	687b      	ldr	r3, [r7, #4]
 802b816:	681b      	ldr	r3, [r3, #0]
 802b818:	695b      	ldr	r3, [r3, #20]
 802b81a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802b81e:	2b40      	cmp	r3, #64	; 0x40
 802b820:	d141      	bne.n	802b8a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802b822:	687b      	ldr	r3, [r7, #4]
 802b824:	681b      	ldr	r3, [r3, #0]
 802b826:	3314      	adds	r3, #20
 802b828:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802b82c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 802b830:	e853 3f00 	ldrex	r3, [r3]
 802b834:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 802b838:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 802b83c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802b840:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 802b844:	687b      	ldr	r3, [r7, #4]
 802b846:	681b      	ldr	r3, [r3, #0]
 802b848:	3314      	adds	r3, #20
 802b84a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 802b84e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 802b852:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802b856:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 802b85a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 802b85e:	e841 2300 	strex	r3, r2, [r1]
 802b862:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 802b866:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 802b86a:	2b00      	cmp	r3, #0
 802b86c:	d1d9      	bne.n	802b822 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 802b86e:	687b      	ldr	r3, [r7, #4]
 802b870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b872:	2b00      	cmp	r3, #0
 802b874:	d013      	beq.n	802b89e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 802b876:	687b      	ldr	r3, [r7, #4]
 802b878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b87a:	4a7d      	ldr	r2, [pc, #500]	; (802ba70 <HAL_UART_IRQHandler+0x3dc>)
 802b87c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 802b87e:	687b      	ldr	r3, [r7, #4]
 802b880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b882:	4618      	mov	r0, r3
 802b884:	f7fc f865 	bl	8027952 <HAL_DMA_Abort_IT>
 802b888:	4603      	mov	r3, r0
 802b88a:	2b00      	cmp	r3, #0
 802b88c:	d016      	beq.n	802b8bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 802b88e:	687b      	ldr	r3, [r7, #4]
 802b890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802b894:	687a      	ldr	r2, [r7, #4]
 802b896:	6b92      	ldr	r2, [r2, #56]	; 0x38
 802b898:	4610      	mov	r0, r2
 802b89a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802b89c:	e00e      	b.n	802b8bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 802b89e:	6878      	ldr	r0, [r7, #4]
 802b8a0:	f000 f99a 	bl	802bbd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802b8a4:	e00a      	b.n	802b8bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 802b8a6:	6878      	ldr	r0, [r7, #4]
 802b8a8:	f000 f996 	bl	802bbd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802b8ac:	e006      	b.n	802b8bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 802b8ae:	6878      	ldr	r0, [r7, #4]
 802b8b0:	f000 f992 	bl	802bbd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 802b8b4:	687b      	ldr	r3, [r7, #4]
 802b8b6:	2200      	movs	r2, #0
 802b8b8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 802b8ba:	e170      	b.n	802bb9e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802b8bc:	bf00      	nop
    return;
 802b8be:	e16e      	b.n	802bb9e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802b8c0:	687b      	ldr	r3, [r7, #4]
 802b8c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b8c4:	2b01      	cmp	r3, #1
 802b8c6:	f040 814a 	bne.w	802bb5e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 802b8ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802b8ce:	f003 0310 	and.w	r3, r3, #16
 802b8d2:	2b00      	cmp	r3, #0
 802b8d4:	f000 8143 	beq.w	802bb5e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 802b8d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802b8dc:	f003 0310 	and.w	r3, r3, #16
 802b8e0:	2b00      	cmp	r3, #0
 802b8e2:	f000 813c 	beq.w	802bb5e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 802b8e6:	2300      	movs	r3, #0
 802b8e8:	60bb      	str	r3, [r7, #8]
 802b8ea:	687b      	ldr	r3, [r7, #4]
 802b8ec:	681b      	ldr	r3, [r3, #0]
 802b8ee:	681b      	ldr	r3, [r3, #0]
 802b8f0:	60bb      	str	r3, [r7, #8]
 802b8f2:	687b      	ldr	r3, [r7, #4]
 802b8f4:	681b      	ldr	r3, [r3, #0]
 802b8f6:	685b      	ldr	r3, [r3, #4]
 802b8f8:	60bb      	str	r3, [r7, #8]
 802b8fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802b8fc:	687b      	ldr	r3, [r7, #4]
 802b8fe:	681b      	ldr	r3, [r3, #0]
 802b900:	695b      	ldr	r3, [r3, #20]
 802b902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802b906:	2b40      	cmp	r3, #64	; 0x40
 802b908:	f040 80b4 	bne.w	802ba74 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 802b90c:	687b      	ldr	r3, [r7, #4]
 802b90e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b910:	681b      	ldr	r3, [r3, #0]
 802b912:	685b      	ldr	r3, [r3, #4]
 802b914:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 802b918:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 802b91c:	2b00      	cmp	r3, #0
 802b91e:	f000 8140 	beq.w	802bba2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 802b922:	687b      	ldr	r3, [r7, #4]
 802b924:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 802b926:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 802b92a:	429a      	cmp	r2, r3
 802b92c:	f080 8139 	bcs.w	802bba2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 802b930:	687b      	ldr	r3, [r7, #4]
 802b932:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 802b936:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 802b938:	687b      	ldr	r3, [r7, #4]
 802b93a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802b93c:	69db      	ldr	r3, [r3, #28]
 802b93e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802b942:	f000 8088 	beq.w	802ba56 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 802b946:	687b      	ldr	r3, [r7, #4]
 802b948:	681b      	ldr	r3, [r3, #0]
 802b94a:	330c      	adds	r3, #12
 802b94c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802b950:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 802b954:	e853 3f00 	ldrex	r3, [r3]
 802b958:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 802b95c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 802b960:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 802b964:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 802b968:	687b      	ldr	r3, [r7, #4]
 802b96a:	681b      	ldr	r3, [r3, #0]
 802b96c:	330c      	adds	r3, #12
 802b96e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 802b972:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 802b976:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802b97a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 802b97e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 802b982:	e841 2300 	strex	r3, r2, [r1]
 802b986:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 802b98a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 802b98e:	2b00      	cmp	r3, #0
 802b990:	d1d9      	bne.n	802b946 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802b992:	687b      	ldr	r3, [r7, #4]
 802b994:	681b      	ldr	r3, [r3, #0]
 802b996:	3314      	adds	r3, #20
 802b998:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802b99a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 802b99c:	e853 3f00 	ldrex	r3, [r3]
 802b9a0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 802b9a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802b9a4:	f023 0301 	bic.w	r3, r3, #1
 802b9a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 802b9ac:	687b      	ldr	r3, [r7, #4]
 802b9ae:	681b      	ldr	r3, [r3, #0]
 802b9b0:	3314      	adds	r3, #20
 802b9b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 802b9b6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 802b9ba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802b9bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 802b9be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 802b9c2:	e841 2300 	strex	r3, r2, [r1]
 802b9c6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 802b9c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 802b9ca:	2b00      	cmp	r3, #0
 802b9cc:	d1e1      	bne.n	802b992 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802b9ce:	687b      	ldr	r3, [r7, #4]
 802b9d0:	681b      	ldr	r3, [r3, #0]
 802b9d2:	3314      	adds	r3, #20
 802b9d4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802b9d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 802b9d8:	e853 3f00 	ldrex	r3, [r3]
 802b9dc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 802b9de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 802b9e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802b9e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 802b9e8:	687b      	ldr	r3, [r7, #4]
 802b9ea:	681b      	ldr	r3, [r3, #0]
 802b9ec:	3314      	adds	r3, #20
 802b9ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 802b9f2:	66fa      	str	r2, [r7, #108]	; 0x6c
 802b9f4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802b9f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 802b9f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 802b9fa:	e841 2300 	strex	r3, r2, [r1]
 802b9fe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 802ba00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 802ba02:	2b00      	cmp	r3, #0
 802ba04:	d1e3      	bne.n	802b9ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 802ba06:	687b      	ldr	r3, [r7, #4]
 802ba08:	2220      	movs	r2, #32
 802ba0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802ba0e:	687b      	ldr	r3, [r7, #4]
 802ba10:	2200      	movs	r2, #0
 802ba12:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802ba14:	687b      	ldr	r3, [r7, #4]
 802ba16:	681b      	ldr	r3, [r3, #0]
 802ba18:	330c      	adds	r3, #12
 802ba1a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ba1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802ba1e:	e853 3f00 	ldrex	r3, [r3]
 802ba22:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 802ba24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802ba26:	f023 0310 	bic.w	r3, r3, #16
 802ba2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 802ba2e:	687b      	ldr	r3, [r7, #4]
 802ba30:	681b      	ldr	r3, [r3, #0]
 802ba32:	330c      	adds	r3, #12
 802ba34:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 802ba38:	65ba      	str	r2, [r7, #88]	; 0x58
 802ba3a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ba3c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 802ba3e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 802ba40:	e841 2300 	strex	r3, r2, [r1]
 802ba44:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 802ba46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802ba48:	2b00      	cmp	r3, #0
 802ba4a:	d1e3      	bne.n	802ba14 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 802ba4c:	687b      	ldr	r3, [r7, #4]
 802ba4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802ba50:	4618      	mov	r0, r3
 802ba52:	f7fb ff0e 	bl	8027872 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 802ba56:	687b      	ldr	r3, [r7, #4]
 802ba58:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 802ba5a:	687b      	ldr	r3, [r7, #4]
 802ba5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802ba5e:	b29b      	uxth	r3, r3
 802ba60:	1ad3      	subs	r3, r2, r3
 802ba62:	b29b      	uxth	r3, r3
 802ba64:	4619      	mov	r1, r3
 802ba66:	6878      	ldr	r0, [r7, #4]
 802ba68:	f000 f8c0 	bl	802bbec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 802ba6c:	e099      	b.n	802bba2 <HAL_UART_IRQHandler+0x50e>
 802ba6e:	bf00      	nop
 802ba70:	0802bda7 	.word	0x0802bda7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 802ba74:	687b      	ldr	r3, [r7, #4]
 802ba76:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 802ba78:	687b      	ldr	r3, [r7, #4]
 802ba7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802ba7c:	b29b      	uxth	r3, r3
 802ba7e:	1ad3      	subs	r3, r2, r3
 802ba80:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 802ba84:	687b      	ldr	r3, [r7, #4]
 802ba86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802ba88:	b29b      	uxth	r3, r3
 802ba8a:	2b00      	cmp	r3, #0
 802ba8c:	f000 808b 	beq.w	802bba6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 802ba90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 802ba94:	2b00      	cmp	r3, #0
 802ba96:	f000 8086 	beq.w	802bba6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 802ba9a:	687b      	ldr	r3, [r7, #4]
 802ba9c:	681b      	ldr	r3, [r3, #0]
 802ba9e:	330c      	adds	r3, #12
 802baa0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802baa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802baa4:	e853 3f00 	ldrex	r3, [r3]
 802baa8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 802baaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802baac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 802bab0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 802bab4:	687b      	ldr	r3, [r7, #4]
 802bab6:	681b      	ldr	r3, [r3, #0]
 802bab8:	330c      	adds	r3, #12
 802baba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 802babe:	647a      	str	r2, [r7, #68]	; 0x44
 802bac0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bac2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 802bac4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802bac6:	e841 2300 	strex	r3, r2, [r1]
 802baca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 802bacc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802bace:	2b00      	cmp	r3, #0
 802bad0:	d1e3      	bne.n	802ba9a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802bad2:	687b      	ldr	r3, [r7, #4]
 802bad4:	681b      	ldr	r3, [r3, #0]
 802bad6:	3314      	adds	r3, #20
 802bad8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802bada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802badc:	e853 3f00 	ldrex	r3, [r3]
 802bae0:	623b      	str	r3, [r7, #32]
   return(result);
 802bae2:	6a3b      	ldr	r3, [r7, #32]
 802bae4:	f023 0301 	bic.w	r3, r3, #1
 802bae8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 802baec:	687b      	ldr	r3, [r7, #4]
 802baee:	681b      	ldr	r3, [r3, #0]
 802baf0:	3314      	adds	r3, #20
 802baf2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 802baf6:	633a      	str	r2, [r7, #48]	; 0x30
 802baf8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bafa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 802bafc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 802bafe:	e841 2300 	strex	r3, r2, [r1]
 802bb02:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 802bb04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802bb06:	2b00      	cmp	r3, #0
 802bb08:	d1e3      	bne.n	802bad2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 802bb0a:	687b      	ldr	r3, [r7, #4]
 802bb0c:	2220      	movs	r2, #32
 802bb0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802bb12:	687b      	ldr	r3, [r7, #4]
 802bb14:	2200      	movs	r2, #0
 802bb16:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802bb18:	687b      	ldr	r3, [r7, #4]
 802bb1a:	681b      	ldr	r3, [r3, #0]
 802bb1c:	330c      	adds	r3, #12
 802bb1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802bb20:	693b      	ldr	r3, [r7, #16]
 802bb22:	e853 3f00 	ldrex	r3, [r3]
 802bb26:	60fb      	str	r3, [r7, #12]
   return(result);
 802bb28:	68fb      	ldr	r3, [r7, #12]
 802bb2a:	f023 0310 	bic.w	r3, r3, #16
 802bb2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 802bb32:	687b      	ldr	r3, [r7, #4]
 802bb34:	681b      	ldr	r3, [r3, #0]
 802bb36:	330c      	adds	r3, #12
 802bb38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 802bb3c:	61fa      	str	r2, [r7, #28]
 802bb3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bb40:	69b9      	ldr	r1, [r7, #24]
 802bb42:	69fa      	ldr	r2, [r7, #28]
 802bb44:	e841 2300 	strex	r3, r2, [r1]
 802bb48:	617b      	str	r3, [r7, #20]
   return(result);
 802bb4a:	697b      	ldr	r3, [r7, #20]
 802bb4c:	2b00      	cmp	r3, #0
 802bb4e:	d1e3      	bne.n	802bb18 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 802bb50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 802bb54:	4619      	mov	r1, r3
 802bb56:	6878      	ldr	r0, [r7, #4]
 802bb58:	f000 f848 	bl	802bbec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 802bb5c:	e023      	b.n	802bba6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 802bb5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802bb62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802bb66:	2b00      	cmp	r3, #0
 802bb68:	d009      	beq.n	802bb7e <HAL_UART_IRQHandler+0x4ea>
 802bb6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802bb6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802bb72:	2b00      	cmp	r3, #0
 802bb74:	d003      	beq.n	802bb7e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 802bb76:	6878      	ldr	r0, [r7, #4]
 802bb78:	f000 f929 	bl	802bdce <UART_Transmit_IT>
    return;
 802bb7c:	e014      	b.n	802bba8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 802bb7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 802bb82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802bb86:	2b00      	cmp	r3, #0
 802bb88:	d00e      	beq.n	802bba8 <HAL_UART_IRQHandler+0x514>
 802bb8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 802bb8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802bb92:	2b00      	cmp	r3, #0
 802bb94:	d008      	beq.n	802bba8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 802bb96:	6878      	ldr	r0, [r7, #4]
 802bb98:	f000 f969 	bl	802be6e <UART_EndTransmit_IT>
    return;
 802bb9c:	e004      	b.n	802bba8 <HAL_UART_IRQHandler+0x514>
    return;
 802bb9e:	bf00      	nop
 802bba0:	e002      	b.n	802bba8 <HAL_UART_IRQHandler+0x514>
      return;
 802bba2:	bf00      	nop
 802bba4:	e000      	b.n	802bba8 <HAL_UART_IRQHandler+0x514>
      return;
 802bba6:	bf00      	nop
  }
}
 802bba8:	37e8      	adds	r7, #232	; 0xe8
 802bbaa:	46bd      	mov	sp, r7
 802bbac:	bd80      	pop	{r7, pc}
 802bbae:	bf00      	nop

0802bbb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 802bbb0:	b480      	push	{r7}
 802bbb2:	b083      	sub	sp, #12
 802bbb4:	af00      	add	r7, sp, #0
 802bbb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 802bbb8:	bf00      	nop
 802bbba:	370c      	adds	r7, #12
 802bbbc:	46bd      	mov	sp, r7
 802bbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bbc2:	4770      	bx	lr

0802bbc4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 802bbc4:	b480      	push	{r7}
 802bbc6:	b083      	sub	sp, #12
 802bbc8:	af00      	add	r7, sp, #0
 802bbca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 802bbcc:	bf00      	nop
 802bbce:	370c      	adds	r7, #12
 802bbd0:	46bd      	mov	sp, r7
 802bbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bbd6:	4770      	bx	lr

0802bbd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 802bbd8:	b480      	push	{r7}
 802bbda:	b083      	sub	sp, #12
 802bbdc:	af00      	add	r7, sp, #0
 802bbde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 802bbe0:	bf00      	nop
 802bbe2:	370c      	adds	r7, #12
 802bbe4:	46bd      	mov	sp, r7
 802bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bbea:	4770      	bx	lr

0802bbec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 802bbec:	b480      	push	{r7}
 802bbee:	b083      	sub	sp, #12
 802bbf0:	af00      	add	r7, sp, #0
 802bbf2:	6078      	str	r0, [r7, #4]
 802bbf4:	460b      	mov	r3, r1
 802bbf6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 802bbf8:	bf00      	nop
 802bbfa:	370c      	adds	r7, #12
 802bbfc:	46bd      	mov	sp, r7
 802bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bc02:	4770      	bx	lr

0802bc04 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 802bc04:	b580      	push	{r7, lr}
 802bc06:	b090      	sub	sp, #64	; 0x40
 802bc08:	af00      	add	r7, sp, #0
 802bc0a:	60f8      	str	r0, [r7, #12]
 802bc0c:	60b9      	str	r1, [r7, #8]
 802bc0e:	603b      	str	r3, [r7, #0]
 802bc10:	4613      	mov	r3, r2
 802bc12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802bc14:	e050      	b.n	802bcb8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802bc16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802bc18:	f1b3 3fff 	cmp.w	r3, #4294967295
 802bc1c:	d04c      	beq.n	802bcb8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 802bc1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802bc20:	2b00      	cmp	r3, #0
 802bc22:	d007      	beq.n	802bc34 <UART_WaitOnFlagUntilTimeout+0x30>
 802bc24:	f7fb fc82 	bl	802752c <HAL_GetTick>
 802bc28:	4602      	mov	r2, r0
 802bc2a:	683b      	ldr	r3, [r7, #0]
 802bc2c:	1ad3      	subs	r3, r2, r3
 802bc2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 802bc30:	429a      	cmp	r2, r3
 802bc32:	d241      	bcs.n	802bcb8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 802bc34:	68fb      	ldr	r3, [r7, #12]
 802bc36:	681b      	ldr	r3, [r3, #0]
 802bc38:	330c      	adds	r3, #12
 802bc3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802bc3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802bc3e:	e853 3f00 	ldrex	r3, [r3]
 802bc42:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 802bc44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802bc46:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 802bc4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 802bc4c:	68fb      	ldr	r3, [r7, #12]
 802bc4e:	681b      	ldr	r3, [r3, #0]
 802bc50:	330c      	adds	r3, #12
 802bc52:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802bc54:	637a      	str	r2, [r7, #52]	; 0x34
 802bc56:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bc58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 802bc5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 802bc5c:	e841 2300 	strex	r3, r2, [r1]
 802bc60:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 802bc62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802bc64:	2b00      	cmp	r3, #0
 802bc66:	d1e5      	bne.n	802bc34 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802bc68:	68fb      	ldr	r3, [r7, #12]
 802bc6a:	681b      	ldr	r3, [r3, #0]
 802bc6c:	3314      	adds	r3, #20
 802bc6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802bc70:	697b      	ldr	r3, [r7, #20]
 802bc72:	e853 3f00 	ldrex	r3, [r3]
 802bc76:	613b      	str	r3, [r7, #16]
   return(result);
 802bc78:	693b      	ldr	r3, [r7, #16]
 802bc7a:	f023 0301 	bic.w	r3, r3, #1
 802bc7e:	63bb      	str	r3, [r7, #56]	; 0x38
 802bc80:	68fb      	ldr	r3, [r7, #12]
 802bc82:	681b      	ldr	r3, [r3, #0]
 802bc84:	3314      	adds	r3, #20
 802bc86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 802bc88:	623a      	str	r2, [r7, #32]
 802bc8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bc8c:	69f9      	ldr	r1, [r7, #28]
 802bc8e:	6a3a      	ldr	r2, [r7, #32]
 802bc90:	e841 2300 	strex	r3, r2, [r1]
 802bc94:	61bb      	str	r3, [r7, #24]
   return(result);
 802bc96:	69bb      	ldr	r3, [r7, #24]
 802bc98:	2b00      	cmp	r3, #0
 802bc9a:	d1e5      	bne.n	802bc68 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 802bc9c:	68fb      	ldr	r3, [r7, #12]
 802bc9e:	2220      	movs	r2, #32
 802bca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 802bca4:	68fb      	ldr	r3, [r7, #12]
 802bca6:	2220      	movs	r2, #32
 802bca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 802bcac:	68fb      	ldr	r3, [r7, #12]
 802bcae:	2200      	movs	r2, #0
 802bcb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 802bcb4:	2303      	movs	r3, #3
 802bcb6:	e00f      	b.n	802bcd8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802bcb8:	68fb      	ldr	r3, [r7, #12]
 802bcba:	681b      	ldr	r3, [r3, #0]
 802bcbc:	681a      	ldr	r2, [r3, #0]
 802bcbe:	68bb      	ldr	r3, [r7, #8]
 802bcc0:	4013      	ands	r3, r2
 802bcc2:	68ba      	ldr	r2, [r7, #8]
 802bcc4:	429a      	cmp	r2, r3
 802bcc6:	bf0c      	ite	eq
 802bcc8:	2301      	moveq	r3, #1
 802bcca:	2300      	movne	r3, #0
 802bccc:	b2db      	uxtb	r3, r3
 802bcce:	461a      	mov	r2, r3
 802bcd0:	79fb      	ldrb	r3, [r7, #7]
 802bcd2:	429a      	cmp	r2, r3
 802bcd4:	d09f      	beq.n	802bc16 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 802bcd6:	2300      	movs	r3, #0
}
 802bcd8:	4618      	mov	r0, r3
 802bcda:	3740      	adds	r7, #64	; 0x40
 802bcdc:	46bd      	mov	sp, r7
 802bcde:	bd80      	pop	{r7, pc}

0802bce0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 802bce0:	b480      	push	{r7}
 802bce2:	b095      	sub	sp, #84	; 0x54
 802bce4:	af00      	add	r7, sp, #0
 802bce6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 802bce8:	687b      	ldr	r3, [r7, #4]
 802bcea:	681b      	ldr	r3, [r3, #0]
 802bcec:	330c      	adds	r3, #12
 802bcee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802bcf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802bcf2:	e853 3f00 	ldrex	r3, [r3]
 802bcf6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 802bcf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802bcfa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 802bcfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 802bd00:	687b      	ldr	r3, [r7, #4]
 802bd02:	681b      	ldr	r3, [r3, #0]
 802bd04:	330c      	adds	r3, #12
 802bd06:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 802bd08:	643a      	str	r2, [r7, #64]	; 0x40
 802bd0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bd0c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 802bd0e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 802bd10:	e841 2300 	strex	r3, r2, [r1]
 802bd14:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 802bd16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802bd18:	2b00      	cmp	r3, #0
 802bd1a:	d1e5      	bne.n	802bce8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802bd1c:	687b      	ldr	r3, [r7, #4]
 802bd1e:	681b      	ldr	r3, [r3, #0]
 802bd20:	3314      	adds	r3, #20
 802bd22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802bd24:	6a3b      	ldr	r3, [r7, #32]
 802bd26:	e853 3f00 	ldrex	r3, [r3]
 802bd2a:	61fb      	str	r3, [r7, #28]
   return(result);
 802bd2c:	69fb      	ldr	r3, [r7, #28]
 802bd2e:	f023 0301 	bic.w	r3, r3, #1
 802bd32:	64bb      	str	r3, [r7, #72]	; 0x48
 802bd34:	687b      	ldr	r3, [r7, #4]
 802bd36:	681b      	ldr	r3, [r3, #0]
 802bd38:	3314      	adds	r3, #20
 802bd3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 802bd3c:	62fa      	str	r2, [r7, #44]	; 0x2c
 802bd3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bd40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 802bd42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802bd44:	e841 2300 	strex	r3, r2, [r1]
 802bd48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 802bd4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802bd4c:	2b00      	cmp	r3, #0
 802bd4e:	d1e5      	bne.n	802bd1c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802bd50:	687b      	ldr	r3, [r7, #4]
 802bd52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bd54:	2b01      	cmp	r3, #1
 802bd56:	d119      	bne.n	802bd8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802bd58:	687b      	ldr	r3, [r7, #4]
 802bd5a:	681b      	ldr	r3, [r3, #0]
 802bd5c:	330c      	adds	r3, #12
 802bd5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802bd60:	68fb      	ldr	r3, [r7, #12]
 802bd62:	e853 3f00 	ldrex	r3, [r3]
 802bd66:	60bb      	str	r3, [r7, #8]
   return(result);
 802bd68:	68bb      	ldr	r3, [r7, #8]
 802bd6a:	f023 0310 	bic.w	r3, r3, #16
 802bd6e:	647b      	str	r3, [r7, #68]	; 0x44
 802bd70:	687b      	ldr	r3, [r7, #4]
 802bd72:	681b      	ldr	r3, [r3, #0]
 802bd74:	330c      	adds	r3, #12
 802bd76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 802bd78:	61ba      	str	r2, [r7, #24]
 802bd7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bd7c:	6979      	ldr	r1, [r7, #20]
 802bd7e:	69ba      	ldr	r2, [r7, #24]
 802bd80:	e841 2300 	strex	r3, r2, [r1]
 802bd84:	613b      	str	r3, [r7, #16]
   return(result);
 802bd86:	693b      	ldr	r3, [r7, #16]
 802bd88:	2b00      	cmp	r3, #0
 802bd8a:	d1e5      	bne.n	802bd58 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 802bd8c:	687b      	ldr	r3, [r7, #4]
 802bd8e:	2220      	movs	r2, #32
 802bd90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802bd94:	687b      	ldr	r3, [r7, #4]
 802bd96:	2200      	movs	r2, #0
 802bd98:	631a      	str	r2, [r3, #48]	; 0x30
}
 802bd9a:	bf00      	nop
 802bd9c:	3754      	adds	r7, #84	; 0x54
 802bd9e:	46bd      	mov	sp, r7
 802bda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802bda4:	4770      	bx	lr

0802bda6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802bda6:	b580      	push	{r7, lr}
 802bda8:	b084      	sub	sp, #16
 802bdaa:	af00      	add	r7, sp, #0
 802bdac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 802bdae:	687b      	ldr	r3, [r7, #4]
 802bdb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802bdb2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 802bdb4:	68fb      	ldr	r3, [r7, #12]
 802bdb6:	2200      	movs	r2, #0
 802bdb8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 802bdba:	68fb      	ldr	r3, [r7, #12]
 802bdbc:	2200      	movs	r2, #0
 802bdbe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 802bdc0:	68f8      	ldr	r0, [r7, #12]
 802bdc2:	f7ff ff09 	bl	802bbd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802bdc6:	bf00      	nop
 802bdc8:	3710      	adds	r7, #16
 802bdca:	46bd      	mov	sp, r7
 802bdcc:	bd80      	pop	{r7, pc}

0802bdce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 802bdce:	b480      	push	{r7}
 802bdd0:	b085      	sub	sp, #20
 802bdd2:	af00      	add	r7, sp, #0
 802bdd4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 802bdd6:	687b      	ldr	r3, [r7, #4]
 802bdd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802bddc:	b2db      	uxtb	r3, r3
 802bdde:	2b21      	cmp	r3, #33	; 0x21
 802bde0:	d13e      	bne.n	802be60 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802bde2:	687b      	ldr	r3, [r7, #4]
 802bde4:	689b      	ldr	r3, [r3, #8]
 802bde6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802bdea:	d114      	bne.n	802be16 <UART_Transmit_IT+0x48>
 802bdec:	687b      	ldr	r3, [r7, #4]
 802bdee:	691b      	ldr	r3, [r3, #16]
 802bdf0:	2b00      	cmp	r3, #0
 802bdf2:	d110      	bne.n	802be16 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 802bdf4:	687b      	ldr	r3, [r7, #4]
 802bdf6:	6a1b      	ldr	r3, [r3, #32]
 802bdf8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 802bdfa:	68fb      	ldr	r3, [r7, #12]
 802bdfc:	881b      	ldrh	r3, [r3, #0]
 802bdfe:	461a      	mov	r2, r3
 802be00:	687b      	ldr	r3, [r7, #4]
 802be02:	681b      	ldr	r3, [r3, #0]
 802be04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 802be08:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 802be0a:	687b      	ldr	r3, [r7, #4]
 802be0c:	6a1b      	ldr	r3, [r3, #32]
 802be0e:	1c9a      	adds	r2, r3, #2
 802be10:	687b      	ldr	r3, [r7, #4]
 802be12:	621a      	str	r2, [r3, #32]
 802be14:	e008      	b.n	802be28 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 802be16:	687b      	ldr	r3, [r7, #4]
 802be18:	6a1b      	ldr	r3, [r3, #32]
 802be1a:	1c59      	adds	r1, r3, #1
 802be1c:	687a      	ldr	r2, [r7, #4]
 802be1e:	6211      	str	r1, [r2, #32]
 802be20:	781a      	ldrb	r2, [r3, #0]
 802be22:	687b      	ldr	r3, [r7, #4]
 802be24:	681b      	ldr	r3, [r3, #0]
 802be26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 802be28:	687b      	ldr	r3, [r7, #4]
 802be2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802be2c:	b29b      	uxth	r3, r3
 802be2e:	3b01      	subs	r3, #1
 802be30:	b29b      	uxth	r3, r3
 802be32:	687a      	ldr	r2, [r7, #4]
 802be34:	4619      	mov	r1, r3
 802be36:	84d1      	strh	r1, [r2, #38]	; 0x26
 802be38:	2b00      	cmp	r3, #0
 802be3a:	d10f      	bne.n	802be5c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 802be3c:	687b      	ldr	r3, [r7, #4]
 802be3e:	681b      	ldr	r3, [r3, #0]
 802be40:	68da      	ldr	r2, [r3, #12]
 802be42:	687b      	ldr	r3, [r7, #4]
 802be44:	681b      	ldr	r3, [r3, #0]
 802be46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802be4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 802be4c:	687b      	ldr	r3, [r7, #4]
 802be4e:	681b      	ldr	r3, [r3, #0]
 802be50:	68da      	ldr	r2, [r3, #12]
 802be52:	687b      	ldr	r3, [r7, #4]
 802be54:	681b      	ldr	r3, [r3, #0]
 802be56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802be5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 802be5c:	2300      	movs	r3, #0
 802be5e:	e000      	b.n	802be62 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 802be60:	2302      	movs	r3, #2
  }
}
 802be62:	4618      	mov	r0, r3
 802be64:	3714      	adds	r7, #20
 802be66:	46bd      	mov	sp, r7
 802be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 802be6c:	4770      	bx	lr

0802be6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 802be6e:	b580      	push	{r7, lr}
 802be70:	b082      	sub	sp, #8
 802be72:	af00      	add	r7, sp, #0
 802be74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 802be76:	687b      	ldr	r3, [r7, #4]
 802be78:	681b      	ldr	r3, [r3, #0]
 802be7a:	68da      	ldr	r2, [r3, #12]
 802be7c:	687b      	ldr	r3, [r7, #4]
 802be7e:	681b      	ldr	r3, [r3, #0]
 802be80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802be84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 802be86:	687b      	ldr	r3, [r7, #4]
 802be88:	2220      	movs	r2, #32
 802be8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 802be8e:	6878      	ldr	r0, [r7, #4]
 802be90:	f7ff fe8e 	bl	802bbb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 802be94:	2300      	movs	r3, #0
}
 802be96:	4618      	mov	r0, r3
 802be98:	3708      	adds	r7, #8
 802be9a:	46bd      	mov	sp, r7
 802be9c:	bd80      	pop	{r7, pc}

0802be9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 802be9e:	b580      	push	{r7, lr}
 802bea0:	b08c      	sub	sp, #48	; 0x30
 802bea2:	af00      	add	r7, sp, #0
 802bea4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 802bea6:	687b      	ldr	r3, [r7, #4]
 802bea8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 802beac:	b2db      	uxtb	r3, r3
 802beae:	2b22      	cmp	r3, #34	; 0x22
 802beb0:	f040 80ab 	bne.w	802c00a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802beb4:	687b      	ldr	r3, [r7, #4]
 802beb6:	689b      	ldr	r3, [r3, #8]
 802beb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802bebc:	d117      	bne.n	802beee <UART_Receive_IT+0x50>
 802bebe:	687b      	ldr	r3, [r7, #4]
 802bec0:	691b      	ldr	r3, [r3, #16]
 802bec2:	2b00      	cmp	r3, #0
 802bec4:	d113      	bne.n	802beee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 802bec6:	2300      	movs	r3, #0
 802bec8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 802beca:	687b      	ldr	r3, [r7, #4]
 802becc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802bece:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 802bed0:	687b      	ldr	r3, [r7, #4]
 802bed2:	681b      	ldr	r3, [r3, #0]
 802bed4:	685b      	ldr	r3, [r3, #4]
 802bed6:	b29b      	uxth	r3, r3
 802bed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802bedc:	b29a      	uxth	r2, r3
 802bede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802bee0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 802bee2:	687b      	ldr	r3, [r7, #4]
 802bee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802bee6:	1c9a      	adds	r2, r3, #2
 802bee8:	687b      	ldr	r3, [r7, #4]
 802beea:	629a      	str	r2, [r3, #40]	; 0x28
 802beec:	e026      	b.n	802bf3c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 802beee:	687b      	ldr	r3, [r7, #4]
 802bef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802bef2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 802bef4:	2300      	movs	r3, #0
 802bef6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 802bef8:	687b      	ldr	r3, [r7, #4]
 802befa:	689b      	ldr	r3, [r3, #8]
 802befc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802bf00:	d007      	beq.n	802bf12 <UART_Receive_IT+0x74>
 802bf02:	687b      	ldr	r3, [r7, #4]
 802bf04:	689b      	ldr	r3, [r3, #8]
 802bf06:	2b00      	cmp	r3, #0
 802bf08:	d10a      	bne.n	802bf20 <UART_Receive_IT+0x82>
 802bf0a:	687b      	ldr	r3, [r7, #4]
 802bf0c:	691b      	ldr	r3, [r3, #16]
 802bf0e:	2b00      	cmp	r3, #0
 802bf10:	d106      	bne.n	802bf20 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 802bf12:	687b      	ldr	r3, [r7, #4]
 802bf14:	681b      	ldr	r3, [r3, #0]
 802bf16:	685b      	ldr	r3, [r3, #4]
 802bf18:	b2da      	uxtb	r2, r3
 802bf1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802bf1c:	701a      	strb	r2, [r3, #0]
 802bf1e:	e008      	b.n	802bf32 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 802bf20:	687b      	ldr	r3, [r7, #4]
 802bf22:	681b      	ldr	r3, [r3, #0]
 802bf24:	685b      	ldr	r3, [r3, #4]
 802bf26:	b2db      	uxtb	r3, r3
 802bf28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802bf2c:	b2da      	uxtb	r2, r3
 802bf2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802bf30:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 802bf32:	687b      	ldr	r3, [r7, #4]
 802bf34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802bf36:	1c5a      	adds	r2, r3, #1
 802bf38:	687b      	ldr	r3, [r7, #4]
 802bf3a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 802bf3c:	687b      	ldr	r3, [r7, #4]
 802bf3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 802bf40:	b29b      	uxth	r3, r3
 802bf42:	3b01      	subs	r3, #1
 802bf44:	b29b      	uxth	r3, r3
 802bf46:	687a      	ldr	r2, [r7, #4]
 802bf48:	4619      	mov	r1, r3
 802bf4a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 802bf4c:	2b00      	cmp	r3, #0
 802bf4e:	d15a      	bne.n	802c006 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 802bf50:	687b      	ldr	r3, [r7, #4]
 802bf52:	681b      	ldr	r3, [r3, #0]
 802bf54:	68da      	ldr	r2, [r3, #12]
 802bf56:	687b      	ldr	r3, [r7, #4]
 802bf58:	681b      	ldr	r3, [r3, #0]
 802bf5a:	f022 0220 	bic.w	r2, r2, #32
 802bf5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 802bf60:	687b      	ldr	r3, [r7, #4]
 802bf62:	681b      	ldr	r3, [r3, #0]
 802bf64:	68da      	ldr	r2, [r3, #12]
 802bf66:	687b      	ldr	r3, [r7, #4]
 802bf68:	681b      	ldr	r3, [r3, #0]
 802bf6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 802bf6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 802bf70:	687b      	ldr	r3, [r7, #4]
 802bf72:	681b      	ldr	r3, [r3, #0]
 802bf74:	695a      	ldr	r2, [r3, #20]
 802bf76:	687b      	ldr	r3, [r7, #4]
 802bf78:	681b      	ldr	r3, [r3, #0]
 802bf7a:	f022 0201 	bic.w	r2, r2, #1
 802bf7e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 802bf80:	687b      	ldr	r3, [r7, #4]
 802bf82:	2220      	movs	r2, #32
 802bf84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802bf88:	687b      	ldr	r3, [r7, #4]
 802bf8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802bf8c:	2b01      	cmp	r3, #1
 802bf8e:	d135      	bne.n	802bffc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802bf90:	687b      	ldr	r3, [r7, #4]
 802bf92:	2200      	movs	r2, #0
 802bf94:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802bf96:	687b      	ldr	r3, [r7, #4]
 802bf98:	681b      	ldr	r3, [r3, #0]
 802bf9a:	330c      	adds	r3, #12
 802bf9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802bf9e:	697b      	ldr	r3, [r7, #20]
 802bfa0:	e853 3f00 	ldrex	r3, [r3]
 802bfa4:	613b      	str	r3, [r7, #16]
   return(result);
 802bfa6:	693b      	ldr	r3, [r7, #16]
 802bfa8:	f023 0310 	bic.w	r3, r3, #16
 802bfac:	627b      	str	r3, [r7, #36]	; 0x24
 802bfae:	687b      	ldr	r3, [r7, #4]
 802bfb0:	681b      	ldr	r3, [r3, #0]
 802bfb2:	330c      	adds	r3, #12
 802bfb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802bfb6:	623a      	str	r2, [r7, #32]
 802bfb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802bfba:	69f9      	ldr	r1, [r7, #28]
 802bfbc:	6a3a      	ldr	r2, [r7, #32]
 802bfbe:	e841 2300 	strex	r3, r2, [r1]
 802bfc2:	61bb      	str	r3, [r7, #24]
   return(result);
 802bfc4:	69bb      	ldr	r3, [r7, #24]
 802bfc6:	2b00      	cmp	r3, #0
 802bfc8:	d1e5      	bne.n	802bf96 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 802bfca:	687b      	ldr	r3, [r7, #4]
 802bfcc:	681b      	ldr	r3, [r3, #0]
 802bfce:	681b      	ldr	r3, [r3, #0]
 802bfd0:	f003 0310 	and.w	r3, r3, #16
 802bfd4:	2b10      	cmp	r3, #16
 802bfd6:	d10a      	bne.n	802bfee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 802bfd8:	2300      	movs	r3, #0
 802bfda:	60fb      	str	r3, [r7, #12]
 802bfdc:	687b      	ldr	r3, [r7, #4]
 802bfde:	681b      	ldr	r3, [r3, #0]
 802bfe0:	681b      	ldr	r3, [r3, #0]
 802bfe2:	60fb      	str	r3, [r7, #12]
 802bfe4:	687b      	ldr	r3, [r7, #4]
 802bfe6:	681b      	ldr	r3, [r3, #0]
 802bfe8:	685b      	ldr	r3, [r3, #4]
 802bfea:	60fb      	str	r3, [r7, #12]
 802bfec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 802bfee:	687b      	ldr	r3, [r7, #4]
 802bff0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 802bff2:	4619      	mov	r1, r3
 802bff4:	6878      	ldr	r0, [r7, #4]
 802bff6:	f7ff fdf9 	bl	802bbec <HAL_UARTEx_RxEventCallback>
 802bffa:	e002      	b.n	802c002 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 802bffc:	6878      	ldr	r0, [r7, #4]
 802bffe:	f7ff fde1 	bl	802bbc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 802c002:	2300      	movs	r3, #0
 802c004:	e002      	b.n	802c00c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 802c006:	2300      	movs	r3, #0
 802c008:	e000      	b.n	802c00c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 802c00a:	2302      	movs	r3, #2
  }
}
 802c00c:	4618      	mov	r0, r3
 802c00e:	3730      	adds	r7, #48	; 0x30
 802c010:	46bd      	mov	sp, r7
 802c012:	bd80      	pop	{r7, pc}

0802c014 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 802c014:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 802c018:	b0c0      	sub	sp, #256	; 0x100
 802c01a:	af00      	add	r7, sp, #0
 802c01c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 802c020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c024:	681b      	ldr	r3, [r3, #0]
 802c026:	691b      	ldr	r3, [r3, #16]
 802c028:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 802c02c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c030:	68d9      	ldr	r1, [r3, #12]
 802c032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c036:	681a      	ldr	r2, [r3, #0]
 802c038:	ea40 0301 	orr.w	r3, r0, r1
 802c03c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 802c03e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c042:	689a      	ldr	r2, [r3, #8]
 802c044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c048:	691b      	ldr	r3, [r3, #16]
 802c04a:	431a      	orrs	r2, r3
 802c04c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c050:	695b      	ldr	r3, [r3, #20]
 802c052:	431a      	orrs	r2, r3
 802c054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c058:	69db      	ldr	r3, [r3, #28]
 802c05a:	4313      	orrs	r3, r2
 802c05c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 802c060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c064:	681b      	ldr	r3, [r3, #0]
 802c066:	68db      	ldr	r3, [r3, #12]
 802c068:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 802c06c:	f021 010c 	bic.w	r1, r1, #12
 802c070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c074:	681a      	ldr	r2, [r3, #0]
 802c076:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 802c07a:	430b      	orrs	r3, r1
 802c07c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 802c07e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c082:	681b      	ldr	r3, [r3, #0]
 802c084:	695b      	ldr	r3, [r3, #20]
 802c086:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 802c08a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c08e:	6999      	ldr	r1, [r3, #24]
 802c090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c094:	681a      	ldr	r2, [r3, #0]
 802c096:	ea40 0301 	orr.w	r3, r0, r1
 802c09a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 802c09c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c0a0:	681a      	ldr	r2, [r3, #0]
 802c0a2:	4b8f      	ldr	r3, [pc, #572]	; (802c2e0 <UART_SetConfig+0x2cc>)
 802c0a4:	429a      	cmp	r2, r3
 802c0a6:	d005      	beq.n	802c0b4 <UART_SetConfig+0xa0>
 802c0a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c0ac:	681a      	ldr	r2, [r3, #0]
 802c0ae:	4b8d      	ldr	r3, [pc, #564]	; (802c2e4 <UART_SetConfig+0x2d0>)
 802c0b0:	429a      	cmp	r2, r3
 802c0b2:	d104      	bne.n	802c0be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 802c0b4:	f7fe fab4 	bl	802a620 <HAL_RCC_GetPCLK2Freq>
 802c0b8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 802c0bc:	e003      	b.n	802c0c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 802c0be:	f7fe fa9b 	bl	802a5f8 <HAL_RCC_GetPCLK1Freq>
 802c0c2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 802c0c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c0ca:	69db      	ldr	r3, [r3, #28]
 802c0cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802c0d0:	f040 810c 	bne.w	802c2ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 802c0d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802c0d8:	2200      	movs	r2, #0
 802c0da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 802c0de:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 802c0e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 802c0e6:	4622      	mov	r2, r4
 802c0e8:	462b      	mov	r3, r5
 802c0ea:	1891      	adds	r1, r2, r2
 802c0ec:	65b9      	str	r1, [r7, #88]	; 0x58
 802c0ee:	415b      	adcs	r3, r3
 802c0f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 802c0f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 802c0f6:	4621      	mov	r1, r4
 802c0f8:	eb12 0801 	adds.w	r8, r2, r1
 802c0fc:	4629      	mov	r1, r5
 802c0fe:	eb43 0901 	adc.w	r9, r3, r1
 802c102:	f04f 0200 	mov.w	r2, #0
 802c106:	f04f 0300 	mov.w	r3, #0
 802c10a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 802c10e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 802c112:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 802c116:	4690      	mov	r8, r2
 802c118:	4699      	mov	r9, r3
 802c11a:	4623      	mov	r3, r4
 802c11c:	eb18 0303 	adds.w	r3, r8, r3
 802c120:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 802c124:	462b      	mov	r3, r5
 802c126:	eb49 0303 	adc.w	r3, r9, r3
 802c12a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 802c12e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c132:	685b      	ldr	r3, [r3, #4]
 802c134:	2200      	movs	r2, #0
 802c136:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 802c13a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 802c13e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 802c142:	460b      	mov	r3, r1
 802c144:	18db      	adds	r3, r3, r3
 802c146:	653b      	str	r3, [r7, #80]	; 0x50
 802c148:	4613      	mov	r3, r2
 802c14a:	eb42 0303 	adc.w	r3, r2, r3
 802c14e:	657b      	str	r3, [r7, #84]	; 0x54
 802c150:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 802c154:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 802c158:	f7f6 f88a 	bl	8022270 <__aeabi_uldivmod>
 802c15c:	4602      	mov	r2, r0
 802c15e:	460b      	mov	r3, r1
 802c160:	4b61      	ldr	r3, [pc, #388]	; (802c2e8 <UART_SetConfig+0x2d4>)
 802c162:	fba3 2302 	umull	r2, r3, r3, r2
 802c166:	095b      	lsrs	r3, r3, #5
 802c168:	011c      	lsls	r4, r3, #4
 802c16a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802c16e:	2200      	movs	r2, #0
 802c170:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 802c174:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 802c178:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 802c17c:	4642      	mov	r2, r8
 802c17e:	464b      	mov	r3, r9
 802c180:	1891      	adds	r1, r2, r2
 802c182:	64b9      	str	r1, [r7, #72]	; 0x48
 802c184:	415b      	adcs	r3, r3
 802c186:	64fb      	str	r3, [r7, #76]	; 0x4c
 802c188:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 802c18c:	4641      	mov	r1, r8
 802c18e:	eb12 0a01 	adds.w	sl, r2, r1
 802c192:	4649      	mov	r1, r9
 802c194:	eb43 0b01 	adc.w	fp, r3, r1
 802c198:	f04f 0200 	mov.w	r2, #0
 802c19c:	f04f 0300 	mov.w	r3, #0
 802c1a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 802c1a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 802c1a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802c1ac:	4692      	mov	sl, r2
 802c1ae:	469b      	mov	fp, r3
 802c1b0:	4643      	mov	r3, r8
 802c1b2:	eb1a 0303 	adds.w	r3, sl, r3
 802c1b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 802c1ba:	464b      	mov	r3, r9
 802c1bc:	eb4b 0303 	adc.w	r3, fp, r3
 802c1c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 802c1c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c1c8:	685b      	ldr	r3, [r3, #4]
 802c1ca:	2200      	movs	r2, #0
 802c1cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 802c1d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 802c1d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 802c1d8:	460b      	mov	r3, r1
 802c1da:	18db      	adds	r3, r3, r3
 802c1dc:	643b      	str	r3, [r7, #64]	; 0x40
 802c1de:	4613      	mov	r3, r2
 802c1e0:	eb42 0303 	adc.w	r3, r2, r3
 802c1e4:	647b      	str	r3, [r7, #68]	; 0x44
 802c1e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 802c1ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 802c1ee:	f7f6 f83f 	bl	8022270 <__aeabi_uldivmod>
 802c1f2:	4602      	mov	r2, r0
 802c1f4:	460b      	mov	r3, r1
 802c1f6:	4611      	mov	r1, r2
 802c1f8:	4b3b      	ldr	r3, [pc, #236]	; (802c2e8 <UART_SetConfig+0x2d4>)
 802c1fa:	fba3 2301 	umull	r2, r3, r3, r1
 802c1fe:	095b      	lsrs	r3, r3, #5
 802c200:	2264      	movs	r2, #100	; 0x64
 802c202:	fb02 f303 	mul.w	r3, r2, r3
 802c206:	1acb      	subs	r3, r1, r3
 802c208:	00db      	lsls	r3, r3, #3
 802c20a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 802c20e:	4b36      	ldr	r3, [pc, #216]	; (802c2e8 <UART_SetConfig+0x2d4>)
 802c210:	fba3 2302 	umull	r2, r3, r3, r2
 802c214:	095b      	lsrs	r3, r3, #5
 802c216:	005b      	lsls	r3, r3, #1
 802c218:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 802c21c:	441c      	add	r4, r3
 802c21e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802c222:	2200      	movs	r2, #0
 802c224:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 802c228:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 802c22c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 802c230:	4642      	mov	r2, r8
 802c232:	464b      	mov	r3, r9
 802c234:	1891      	adds	r1, r2, r2
 802c236:	63b9      	str	r1, [r7, #56]	; 0x38
 802c238:	415b      	adcs	r3, r3
 802c23a:	63fb      	str	r3, [r7, #60]	; 0x3c
 802c23c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 802c240:	4641      	mov	r1, r8
 802c242:	1851      	adds	r1, r2, r1
 802c244:	6339      	str	r1, [r7, #48]	; 0x30
 802c246:	4649      	mov	r1, r9
 802c248:	414b      	adcs	r3, r1
 802c24a:	637b      	str	r3, [r7, #52]	; 0x34
 802c24c:	f04f 0200 	mov.w	r2, #0
 802c250:	f04f 0300 	mov.w	r3, #0
 802c254:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 802c258:	4659      	mov	r1, fp
 802c25a:	00cb      	lsls	r3, r1, #3
 802c25c:	4651      	mov	r1, sl
 802c25e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802c262:	4651      	mov	r1, sl
 802c264:	00ca      	lsls	r2, r1, #3
 802c266:	4610      	mov	r0, r2
 802c268:	4619      	mov	r1, r3
 802c26a:	4603      	mov	r3, r0
 802c26c:	4642      	mov	r2, r8
 802c26e:	189b      	adds	r3, r3, r2
 802c270:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 802c274:	464b      	mov	r3, r9
 802c276:	460a      	mov	r2, r1
 802c278:	eb42 0303 	adc.w	r3, r2, r3
 802c27c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 802c280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c284:	685b      	ldr	r3, [r3, #4]
 802c286:	2200      	movs	r2, #0
 802c288:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 802c28c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 802c290:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 802c294:	460b      	mov	r3, r1
 802c296:	18db      	adds	r3, r3, r3
 802c298:	62bb      	str	r3, [r7, #40]	; 0x28
 802c29a:	4613      	mov	r3, r2
 802c29c:	eb42 0303 	adc.w	r3, r2, r3
 802c2a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 802c2a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802c2a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 802c2aa:	f7f5 ffe1 	bl	8022270 <__aeabi_uldivmod>
 802c2ae:	4602      	mov	r2, r0
 802c2b0:	460b      	mov	r3, r1
 802c2b2:	4b0d      	ldr	r3, [pc, #52]	; (802c2e8 <UART_SetConfig+0x2d4>)
 802c2b4:	fba3 1302 	umull	r1, r3, r3, r2
 802c2b8:	095b      	lsrs	r3, r3, #5
 802c2ba:	2164      	movs	r1, #100	; 0x64
 802c2bc:	fb01 f303 	mul.w	r3, r1, r3
 802c2c0:	1ad3      	subs	r3, r2, r3
 802c2c2:	00db      	lsls	r3, r3, #3
 802c2c4:	3332      	adds	r3, #50	; 0x32
 802c2c6:	4a08      	ldr	r2, [pc, #32]	; (802c2e8 <UART_SetConfig+0x2d4>)
 802c2c8:	fba2 2303 	umull	r2, r3, r2, r3
 802c2cc:	095b      	lsrs	r3, r3, #5
 802c2ce:	f003 0207 	and.w	r2, r3, #7
 802c2d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c2d6:	681b      	ldr	r3, [r3, #0]
 802c2d8:	4422      	add	r2, r4
 802c2da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 802c2dc:	e106      	b.n	802c4ec <UART_SetConfig+0x4d8>
 802c2de:	bf00      	nop
 802c2e0:	40011000 	.word	0x40011000
 802c2e4:	40011400 	.word	0x40011400
 802c2e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 802c2ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802c2f0:	2200      	movs	r2, #0
 802c2f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 802c2f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 802c2fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 802c2fe:	4642      	mov	r2, r8
 802c300:	464b      	mov	r3, r9
 802c302:	1891      	adds	r1, r2, r2
 802c304:	6239      	str	r1, [r7, #32]
 802c306:	415b      	adcs	r3, r3
 802c308:	627b      	str	r3, [r7, #36]	; 0x24
 802c30a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802c30e:	4641      	mov	r1, r8
 802c310:	1854      	adds	r4, r2, r1
 802c312:	4649      	mov	r1, r9
 802c314:	eb43 0501 	adc.w	r5, r3, r1
 802c318:	f04f 0200 	mov.w	r2, #0
 802c31c:	f04f 0300 	mov.w	r3, #0
 802c320:	00eb      	lsls	r3, r5, #3
 802c322:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 802c326:	00e2      	lsls	r2, r4, #3
 802c328:	4614      	mov	r4, r2
 802c32a:	461d      	mov	r5, r3
 802c32c:	4643      	mov	r3, r8
 802c32e:	18e3      	adds	r3, r4, r3
 802c330:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 802c334:	464b      	mov	r3, r9
 802c336:	eb45 0303 	adc.w	r3, r5, r3
 802c33a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 802c33e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c342:	685b      	ldr	r3, [r3, #4]
 802c344:	2200      	movs	r2, #0
 802c346:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 802c34a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 802c34e:	f04f 0200 	mov.w	r2, #0
 802c352:	f04f 0300 	mov.w	r3, #0
 802c356:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 802c35a:	4629      	mov	r1, r5
 802c35c:	008b      	lsls	r3, r1, #2
 802c35e:	4621      	mov	r1, r4
 802c360:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802c364:	4621      	mov	r1, r4
 802c366:	008a      	lsls	r2, r1, #2
 802c368:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 802c36c:	f7f5 ff80 	bl	8022270 <__aeabi_uldivmod>
 802c370:	4602      	mov	r2, r0
 802c372:	460b      	mov	r3, r1
 802c374:	4b60      	ldr	r3, [pc, #384]	; (802c4f8 <UART_SetConfig+0x4e4>)
 802c376:	fba3 2302 	umull	r2, r3, r3, r2
 802c37a:	095b      	lsrs	r3, r3, #5
 802c37c:	011c      	lsls	r4, r3, #4
 802c37e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802c382:	2200      	movs	r2, #0
 802c384:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 802c388:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 802c38c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 802c390:	4642      	mov	r2, r8
 802c392:	464b      	mov	r3, r9
 802c394:	1891      	adds	r1, r2, r2
 802c396:	61b9      	str	r1, [r7, #24]
 802c398:	415b      	adcs	r3, r3
 802c39a:	61fb      	str	r3, [r7, #28]
 802c39c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802c3a0:	4641      	mov	r1, r8
 802c3a2:	1851      	adds	r1, r2, r1
 802c3a4:	6139      	str	r1, [r7, #16]
 802c3a6:	4649      	mov	r1, r9
 802c3a8:	414b      	adcs	r3, r1
 802c3aa:	617b      	str	r3, [r7, #20]
 802c3ac:	f04f 0200 	mov.w	r2, #0
 802c3b0:	f04f 0300 	mov.w	r3, #0
 802c3b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 802c3b8:	4659      	mov	r1, fp
 802c3ba:	00cb      	lsls	r3, r1, #3
 802c3bc:	4651      	mov	r1, sl
 802c3be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802c3c2:	4651      	mov	r1, sl
 802c3c4:	00ca      	lsls	r2, r1, #3
 802c3c6:	4610      	mov	r0, r2
 802c3c8:	4619      	mov	r1, r3
 802c3ca:	4603      	mov	r3, r0
 802c3cc:	4642      	mov	r2, r8
 802c3ce:	189b      	adds	r3, r3, r2
 802c3d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 802c3d4:	464b      	mov	r3, r9
 802c3d6:	460a      	mov	r2, r1
 802c3d8:	eb42 0303 	adc.w	r3, r2, r3
 802c3dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 802c3e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c3e4:	685b      	ldr	r3, [r3, #4]
 802c3e6:	2200      	movs	r2, #0
 802c3e8:	67bb      	str	r3, [r7, #120]	; 0x78
 802c3ea:	67fa      	str	r2, [r7, #124]	; 0x7c
 802c3ec:	f04f 0200 	mov.w	r2, #0
 802c3f0:	f04f 0300 	mov.w	r3, #0
 802c3f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 802c3f8:	4649      	mov	r1, r9
 802c3fa:	008b      	lsls	r3, r1, #2
 802c3fc:	4641      	mov	r1, r8
 802c3fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802c402:	4641      	mov	r1, r8
 802c404:	008a      	lsls	r2, r1, #2
 802c406:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 802c40a:	f7f5 ff31 	bl	8022270 <__aeabi_uldivmod>
 802c40e:	4602      	mov	r2, r0
 802c410:	460b      	mov	r3, r1
 802c412:	4611      	mov	r1, r2
 802c414:	4b38      	ldr	r3, [pc, #224]	; (802c4f8 <UART_SetConfig+0x4e4>)
 802c416:	fba3 2301 	umull	r2, r3, r3, r1
 802c41a:	095b      	lsrs	r3, r3, #5
 802c41c:	2264      	movs	r2, #100	; 0x64
 802c41e:	fb02 f303 	mul.w	r3, r2, r3
 802c422:	1acb      	subs	r3, r1, r3
 802c424:	011b      	lsls	r3, r3, #4
 802c426:	3332      	adds	r3, #50	; 0x32
 802c428:	4a33      	ldr	r2, [pc, #204]	; (802c4f8 <UART_SetConfig+0x4e4>)
 802c42a:	fba2 2303 	umull	r2, r3, r2, r3
 802c42e:	095b      	lsrs	r3, r3, #5
 802c430:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 802c434:	441c      	add	r4, r3
 802c436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802c43a:	2200      	movs	r2, #0
 802c43c:	673b      	str	r3, [r7, #112]	; 0x70
 802c43e:	677a      	str	r2, [r7, #116]	; 0x74
 802c440:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 802c444:	4642      	mov	r2, r8
 802c446:	464b      	mov	r3, r9
 802c448:	1891      	adds	r1, r2, r2
 802c44a:	60b9      	str	r1, [r7, #8]
 802c44c:	415b      	adcs	r3, r3
 802c44e:	60fb      	str	r3, [r7, #12]
 802c450:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802c454:	4641      	mov	r1, r8
 802c456:	1851      	adds	r1, r2, r1
 802c458:	6039      	str	r1, [r7, #0]
 802c45a:	4649      	mov	r1, r9
 802c45c:	414b      	adcs	r3, r1
 802c45e:	607b      	str	r3, [r7, #4]
 802c460:	f04f 0200 	mov.w	r2, #0
 802c464:	f04f 0300 	mov.w	r3, #0
 802c468:	e9d7 ab00 	ldrd	sl, fp, [r7]
 802c46c:	4659      	mov	r1, fp
 802c46e:	00cb      	lsls	r3, r1, #3
 802c470:	4651      	mov	r1, sl
 802c472:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802c476:	4651      	mov	r1, sl
 802c478:	00ca      	lsls	r2, r1, #3
 802c47a:	4610      	mov	r0, r2
 802c47c:	4619      	mov	r1, r3
 802c47e:	4603      	mov	r3, r0
 802c480:	4642      	mov	r2, r8
 802c482:	189b      	adds	r3, r3, r2
 802c484:	66bb      	str	r3, [r7, #104]	; 0x68
 802c486:	464b      	mov	r3, r9
 802c488:	460a      	mov	r2, r1
 802c48a:	eb42 0303 	adc.w	r3, r2, r3
 802c48e:	66fb      	str	r3, [r7, #108]	; 0x6c
 802c490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c494:	685b      	ldr	r3, [r3, #4]
 802c496:	2200      	movs	r2, #0
 802c498:	663b      	str	r3, [r7, #96]	; 0x60
 802c49a:	667a      	str	r2, [r7, #100]	; 0x64
 802c49c:	f04f 0200 	mov.w	r2, #0
 802c4a0:	f04f 0300 	mov.w	r3, #0
 802c4a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 802c4a8:	4649      	mov	r1, r9
 802c4aa:	008b      	lsls	r3, r1, #2
 802c4ac:	4641      	mov	r1, r8
 802c4ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802c4b2:	4641      	mov	r1, r8
 802c4b4:	008a      	lsls	r2, r1, #2
 802c4b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 802c4ba:	f7f5 fed9 	bl	8022270 <__aeabi_uldivmod>
 802c4be:	4602      	mov	r2, r0
 802c4c0:	460b      	mov	r3, r1
 802c4c2:	4b0d      	ldr	r3, [pc, #52]	; (802c4f8 <UART_SetConfig+0x4e4>)
 802c4c4:	fba3 1302 	umull	r1, r3, r3, r2
 802c4c8:	095b      	lsrs	r3, r3, #5
 802c4ca:	2164      	movs	r1, #100	; 0x64
 802c4cc:	fb01 f303 	mul.w	r3, r1, r3
 802c4d0:	1ad3      	subs	r3, r2, r3
 802c4d2:	011b      	lsls	r3, r3, #4
 802c4d4:	3332      	adds	r3, #50	; 0x32
 802c4d6:	4a08      	ldr	r2, [pc, #32]	; (802c4f8 <UART_SetConfig+0x4e4>)
 802c4d8:	fba2 2303 	umull	r2, r3, r2, r3
 802c4dc:	095b      	lsrs	r3, r3, #5
 802c4de:	f003 020f 	and.w	r2, r3, #15
 802c4e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802c4e6:	681b      	ldr	r3, [r3, #0]
 802c4e8:	4422      	add	r2, r4
 802c4ea:	609a      	str	r2, [r3, #8]
}
 802c4ec:	bf00      	nop
 802c4ee:	f507 7780 	add.w	r7, r7, #256	; 0x100
 802c4f2:	46bd      	mov	sp, r7
 802c4f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802c4f8:	51eb851f 	.word	0x51eb851f

0802c4fc <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
{
 802c4fc:	b480      	push	{r7}
 802c4fe:	b083      	sub	sp, #12
 802c500:	af00      	add	r7, sp, #0
 802c502:	6078      	str	r0, [r7, #4]
 802c504:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));

  /* Set NAND device control parameters */
  if (Init->NandBank == FSMC_NAND_BANK2)
 802c506:	683b      	ldr	r3, [r7, #0]
 802c508:	681b      	ldr	r3, [r3, #0]
 802c50a:	2b10      	cmp	r3, #16
 802c50c:	d11c      	bne.n	802c548 <FSMC_NAND_Init+0x4c>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 802c50e:	687b      	ldr	r3, [r7, #4]
 802c510:	681a      	ldr	r2, [r3, #0]
 802c512:	4b1f      	ldr	r3, [pc, #124]	; (802c590 <FSMC_NAND_Init+0x94>)
 802c514:	4013      	ands	r3, r2
 802c516:	683a      	ldr	r2, [r7, #0]
 802c518:	6851      	ldr	r1, [r2, #4]
 802c51a:	683a      	ldr	r2, [r7, #0]
 802c51c:	6892      	ldr	r2, [r2, #8]
 802c51e:	4311      	orrs	r1, r2
 802c520:	683a      	ldr	r2, [r7, #0]
 802c522:	68d2      	ldr	r2, [r2, #12]
 802c524:	4311      	orrs	r1, r2
 802c526:	683a      	ldr	r2, [r7, #0]
 802c528:	6912      	ldr	r2, [r2, #16]
 802c52a:	4311      	orrs	r1, r2
 802c52c:	683a      	ldr	r2, [r7, #0]
 802c52e:	6952      	ldr	r2, [r2, #20]
 802c530:	0252      	lsls	r2, r2, #9
 802c532:	4311      	orrs	r1, r2
 802c534:	683a      	ldr	r2, [r7, #0]
 802c536:	6992      	ldr	r2, [r2, #24]
 802c538:	0352      	lsls	r2, r2, #13
 802c53a:	430a      	orrs	r2, r1
 802c53c:	4313      	orrs	r3, r2
 802c53e:	f043 0208 	orr.w	r2, r3, #8
 802c542:	687b      	ldr	r3, [r7, #4]
 802c544:	601a      	str	r2, [r3, #0]
 802c546:	e01b      	b.n	802c580 <FSMC_NAND_Init+0x84>
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 802c548:	687b      	ldr	r3, [r7, #4]
 802c54a:	6a1a      	ldr	r2, [r3, #32]
 802c54c:	4b10      	ldr	r3, [pc, #64]	; (802c590 <FSMC_NAND_Init+0x94>)
 802c54e:	4013      	ands	r3, r2
 802c550:	683a      	ldr	r2, [r7, #0]
 802c552:	6851      	ldr	r1, [r2, #4]
 802c554:	683a      	ldr	r2, [r7, #0]
 802c556:	6892      	ldr	r2, [r2, #8]
 802c558:	4311      	orrs	r1, r2
 802c55a:	683a      	ldr	r2, [r7, #0]
 802c55c:	68d2      	ldr	r2, [r2, #12]
 802c55e:	4311      	orrs	r1, r2
 802c560:	683a      	ldr	r2, [r7, #0]
 802c562:	6912      	ldr	r2, [r2, #16]
 802c564:	4311      	orrs	r1, r2
 802c566:	683a      	ldr	r2, [r7, #0]
 802c568:	6952      	ldr	r2, [r2, #20]
 802c56a:	0252      	lsls	r2, r2, #9
 802c56c:	4311      	orrs	r1, r2
 802c56e:	683a      	ldr	r2, [r7, #0]
 802c570:	6992      	ldr	r2, [r2, #24]
 802c572:	0352      	lsls	r2, r2, #13
 802c574:	430a      	orrs	r2, r1
 802c576:	4313      	orrs	r3, r2
 802c578:	f043 0208 	orr.w	r2, r3, #8
 802c57c:	687b      	ldr	r3, [r7, #4]
 802c57e:	621a      	str	r2, [r3, #32]
                                              Init->ECCPageSize                                      |
                                              ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos)  |
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }

  return HAL_OK;
 802c580:	2300      	movs	r3, #0
}
 802c582:	4618      	mov	r0, r3
 802c584:	370c      	adds	r7, #12
 802c586:	46bd      	mov	sp, r7
 802c588:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c58c:	4770      	bx	lr
 802c58e:	bf00      	nop
 802c590:	fff00181 	.word	0xfff00181

0802c594 <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                   FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 802c594:	b480      	push	{r7}
 802c596:	b085      	sub	sp, #20
 802c598:	af00      	add	r7, sp, #0
 802c59a:	60f8      	str	r0, [r7, #12]
 802c59c:	60b9      	str	r1, [r7, #8]
 802c59e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 802c5a0:	687b      	ldr	r3, [r7, #4]
 802c5a2:	2b10      	cmp	r3, #16
 802c5a4:	d112      	bne.n	802c5cc <FSMC_NAND_CommonSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PMEM2, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 802c5a6:	68fb      	ldr	r3, [r7, #12]
 802c5a8:	689b      	ldr	r3, [r3, #8]
 802c5aa:	68bb      	ldr	r3, [r7, #8]
 802c5ac:	681a      	ldr	r2, [r3, #0]
 802c5ae:	68bb      	ldr	r3, [r7, #8]
 802c5b0:	685b      	ldr	r3, [r3, #4]
 802c5b2:	021b      	lsls	r3, r3, #8
 802c5b4:	431a      	orrs	r2, r3
 802c5b6:	68bb      	ldr	r3, [r7, #8]
 802c5b8:	689b      	ldr	r3, [r3, #8]
 802c5ba:	041b      	lsls	r3, r3, #16
 802c5bc:	431a      	orrs	r2, r3
 802c5be:	68bb      	ldr	r3, [r7, #8]
 802c5c0:	68db      	ldr	r3, [r3, #12]
 802c5c2:	061b      	lsls	r3, r3, #24
 802c5c4:	431a      	orrs	r2, r3
 802c5c6:	68fb      	ldr	r3, [r7, #12]
 802c5c8:	609a      	str	r2, [r3, #8]
 802c5ca:	e011      	b.n	802c5f0 <FSMC_NAND_CommonSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PMEM3, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 802c5cc:	68fb      	ldr	r3, [r7, #12]
 802c5ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802c5d0:	68bb      	ldr	r3, [r7, #8]
 802c5d2:	681a      	ldr	r2, [r3, #0]
 802c5d4:	68bb      	ldr	r3, [r7, #8]
 802c5d6:	685b      	ldr	r3, [r3, #4]
 802c5d8:	021b      	lsls	r3, r3, #8
 802c5da:	431a      	orrs	r2, r3
 802c5dc:	68bb      	ldr	r3, [r7, #8]
 802c5de:	689b      	ldr	r3, [r3, #8]
 802c5e0:	041b      	lsls	r3, r3, #16
 802c5e2:	431a      	orrs	r2, r3
 802c5e4:	68bb      	ldr	r3, [r7, #8]
 802c5e6:	68db      	ldr	r3, [r3, #12]
 802c5e8:	061b      	lsls	r3, r3, #24
 802c5ea:	431a      	orrs	r2, r3
 802c5ec:	68fb      	ldr	r3, [r7, #12]
 802c5ee:	629a      	str	r2, [r3, #40]	; 0x28
                                                ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PMEM2_MEMHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }

  return HAL_OK;
 802c5f0:	2300      	movs	r3, #0
}
 802c5f2:	4618      	mov	r0, r3
 802c5f4:	3714      	adds	r7, #20
 802c5f6:	46bd      	mov	sp, r7
 802c5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c5fc:	4770      	bx	lr

0802c5fe <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                      FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 802c5fe:	b480      	push	{r7}
 802c600:	b085      	sub	sp, #20
 802c602:	af00      	add	r7, sp, #0
 802c604:	60f8      	str	r0, [r7, #12]
 802c606:	60b9      	str	r1, [r7, #8]
 802c608:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 802c60a:	687b      	ldr	r3, [r7, #4]
 802c60c:	2b10      	cmp	r3, #16
 802c60e:	d112      	bne.n	802c636 <FSMC_NAND_AttributeSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PATT2, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 802c610:	68fb      	ldr	r3, [r7, #12]
 802c612:	68db      	ldr	r3, [r3, #12]
 802c614:	68bb      	ldr	r3, [r7, #8]
 802c616:	681a      	ldr	r2, [r3, #0]
 802c618:	68bb      	ldr	r3, [r7, #8]
 802c61a:	685b      	ldr	r3, [r3, #4]
 802c61c:	021b      	lsls	r3, r3, #8
 802c61e:	431a      	orrs	r2, r3
 802c620:	68bb      	ldr	r3, [r7, #8]
 802c622:	689b      	ldr	r3, [r3, #8]
 802c624:	041b      	lsls	r3, r3, #16
 802c626:	431a      	orrs	r2, r3
 802c628:	68bb      	ldr	r3, [r7, #8]
 802c62a:	68db      	ldr	r3, [r3, #12]
 802c62c:	061b      	lsls	r3, r3, #24
 802c62e:	431a      	orrs	r2, r3
 802c630:	68fb      	ldr	r3, [r7, #12]
 802c632:	60da      	str	r2, [r3, #12]
 802c634:	e011      	b.n	802c65a <FSMC_NAND_AttributeSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PATT3, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 802c636:	68fb      	ldr	r3, [r7, #12]
 802c638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802c63a:	68bb      	ldr	r3, [r7, #8]
 802c63c:	681a      	ldr	r2, [r3, #0]
 802c63e:	68bb      	ldr	r3, [r7, #8]
 802c640:	685b      	ldr	r3, [r3, #4]
 802c642:	021b      	lsls	r3, r3, #8
 802c644:	431a      	orrs	r2, r3
 802c646:	68bb      	ldr	r3, [r7, #8]
 802c648:	689b      	ldr	r3, [r3, #8]
 802c64a:	041b      	lsls	r3, r3, #16
 802c64c:	431a      	orrs	r2, r3
 802c64e:	68bb      	ldr	r3, [r7, #8]
 802c650:	68db      	ldr	r3, [r3, #12]
 802c652:	061b      	lsls	r3, r3, #24
 802c654:	431a      	orrs	r2, r3
 802c656:	68fb      	ldr	r3, [r7, #12]
 802c658:	62da      	str	r2, [r3, #44]	; 0x2c
                                                ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PATT2_ATTHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }

  return HAL_OK;
 802c65a:	2300      	movs	r3, #0
}
 802c65c:	4618      	mov	r0, r3
 802c65e:	3714      	adds	r7, #20
 802c660:	46bd      	mov	sp, r7
 802c662:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c666:	4770      	bx	lr

0802c668 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802c668:	b084      	sub	sp, #16
 802c66a:	b580      	push	{r7, lr}
 802c66c:	b084      	sub	sp, #16
 802c66e:	af00      	add	r7, sp, #0
 802c670:	6078      	str	r0, [r7, #4]
 802c672:	f107 001c 	add.w	r0, r7, #28
 802c676:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 802c67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802c67c:	2b01      	cmp	r3, #1
 802c67e:	d122      	bne.n	802c6c6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 802c680:	687b      	ldr	r3, [r7, #4]
 802c682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c684:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802c688:	687b      	ldr	r3, [r7, #4]
 802c68a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 802c68c:	687b      	ldr	r3, [r7, #4]
 802c68e:	68db      	ldr	r3, [r3, #12]
 802c690:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 802c694:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802c698:	687a      	ldr	r2, [r7, #4]
 802c69a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 802c69c:	687b      	ldr	r3, [r7, #4]
 802c69e:	68db      	ldr	r3, [r3, #12]
 802c6a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 802c6a4:	687b      	ldr	r3, [r7, #4]
 802c6a6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 802c6a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802c6aa:	2b01      	cmp	r3, #1
 802c6ac:	d105      	bne.n	802c6ba <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 802c6ae:	687b      	ldr	r3, [r7, #4]
 802c6b0:	68db      	ldr	r3, [r3, #12]
 802c6b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 802c6b6:	687b      	ldr	r3, [r7, #4]
 802c6b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 802c6ba:	6878      	ldr	r0, [r7, #4]
 802c6bc:	f001 fbee 	bl	802de9c <USB_CoreReset>
 802c6c0:	4603      	mov	r3, r0
 802c6c2:	73fb      	strb	r3, [r7, #15]
 802c6c4:	e01a      	b.n	802c6fc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 802c6c6:	687b      	ldr	r3, [r7, #4]
 802c6c8:	68db      	ldr	r3, [r3, #12]
 802c6ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 802c6ce:	687b      	ldr	r3, [r7, #4]
 802c6d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 802c6d2:	6878      	ldr	r0, [r7, #4]
 802c6d4:	f001 fbe2 	bl	802de9c <USB_CoreReset>
 802c6d8:	4603      	mov	r3, r0
 802c6da:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 802c6dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802c6de:	2b00      	cmp	r3, #0
 802c6e0:	d106      	bne.n	802c6f0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 802c6e2:	687b      	ldr	r3, [r7, #4]
 802c6e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c6e6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 802c6ea:	687b      	ldr	r3, [r7, #4]
 802c6ec:	639a      	str	r2, [r3, #56]	; 0x38
 802c6ee:	e005      	b.n	802c6fc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 802c6f0:	687b      	ldr	r3, [r7, #4]
 802c6f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c6f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802c6f8:	687b      	ldr	r3, [r7, #4]
 802c6fa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 802c6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802c6fe:	2b01      	cmp	r3, #1
 802c700:	d10b      	bne.n	802c71a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 802c702:	687b      	ldr	r3, [r7, #4]
 802c704:	689b      	ldr	r3, [r3, #8]
 802c706:	f043 0206 	orr.w	r2, r3, #6
 802c70a:	687b      	ldr	r3, [r7, #4]
 802c70c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 802c70e:	687b      	ldr	r3, [r7, #4]
 802c710:	689b      	ldr	r3, [r3, #8]
 802c712:	f043 0220 	orr.w	r2, r3, #32
 802c716:	687b      	ldr	r3, [r7, #4]
 802c718:	609a      	str	r2, [r3, #8]
  }

  return ret;
 802c71a:	7bfb      	ldrb	r3, [r7, #15]
}
 802c71c:	4618      	mov	r0, r3
 802c71e:	3710      	adds	r7, #16
 802c720:	46bd      	mov	sp, r7
 802c722:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802c726:	b004      	add	sp, #16
 802c728:	4770      	bx	lr
	...

0802c72c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 802c72c:	b480      	push	{r7}
 802c72e:	b087      	sub	sp, #28
 802c730:	af00      	add	r7, sp, #0
 802c732:	60f8      	str	r0, [r7, #12]
 802c734:	60b9      	str	r1, [r7, #8]
 802c736:	4613      	mov	r3, r2
 802c738:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 802c73a:	79fb      	ldrb	r3, [r7, #7]
 802c73c:	2b02      	cmp	r3, #2
 802c73e:	d165      	bne.n	802c80c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 802c740:	68bb      	ldr	r3, [r7, #8]
 802c742:	4a41      	ldr	r2, [pc, #260]	; (802c848 <USB_SetTurnaroundTime+0x11c>)
 802c744:	4293      	cmp	r3, r2
 802c746:	d906      	bls.n	802c756 <USB_SetTurnaroundTime+0x2a>
 802c748:	68bb      	ldr	r3, [r7, #8]
 802c74a:	4a40      	ldr	r2, [pc, #256]	; (802c84c <USB_SetTurnaroundTime+0x120>)
 802c74c:	4293      	cmp	r3, r2
 802c74e:	d202      	bcs.n	802c756 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 802c750:	230f      	movs	r3, #15
 802c752:	617b      	str	r3, [r7, #20]
 802c754:	e062      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 802c756:	68bb      	ldr	r3, [r7, #8]
 802c758:	4a3c      	ldr	r2, [pc, #240]	; (802c84c <USB_SetTurnaroundTime+0x120>)
 802c75a:	4293      	cmp	r3, r2
 802c75c:	d306      	bcc.n	802c76c <USB_SetTurnaroundTime+0x40>
 802c75e:	68bb      	ldr	r3, [r7, #8]
 802c760:	4a3b      	ldr	r2, [pc, #236]	; (802c850 <USB_SetTurnaroundTime+0x124>)
 802c762:	4293      	cmp	r3, r2
 802c764:	d202      	bcs.n	802c76c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 802c766:	230e      	movs	r3, #14
 802c768:	617b      	str	r3, [r7, #20]
 802c76a:	e057      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 802c76c:	68bb      	ldr	r3, [r7, #8]
 802c76e:	4a38      	ldr	r2, [pc, #224]	; (802c850 <USB_SetTurnaroundTime+0x124>)
 802c770:	4293      	cmp	r3, r2
 802c772:	d306      	bcc.n	802c782 <USB_SetTurnaroundTime+0x56>
 802c774:	68bb      	ldr	r3, [r7, #8]
 802c776:	4a37      	ldr	r2, [pc, #220]	; (802c854 <USB_SetTurnaroundTime+0x128>)
 802c778:	4293      	cmp	r3, r2
 802c77a:	d202      	bcs.n	802c782 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 802c77c:	230d      	movs	r3, #13
 802c77e:	617b      	str	r3, [r7, #20]
 802c780:	e04c      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 802c782:	68bb      	ldr	r3, [r7, #8]
 802c784:	4a33      	ldr	r2, [pc, #204]	; (802c854 <USB_SetTurnaroundTime+0x128>)
 802c786:	4293      	cmp	r3, r2
 802c788:	d306      	bcc.n	802c798 <USB_SetTurnaroundTime+0x6c>
 802c78a:	68bb      	ldr	r3, [r7, #8]
 802c78c:	4a32      	ldr	r2, [pc, #200]	; (802c858 <USB_SetTurnaroundTime+0x12c>)
 802c78e:	4293      	cmp	r3, r2
 802c790:	d802      	bhi.n	802c798 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 802c792:	230c      	movs	r3, #12
 802c794:	617b      	str	r3, [r7, #20]
 802c796:	e041      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 802c798:	68bb      	ldr	r3, [r7, #8]
 802c79a:	4a2f      	ldr	r2, [pc, #188]	; (802c858 <USB_SetTurnaroundTime+0x12c>)
 802c79c:	4293      	cmp	r3, r2
 802c79e:	d906      	bls.n	802c7ae <USB_SetTurnaroundTime+0x82>
 802c7a0:	68bb      	ldr	r3, [r7, #8]
 802c7a2:	4a2e      	ldr	r2, [pc, #184]	; (802c85c <USB_SetTurnaroundTime+0x130>)
 802c7a4:	4293      	cmp	r3, r2
 802c7a6:	d802      	bhi.n	802c7ae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 802c7a8:	230b      	movs	r3, #11
 802c7aa:	617b      	str	r3, [r7, #20]
 802c7ac:	e036      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 802c7ae:	68bb      	ldr	r3, [r7, #8]
 802c7b0:	4a2a      	ldr	r2, [pc, #168]	; (802c85c <USB_SetTurnaroundTime+0x130>)
 802c7b2:	4293      	cmp	r3, r2
 802c7b4:	d906      	bls.n	802c7c4 <USB_SetTurnaroundTime+0x98>
 802c7b6:	68bb      	ldr	r3, [r7, #8]
 802c7b8:	4a29      	ldr	r2, [pc, #164]	; (802c860 <USB_SetTurnaroundTime+0x134>)
 802c7ba:	4293      	cmp	r3, r2
 802c7bc:	d802      	bhi.n	802c7c4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 802c7be:	230a      	movs	r3, #10
 802c7c0:	617b      	str	r3, [r7, #20]
 802c7c2:	e02b      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 802c7c4:	68bb      	ldr	r3, [r7, #8]
 802c7c6:	4a26      	ldr	r2, [pc, #152]	; (802c860 <USB_SetTurnaroundTime+0x134>)
 802c7c8:	4293      	cmp	r3, r2
 802c7ca:	d906      	bls.n	802c7da <USB_SetTurnaroundTime+0xae>
 802c7cc:	68bb      	ldr	r3, [r7, #8]
 802c7ce:	4a25      	ldr	r2, [pc, #148]	; (802c864 <USB_SetTurnaroundTime+0x138>)
 802c7d0:	4293      	cmp	r3, r2
 802c7d2:	d202      	bcs.n	802c7da <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 802c7d4:	2309      	movs	r3, #9
 802c7d6:	617b      	str	r3, [r7, #20]
 802c7d8:	e020      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 802c7da:	68bb      	ldr	r3, [r7, #8]
 802c7dc:	4a21      	ldr	r2, [pc, #132]	; (802c864 <USB_SetTurnaroundTime+0x138>)
 802c7de:	4293      	cmp	r3, r2
 802c7e0:	d306      	bcc.n	802c7f0 <USB_SetTurnaroundTime+0xc4>
 802c7e2:	68bb      	ldr	r3, [r7, #8]
 802c7e4:	4a20      	ldr	r2, [pc, #128]	; (802c868 <USB_SetTurnaroundTime+0x13c>)
 802c7e6:	4293      	cmp	r3, r2
 802c7e8:	d802      	bhi.n	802c7f0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 802c7ea:	2308      	movs	r3, #8
 802c7ec:	617b      	str	r3, [r7, #20]
 802c7ee:	e015      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 802c7f0:	68bb      	ldr	r3, [r7, #8]
 802c7f2:	4a1d      	ldr	r2, [pc, #116]	; (802c868 <USB_SetTurnaroundTime+0x13c>)
 802c7f4:	4293      	cmp	r3, r2
 802c7f6:	d906      	bls.n	802c806 <USB_SetTurnaroundTime+0xda>
 802c7f8:	68bb      	ldr	r3, [r7, #8]
 802c7fa:	4a1c      	ldr	r2, [pc, #112]	; (802c86c <USB_SetTurnaroundTime+0x140>)
 802c7fc:	4293      	cmp	r3, r2
 802c7fe:	d202      	bcs.n	802c806 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 802c800:	2307      	movs	r3, #7
 802c802:	617b      	str	r3, [r7, #20]
 802c804:	e00a      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 802c806:	2306      	movs	r3, #6
 802c808:	617b      	str	r3, [r7, #20]
 802c80a:	e007      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 802c80c:	79fb      	ldrb	r3, [r7, #7]
 802c80e:	2b00      	cmp	r3, #0
 802c810:	d102      	bne.n	802c818 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 802c812:	2309      	movs	r3, #9
 802c814:	617b      	str	r3, [r7, #20]
 802c816:	e001      	b.n	802c81c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 802c818:	2309      	movs	r3, #9
 802c81a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 802c81c:	68fb      	ldr	r3, [r7, #12]
 802c81e:	68db      	ldr	r3, [r3, #12]
 802c820:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 802c824:	68fb      	ldr	r3, [r7, #12]
 802c826:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 802c828:	68fb      	ldr	r3, [r7, #12]
 802c82a:	68da      	ldr	r2, [r3, #12]
 802c82c:	697b      	ldr	r3, [r7, #20]
 802c82e:	029b      	lsls	r3, r3, #10
 802c830:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 802c834:	431a      	orrs	r2, r3
 802c836:	68fb      	ldr	r3, [r7, #12]
 802c838:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 802c83a:	2300      	movs	r3, #0
}
 802c83c:	4618      	mov	r0, r3
 802c83e:	371c      	adds	r7, #28
 802c840:	46bd      	mov	sp, r7
 802c842:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c846:	4770      	bx	lr
 802c848:	00d8acbf 	.word	0x00d8acbf
 802c84c:	00e4e1c0 	.word	0x00e4e1c0
 802c850:	00f42400 	.word	0x00f42400
 802c854:	01067380 	.word	0x01067380
 802c858:	011a499f 	.word	0x011a499f
 802c85c:	01312cff 	.word	0x01312cff
 802c860:	014ca43f 	.word	0x014ca43f
 802c864:	016e3600 	.word	0x016e3600
 802c868:	01a6ab1f 	.word	0x01a6ab1f
 802c86c:	01e84800 	.word	0x01e84800

0802c870 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 802c870:	b480      	push	{r7}
 802c872:	b083      	sub	sp, #12
 802c874:	af00      	add	r7, sp, #0
 802c876:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 802c878:	687b      	ldr	r3, [r7, #4]
 802c87a:	689b      	ldr	r3, [r3, #8]
 802c87c:	f043 0201 	orr.w	r2, r3, #1
 802c880:	687b      	ldr	r3, [r7, #4]
 802c882:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 802c884:	2300      	movs	r3, #0
}
 802c886:	4618      	mov	r0, r3
 802c888:	370c      	adds	r7, #12
 802c88a:	46bd      	mov	sp, r7
 802c88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c890:	4770      	bx	lr

0802c892 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 802c892:	b480      	push	{r7}
 802c894:	b083      	sub	sp, #12
 802c896:	af00      	add	r7, sp, #0
 802c898:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 802c89a:	687b      	ldr	r3, [r7, #4]
 802c89c:	689b      	ldr	r3, [r3, #8]
 802c89e:	f023 0201 	bic.w	r2, r3, #1
 802c8a2:	687b      	ldr	r3, [r7, #4]
 802c8a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 802c8a6:	2300      	movs	r3, #0
}
 802c8a8:	4618      	mov	r0, r3
 802c8aa:	370c      	adds	r7, #12
 802c8ac:	46bd      	mov	sp, r7
 802c8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c8b2:	4770      	bx	lr

0802c8b4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 802c8b4:	b580      	push	{r7, lr}
 802c8b6:	b084      	sub	sp, #16
 802c8b8:	af00      	add	r7, sp, #0
 802c8ba:	6078      	str	r0, [r7, #4]
 802c8bc:	460b      	mov	r3, r1
 802c8be:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 802c8c0:	2300      	movs	r3, #0
 802c8c2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 802c8c4:	687b      	ldr	r3, [r7, #4]
 802c8c6:	68db      	ldr	r3, [r3, #12]
 802c8c8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 802c8cc:	687b      	ldr	r3, [r7, #4]
 802c8ce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 802c8d0:	78fb      	ldrb	r3, [r7, #3]
 802c8d2:	2b01      	cmp	r3, #1
 802c8d4:	d115      	bne.n	802c902 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 802c8d6:	687b      	ldr	r3, [r7, #4]
 802c8d8:	68db      	ldr	r3, [r3, #12]
 802c8da:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 802c8de:	687b      	ldr	r3, [r7, #4]
 802c8e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 802c8e2:	2001      	movs	r0, #1
 802c8e4:	f7fa fe2e 	bl	8027544 <HAL_Delay>
      ms++;
 802c8e8:	68fb      	ldr	r3, [r7, #12]
 802c8ea:	3301      	adds	r3, #1
 802c8ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 802c8ee:	6878      	ldr	r0, [r7, #4]
 802c8f0:	f001 fa45 	bl	802dd7e <USB_GetMode>
 802c8f4:	4603      	mov	r3, r0
 802c8f6:	2b01      	cmp	r3, #1
 802c8f8:	d01e      	beq.n	802c938 <USB_SetCurrentMode+0x84>
 802c8fa:	68fb      	ldr	r3, [r7, #12]
 802c8fc:	2b31      	cmp	r3, #49	; 0x31
 802c8fe:	d9f0      	bls.n	802c8e2 <USB_SetCurrentMode+0x2e>
 802c900:	e01a      	b.n	802c938 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 802c902:	78fb      	ldrb	r3, [r7, #3]
 802c904:	2b00      	cmp	r3, #0
 802c906:	d115      	bne.n	802c934 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 802c908:	687b      	ldr	r3, [r7, #4]
 802c90a:	68db      	ldr	r3, [r3, #12]
 802c90c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 802c910:	687b      	ldr	r3, [r7, #4]
 802c912:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 802c914:	2001      	movs	r0, #1
 802c916:	f7fa fe15 	bl	8027544 <HAL_Delay>
      ms++;
 802c91a:	68fb      	ldr	r3, [r7, #12]
 802c91c:	3301      	adds	r3, #1
 802c91e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 802c920:	6878      	ldr	r0, [r7, #4]
 802c922:	f001 fa2c 	bl	802dd7e <USB_GetMode>
 802c926:	4603      	mov	r3, r0
 802c928:	2b00      	cmp	r3, #0
 802c92a:	d005      	beq.n	802c938 <USB_SetCurrentMode+0x84>
 802c92c:	68fb      	ldr	r3, [r7, #12]
 802c92e:	2b31      	cmp	r3, #49	; 0x31
 802c930:	d9f0      	bls.n	802c914 <USB_SetCurrentMode+0x60>
 802c932:	e001      	b.n	802c938 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 802c934:	2301      	movs	r3, #1
 802c936:	e005      	b.n	802c944 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 802c938:	68fb      	ldr	r3, [r7, #12]
 802c93a:	2b32      	cmp	r3, #50	; 0x32
 802c93c:	d101      	bne.n	802c942 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 802c93e:	2301      	movs	r3, #1
 802c940:	e000      	b.n	802c944 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 802c942:	2300      	movs	r3, #0
}
 802c944:	4618      	mov	r0, r3
 802c946:	3710      	adds	r7, #16
 802c948:	46bd      	mov	sp, r7
 802c94a:	bd80      	pop	{r7, pc}

0802c94c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 802c94c:	b084      	sub	sp, #16
 802c94e:	b580      	push	{r7, lr}
 802c950:	b086      	sub	sp, #24
 802c952:	af00      	add	r7, sp, #0
 802c954:	6078      	str	r0, [r7, #4]
 802c956:	f107 0024 	add.w	r0, r7, #36	; 0x24
 802c95a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 802c95e:	2300      	movs	r3, #0
 802c960:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802c962:	687b      	ldr	r3, [r7, #4]
 802c964:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 802c966:	2300      	movs	r3, #0
 802c968:	613b      	str	r3, [r7, #16]
 802c96a:	e009      	b.n	802c980 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 802c96c:	687a      	ldr	r2, [r7, #4]
 802c96e:	693b      	ldr	r3, [r7, #16]
 802c970:	3340      	adds	r3, #64	; 0x40
 802c972:	009b      	lsls	r3, r3, #2
 802c974:	4413      	add	r3, r2
 802c976:	2200      	movs	r2, #0
 802c978:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 802c97a:	693b      	ldr	r3, [r7, #16]
 802c97c:	3301      	adds	r3, #1
 802c97e:	613b      	str	r3, [r7, #16]
 802c980:	693b      	ldr	r3, [r7, #16]
 802c982:	2b0e      	cmp	r3, #14
 802c984:	d9f2      	bls.n	802c96c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 802c986:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802c988:	2b00      	cmp	r3, #0
 802c98a:	d11c      	bne.n	802c9c6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 802c98c:	68fb      	ldr	r3, [r7, #12]
 802c98e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c992:	685b      	ldr	r3, [r3, #4]
 802c994:	68fa      	ldr	r2, [r7, #12]
 802c996:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802c99a:	f043 0302 	orr.w	r3, r3, #2
 802c99e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 802c9a0:	687b      	ldr	r3, [r7, #4]
 802c9a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c9a4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 802c9a8:	687b      	ldr	r3, [r7, #4]
 802c9aa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 802c9ac:	687b      	ldr	r3, [r7, #4]
 802c9ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c9b0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 802c9b4:	687b      	ldr	r3, [r7, #4]
 802c9b6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 802c9b8:	687b      	ldr	r3, [r7, #4]
 802c9ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c9bc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 802c9c0:	687b      	ldr	r3, [r7, #4]
 802c9c2:	639a      	str	r2, [r3, #56]	; 0x38
 802c9c4:	e00b      	b.n	802c9de <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 802c9c6:	687b      	ldr	r3, [r7, #4]
 802c9c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c9ca:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 802c9ce:	687b      	ldr	r3, [r7, #4]
 802c9d0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 802c9d2:	687b      	ldr	r3, [r7, #4]
 802c9d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802c9d6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 802c9da:	687b      	ldr	r3, [r7, #4]
 802c9dc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 802c9de:	68fb      	ldr	r3, [r7, #12]
 802c9e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802c9e4:	461a      	mov	r2, r3
 802c9e6:	2300      	movs	r3, #0
 802c9e8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 802c9ea:	68fb      	ldr	r3, [r7, #12]
 802c9ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c9f0:	4619      	mov	r1, r3
 802c9f2:	68fb      	ldr	r3, [r7, #12]
 802c9f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802c9f8:	461a      	mov	r2, r3
 802c9fa:	680b      	ldr	r3, [r1, #0]
 802c9fc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 802c9fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802ca00:	2b01      	cmp	r3, #1
 802ca02:	d10c      	bne.n	802ca1e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 802ca04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802ca06:	2b00      	cmp	r3, #0
 802ca08:	d104      	bne.n	802ca14 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 802ca0a:	2100      	movs	r1, #0
 802ca0c:	6878      	ldr	r0, [r7, #4]
 802ca0e:	f000 f965 	bl	802ccdc <USB_SetDevSpeed>
 802ca12:	e008      	b.n	802ca26 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 802ca14:	2101      	movs	r1, #1
 802ca16:	6878      	ldr	r0, [r7, #4]
 802ca18:	f000 f960 	bl	802ccdc <USB_SetDevSpeed>
 802ca1c:	e003      	b.n	802ca26 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 802ca1e:	2103      	movs	r1, #3
 802ca20:	6878      	ldr	r0, [r7, #4]
 802ca22:	f000 f95b 	bl	802ccdc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 802ca26:	2110      	movs	r1, #16
 802ca28:	6878      	ldr	r0, [r7, #4]
 802ca2a:	f000 f8f3 	bl	802cc14 <USB_FlushTxFifo>
 802ca2e:	4603      	mov	r3, r0
 802ca30:	2b00      	cmp	r3, #0
 802ca32:	d001      	beq.n	802ca38 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 802ca34:	2301      	movs	r3, #1
 802ca36:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 802ca38:	6878      	ldr	r0, [r7, #4]
 802ca3a:	f000 f91f 	bl	802cc7c <USB_FlushRxFifo>
 802ca3e:	4603      	mov	r3, r0
 802ca40:	2b00      	cmp	r3, #0
 802ca42:	d001      	beq.n	802ca48 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 802ca44:	2301      	movs	r3, #1
 802ca46:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 802ca48:	68fb      	ldr	r3, [r7, #12]
 802ca4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802ca4e:	461a      	mov	r2, r3
 802ca50:	2300      	movs	r3, #0
 802ca52:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 802ca54:	68fb      	ldr	r3, [r7, #12]
 802ca56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802ca5a:	461a      	mov	r2, r3
 802ca5c:	2300      	movs	r3, #0
 802ca5e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 802ca60:	68fb      	ldr	r3, [r7, #12]
 802ca62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802ca66:	461a      	mov	r2, r3
 802ca68:	2300      	movs	r3, #0
 802ca6a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 802ca6c:	2300      	movs	r3, #0
 802ca6e:	613b      	str	r3, [r7, #16]
 802ca70:	e043      	b.n	802cafa <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 802ca72:	693b      	ldr	r3, [r7, #16]
 802ca74:	015a      	lsls	r2, r3, #5
 802ca76:	68fb      	ldr	r3, [r7, #12]
 802ca78:	4413      	add	r3, r2
 802ca7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ca7e:	681b      	ldr	r3, [r3, #0]
 802ca80:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802ca84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802ca88:	d118      	bne.n	802cabc <USB_DevInit+0x170>
    {
      if (i == 0U)
 802ca8a:	693b      	ldr	r3, [r7, #16]
 802ca8c:	2b00      	cmp	r3, #0
 802ca8e:	d10a      	bne.n	802caa6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 802ca90:	693b      	ldr	r3, [r7, #16]
 802ca92:	015a      	lsls	r2, r3, #5
 802ca94:	68fb      	ldr	r3, [r7, #12]
 802ca96:	4413      	add	r3, r2
 802ca98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ca9c:	461a      	mov	r2, r3
 802ca9e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802caa2:	6013      	str	r3, [r2, #0]
 802caa4:	e013      	b.n	802cace <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 802caa6:	693b      	ldr	r3, [r7, #16]
 802caa8:	015a      	lsls	r2, r3, #5
 802caaa:	68fb      	ldr	r3, [r7, #12]
 802caac:	4413      	add	r3, r2
 802caae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cab2:	461a      	mov	r2, r3
 802cab4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 802cab8:	6013      	str	r3, [r2, #0]
 802caba:	e008      	b.n	802cace <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 802cabc:	693b      	ldr	r3, [r7, #16]
 802cabe:	015a      	lsls	r2, r3, #5
 802cac0:	68fb      	ldr	r3, [r7, #12]
 802cac2:	4413      	add	r3, r2
 802cac4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cac8:	461a      	mov	r2, r3
 802caca:	2300      	movs	r3, #0
 802cacc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 802cace:	693b      	ldr	r3, [r7, #16]
 802cad0:	015a      	lsls	r2, r3, #5
 802cad2:	68fb      	ldr	r3, [r7, #12]
 802cad4:	4413      	add	r3, r2
 802cad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cada:	461a      	mov	r2, r3
 802cadc:	2300      	movs	r3, #0
 802cade:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 802cae0:	693b      	ldr	r3, [r7, #16]
 802cae2:	015a      	lsls	r2, r3, #5
 802cae4:	68fb      	ldr	r3, [r7, #12]
 802cae6:	4413      	add	r3, r2
 802cae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802caec:	461a      	mov	r2, r3
 802caee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 802caf2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 802caf4:	693b      	ldr	r3, [r7, #16]
 802caf6:	3301      	adds	r3, #1
 802caf8:	613b      	str	r3, [r7, #16]
 802cafa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cafc:	693a      	ldr	r2, [r7, #16]
 802cafe:	429a      	cmp	r2, r3
 802cb00:	d3b7      	bcc.n	802ca72 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 802cb02:	2300      	movs	r3, #0
 802cb04:	613b      	str	r3, [r7, #16]
 802cb06:	e043      	b.n	802cb90 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 802cb08:	693b      	ldr	r3, [r7, #16]
 802cb0a:	015a      	lsls	r2, r3, #5
 802cb0c:	68fb      	ldr	r3, [r7, #12]
 802cb0e:	4413      	add	r3, r2
 802cb10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cb14:	681b      	ldr	r3, [r3, #0]
 802cb16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802cb1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802cb1e:	d118      	bne.n	802cb52 <USB_DevInit+0x206>
    {
      if (i == 0U)
 802cb20:	693b      	ldr	r3, [r7, #16]
 802cb22:	2b00      	cmp	r3, #0
 802cb24:	d10a      	bne.n	802cb3c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 802cb26:	693b      	ldr	r3, [r7, #16]
 802cb28:	015a      	lsls	r2, r3, #5
 802cb2a:	68fb      	ldr	r3, [r7, #12]
 802cb2c:	4413      	add	r3, r2
 802cb2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cb32:	461a      	mov	r2, r3
 802cb34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802cb38:	6013      	str	r3, [r2, #0]
 802cb3a:	e013      	b.n	802cb64 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 802cb3c:	693b      	ldr	r3, [r7, #16]
 802cb3e:	015a      	lsls	r2, r3, #5
 802cb40:	68fb      	ldr	r3, [r7, #12]
 802cb42:	4413      	add	r3, r2
 802cb44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cb48:	461a      	mov	r2, r3
 802cb4a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 802cb4e:	6013      	str	r3, [r2, #0]
 802cb50:	e008      	b.n	802cb64 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 802cb52:	693b      	ldr	r3, [r7, #16]
 802cb54:	015a      	lsls	r2, r3, #5
 802cb56:	68fb      	ldr	r3, [r7, #12]
 802cb58:	4413      	add	r3, r2
 802cb5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cb5e:	461a      	mov	r2, r3
 802cb60:	2300      	movs	r3, #0
 802cb62:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 802cb64:	693b      	ldr	r3, [r7, #16]
 802cb66:	015a      	lsls	r2, r3, #5
 802cb68:	68fb      	ldr	r3, [r7, #12]
 802cb6a:	4413      	add	r3, r2
 802cb6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cb70:	461a      	mov	r2, r3
 802cb72:	2300      	movs	r3, #0
 802cb74:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 802cb76:	693b      	ldr	r3, [r7, #16]
 802cb78:	015a      	lsls	r2, r3, #5
 802cb7a:	68fb      	ldr	r3, [r7, #12]
 802cb7c:	4413      	add	r3, r2
 802cb7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cb82:	461a      	mov	r2, r3
 802cb84:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 802cb88:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 802cb8a:	693b      	ldr	r3, [r7, #16]
 802cb8c:	3301      	adds	r3, #1
 802cb8e:	613b      	str	r3, [r7, #16]
 802cb90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802cb92:	693a      	ldr	r2, [r7, #16]
 802cb94:	429a      	cmp	r2, r3
 802cb96:	d3b7      	bcc.n	802cb08 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 802cb98:	68fb      	ldr	r3, [r7, #12]
 802cb9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cb9e:	691b      	ldr	r3, [r3, #16]
 802cba0:	68fa      	ldr	r2, [r7, #12]
 802cba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802cba6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 802cbaa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 802cbac:	687b      	ldr	r3, [r7, #4]
 802cbae:	2200      	movs	r2, #0
 802cbb0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 802cbb2:	687b      	ldr	r3, [r7, #4]
 802cbb4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 802cbb8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 802cbba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802cbbc:	2b00      	cmp	r3, #0
 802cbbe:	d105      	bne.n	802cbcc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 802cbc0:	687b      	ldr	r3, [r7, #4]
 802cbc2:	699b      	ldr	r3, [r3, #24]
 802cbc4:	f043 0210 	orr.w	r2, r3, #16
 802cbc8:	687b      	ldr	r3, [r7, #4]
 802cbca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 802cbcc:	687b      	ldr	r3, [r7, #4]
 802cbce:	699a      	ldr	r2, [r3, #24]
 802cbd0:	4b0f      	ldr	r3, [pc, #60]	; (802cc10 <USB_DevInit+0x2c4>)
 802cbd2:	4313      	orrs	r3, r2
 802cbd4:	687a      	ldr	r2, [r7, #4]
 802cbd6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 802cbd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802cbda:	2b00      	cmp	r3, #0
 802cbdc:	d005      	beq.n	802cbea <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 802cbde:	687b      	ldr	r3, [r7, #4]
 802cbe0:	699b      	ldr	r3, [r3, #24]
 802cbe2:	f043 0208 	orr.w	r2, r3, #8
 802cbe6:	687b      	ldr	r3, [r7, #4]
 802cbe8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 802cbea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802cbec:	2b01      	cmp	r3, #1
 802cbee:	d107      	bne.n	802cc00 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 802cbf0:	687b      	ldr	r3, [r7, #4]
 802cbf2:	699b      	ldr	r3, [r3, #24]
 802cbf4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802cbf8:	f043 0304 	orr.w	r3, r3, #4
 802cbfc:	687a      	ldr	r2, [r7, #4]
 802cbfe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 802cc00:	7dfb      	ldrb	r3, [r7, #23]
}
 802cc02:	4618      	mov	r0, r3
 802cc04:	3718      	adds	r7, #24
 802cc06:	46bd      	mov	sp, r7
 802cc08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802cc0c:	b004      	add	sp, #16
 802cc0e:	4770      	bx	lr
 802cc10:	803c3800 	.word	0x803c3800

0802cc14 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 802cc14:	b480      	push	{r7}
 802cc16:	b085      	sub	sp, #20
 802cc18:	af00      	add	r7, sp, #0
 802cc1a:	6078      	str	r0, [r7, #4]
 802cc1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 802cc1e:	2300      	movs	r3, #0
 802cc20:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802cc22:	68fb      	ldr	r3, [r7, #12]
 802cc24:	3301      	adds	r3, #1
 802cc26:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802cc28:	68fb      	ldr	r3, [r7, #12]
 802cc2a:	4a13      	ldr	r2, [pc, #76]	; (802cc78 <USB_FlushTxFifo+0x64>)
 802cc2c:	4293      	cmp	r3, r2
 802cc2e:	d901      	bls.n	802cc34 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 802cc30:	2303      	movs	r3, #3
 802cc32:	e01b      	b.n	802cc6c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802cc34:	687b      	ldr	r3, [r7, #4]
 802cc36:	691b      	ldr	r3, [r3, #16]
 802cc38:	2b00      	cmp	r3, #0
 802cc3a:	daf2      	bge.n	802cc22 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 802cc3c:	2300      	movs	r3, #0
 802cc3e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 802cc40:	683b      	ldr	r3, [r7, #0]
 802cc42:	019b      	lsls	r3, r3, #6
 802cc44:	f043 0220 	orr.w	r2, r3, #32
 802cc48:	687b      	ldr	r3, [r7, #4]
 802cc4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802cc4c:	68fb      	ldr	r3, [r7, #12]
 802cc4e:	3301      	adds	r3, #1
 802cc50:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802cc52:	68fb      	ldr	r3, [r7, #12]
 802cc54:	4a08      	ldr	r2, [pc, #32]	; (802cc78 <USB_FlushTxFifo+0x64>)
 802cc56:	4293      	cmp	r3, r2
 802cc58:	d901      	bls.n	802cc5e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 802cc5a:	2303      	movs	r3, #3
 802cc5c:	e006      	b.n	802cc6c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 802cc5e:	687b      	ldr	r3, [r7, #4]
 802cc60:	691b      	ldr	r3, [r3, #16]
 802cc62:	f003 0320 	and.w	r3, r3, #32
 802cc66:	2b20      	cmp	r3, #32
 802cc68:	d0f0      	beq.n	802cc4c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 802cc6a:	2300      	movs	r3, #0
}
 802cc6c:	4618      	mov	r0, r3
 802cc6e:	3714      	adds	r7, #20
 802cc70:	46bd      	mov	sp, r7
 802cc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cc76:	4770      	bx	lr
 802cc78:	00030d40 	.word	0x00030d40

0802cc7c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 802cc7c:	b480      	push	{r7}
 802cc7e:	b085      	sub	sp, #20
 802cc80:	af00      	add	r7, sp, #0
 802cc82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 802cc84:	2300      	movs	r3, #0
 802cc86:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802cc88:	68fb      	ldr	r3, [r7, #12]
 802cc8a:	3301      	adds	r3, #1
 802cc8c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802cc8e:	68fb      	ldr	r3, [r7, #12]
 802cc90:	4a11      	ldr	r2, [pc, #68]	; (802ccd8 <USB_FlushRxFifo+0x5c>)
 802cc92:	4293      	cmp	r3, r2
 802cc94:	d901      	bls.n	802cc9a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 802cc96:	2303      	movs	r3, #3
 802cc98:	e018      	b.n	802cccc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802cc9a:	687b      	ldr	r3, [r7, #4]
 802cc9c:	691b      	ldr	r3, [r3, #16]
 802cc9e:	2b00      	cmp	r3, #0
 802cca0:	daf2      	bge.n	802cc88 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 802cca2:	2300      	movs	r3, #0
 802cca4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 802cca6:	687b      	ldr	r3, [r7, #4]
 802cca8:	2210      	movs	r2, #16
 802ccaa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802ccac:	68fb      	ldr	r3, [r7, #12]
 802ccae:	3301      	adds	r3, #1
 802ccb0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802ccb2:	68fb      	ldr	r3, [r7, #12]
 802ccb4:	4a08      	ldr	r2, [pc, #32]	; (802ccd8 <USB_FlushRxFifo+0x5c>)
 802ccb6:	4293      	cmp	r3, r2
 802ccb8:	d901      	bls.n	802ccbe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 802ccba:	2303      	movs	r3, #3
 802ccbc:	e006      	b.n	802cccc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 802ccbe:	687b      	ldr	r3, [r7, #4]
 802ccc0:	691b      	ldr	r3, [r3, #16]
 802ccc2:	f003 0310 	and.w	r3, r3, #16
 802ccc6:	2b10      	cmp	r3, #16
 802ccc8:	d0f0      	beq.n	802ccac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 802ccca:	2300      	movs	r3, #0
}
 802cccc:	4618      	mov	r0, r3
 802ccce:	3714      	adds	r7, #20
 802ccd0:	46bd      	mov	sp, r7
 802ccd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ccd6:	4770      	bx	lr
 802ccd8:	00030d40 	.word	0x00030d40

0802ccdc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 802ccdc:	b480      	push	{r7}
 802ccde:	b085      	sub	sp, #20
 802cce0:	af00      	add	r7, sp, #0
 802cce2:	6078      	str	r0, [r7, #4]
 802cce4:	460b      	mov	r3, r1
 802cce6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802cce8:	687b      	ldr	r3, [r7, #4]
 802ccea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 802ccec:	68fb      	ldr	r3, [r7, #12]
 802ccee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802ccf2:	681a      	ldr	r2, [r3, #0]
 802ccf4:	78fb      	ldrb	r3, [r7, #3]
 802ccf6:	68f9      	ldr	r1, [r7, #12]
 802ccf8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802ccfc:	4313      	orrs	r3, r2
 802ccfe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 802cd00:	2300      	movs	r3, #0
}
 802cd02:	4618      	mov	r0, r3
 802cd04:	3714      	adds	r7, #20
 802cd06:	46bd      	mov	sp, r7
 802cd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cd0c:	4770      	bx	lr

0802cd0e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 802cd0e:	b480      	push	{r7}
 802cd10:	b087      	sub	sp, #28
 802cd12:	af00      	add	r7, sp, #0
 802cd14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802cd16:	687b      	ldr	r3, [r7, #4]
 802cd18:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 802cd1a:	693b      	ldr	r3, [r7, #16]
 802cd1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cd20:	689b      	ldr	r3, [r3, #8]
 802cd22:	f003 0306 	and.w	r3, r3, #6
 802cd26:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 802cd28:	68fb      	ldr	r3, [r7, #12]
 802cd2a:	2b00      	cmp	r3, #0
 802cd2c:	d102      	bne.n	802cd34 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 802cd2e:	2300      	movs	r3, #0
 802cd30:	75fb      	strb	r3, [r7, #23]
 802cd32:	e00a      	b.n	802cd4a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 802cd34:	68fb      	ldr	r3, [r7, #12]
 802cd36:	2b02      	cmp	r3, #2
 802cd38:	d002      	beq.n	802cd40 <USB_GetDevSpeed+0x32>
 802cd3a:	68fb      	ldr	r3, [r7, #12]
 802cd3c:	2b06      	cmp	r3, #6
 802cd3e:	d102      	bne.n	802cd46 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 802cd40:	2302      	movs	r3, #2
 802cd42:	75fb      	strb	r3, [r7, #23]
 802cd44:	e001      	b.n	802cd4a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 802cd46:	230f      	movs	r3, #15
 802cd48:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 802cd4a:	7dfb      	ldrb	r3, [r7, #23]
}
 802cd4c:	4618      	mov	r0, r3
 802cd4e:	371c      	adds	r7, #28
 802cd50:	46bd      	mov	sp, r7
 802cd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 802cd56:	4770      	bx	lr

0802cd58 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802cd58:	b480      	push	{r7}
 802cd5a:	b085      	sub	sp, #20
 802cd5c:	af00      	add	r7, sp, #0
 802cd5e:	6078      	str	r0, [r7, #4]
 802cd60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802cd62:	687b      	ldr	r3, [r7, #4]
 802cd64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802cd66:	683b      	ldr	r3, [r7, #0]
 802cd68:	781b      	ldrb	r3, [r3, #0]
 802cd6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 802cd6c:	683b      	ldr	r3, [r7, #0]
 802cd6e:	785b      	ldrb	r3, [r3, #1]
 802cd70:	2b01      	cmp	r3, #1
 802cd72:	d13a      	bne.n	802cdea <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 802cd74:	68fb      	ldr	r3, [r7, #12]
 802cd76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cd7a:	69da      	ldr	r2, [r3, #28]
 802cd7c:	683b      	ldr	r3, [r7, #0]
 802cd7e:	781b      	ldrb	r3, [r3, #0]
 802cd80:	f003 030f 	and.w	r3, r3, #15
 802cd84:	2101      	movs	r1, #1
 802cd86:	fa01 f303 	lsl.w	r3, r1, r3
 802cd8a:	b29b      	uxth	r3, r3
 802cd8c:	68f9      	ldr	r1, [r7, #12]
 802cd8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cd92:	4313      	orrs	r3, r2
 802cd94:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 802cd96:	68bb      	ldr	r3, [r7, #8]
 802cd98:	015a      	lsls	r2, r3, #5
 802cd9a:	68fb      	ldr	r3, [r7, #12]
 802cd9c:	4413      	add	r3, r2
 802cd9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cda2:	681b      	ldr	r3, [r3, #0]
 802cda4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802cda8:	2b00      	cmp	r3, #0
 802cdaa:	d155      	bne.n	802ce58 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 802cdac:	68bb      	ldr	r3, [r7, #8]
 802cdae:	015a      	lsls	r2, r3, #5
 802cdb0:	68fb      	ldr	r3, [r7, #12]
 802cdb2:	4413      	add	r3, r2
 802cdb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cdb8:	681a      	ldr	r2, [r3, #0]
 802cdba:	683b      	ldr	r3, [r7, #0]
 802cdbc:	68db      	ldr	r3, [r3, #12]
 802cdbe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 802cdc2:	683b      	ldr	r3, [r7, #0]
 802cdc4:	791b      	ldrb	r3, [r3, #4]
 802cdc6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 802cdc8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 802cdca:	68bb      	ldr	r3, [r7, #8]
 802cdcc:	059b      	lsls	r3, r3, #22
 802cdce:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 802cdd0:	4313      	orrs	r3, r2
 802cdd2:	68ba      	ldr	r2, [r7, #8]
 802cdd4:	0151      	lsls	r1, r2, #5
 802cdd6:	68fa      	ldr	r2, [r7, #12]
 802cdd8:	440a      	add	r2, r1
 802cdda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802cdde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802cde2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802cde6:	6013      	str	r3, [r2, #0]
 802cde8:	e036      	b.n	802ce58 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 802cdea:	68fb      	ldr	r3, [r7, #12]
 802cdec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cdf0:	69da      	ldr	r2, [r3, #28]
 802cdf2:	683b      	ldr	r3, [r7, #0]
 802cdf4:	781b      	ldrb	r3, [r3, #0]
 802cdf6:	f003 030f 	and.w	r3, r3, #15
 802cdfa:	2101      	movs	r1, #1
 802cdfc:	fa01 f303 	lsl.w	r3, r1, r3
 802ce00:	041b      	lsls	r3, r3, #16
 802ce02:	68f9      	ldr	r1, [r7, #12]
 802ce04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802ce08:	4313      	orrs	r3, r2
 802ce0a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 802ce0c:	68bb      	ldr	r3, [r7, #8]
 802ce0e:	015a      	lsls	r2, r3, #5
 802ce10:	68fb      	ldr	r3, [r7, #12]
 802ce12:	4413      	add	r3, r2
 802ce14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802ce18:	681b      	ldr	r3, [r3, #0]
 802ce1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 802ce1e:	2b00      	cmp	r3, #0
 802ce20:	d11a      	bne.n	802ce58 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 802ce22:	68bb      	ldr	r3, [r7, #8]
 802ce24:	015a      	lsls	r2, r3, #5
 802ce26:	68fb      	ldr	r3, [r7, #12]
 802ce28:	4413      	add	r3, r2
 802ce2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802ce2e:	681a      	ldr	r2, [r3, #0]
 802ce30:	683b      	ldr	r3, [r7, #0]
 802ce32:	68db      	ldr	r3, [r3, #12]
 802ce34:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 802ce38:	683b      	ldr	r3, [r7, #0]
 802ce3a:	791b      	ldrb	r3, [r3, #4]
 802ce3c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 802ce3e:	430b      	orrs	r3, r1
 802ce40:	4313      	orrs	r3, r2
 802ce42:	68ba      	ldr	r2, [r7, #8]
 802ce44:	0151      	lsls	r1, r2, #5
 802ce46:	68fa      	ldr	r2, [r7, #12]
 802ce48:	440a      	add	r2, r1
 802ce4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802ce4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802ce52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802ce56:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 802ce58:	2300      	movs	r3, #0
}
 802ce5a:	4618      	mov	r0, r3
 802ce5c:	3714      	adds	r7, #20
 802ce5e:	46bd      	mov	sp, r7
 802ce60:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ce64:	4770      	bx	lr
	...

0802ce68 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802ce68:	b480      	push	{r7}
 802ce6a:	b085      	sub	sp, #20
 802ce6c:	af00      	add	r7, sp, #0
 802ce6e:	6078      	str	r0, [r7, #4]
 802ce70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802ce72:	687b      	ldr	r3, [r7, #4]
 802ce74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802ce76:	683b      	ldr	r3, [r7, #0]
 802ce78:	781b      	ldrb	r3, [r3, #0]
 802ce7a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 802ce7c:	683b      	ldr	r3, [r7, #0]
 802ce7e:	785b      	ldrb	r3, [r3, #1]
 802ce80:	2b01      	cmp	r3, #1
 802ce82:	d161      	bne.n	802cf48 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 802ce84:	68bb      	ldr	r3, [r7, #8]
 802ce86:	015a      	lsls	r2, r3, #5
 802ce88:	68fb      	ldr	r3, [r7, #12]
 802ce8a:	4413      	add	r3, r2
 802ce8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ce90:	681b      	ldr	r3, [r3, #0]
 802ce92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802ce96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802ce9a:	d11f      	bne.n	802cedc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 802ce9c:	68bb      	ldr	r3, [r7, #8]
 802ce9e:	015a      	lsls	r2, r3, #5
 802cea0:	68fb      	ldr	r3, [r7, #12]
 802cea2:	4413      	add	r3, r2
 802cea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cea8:	681b      	ldr	r3, [r3, #0]
 802ceaa:	68ba      	ldr	r2, [r7, #8]
 802ceac:	0151      	lsls	r1, r2, #5
 802ceae:	68fa      	ldr	r2, [r7, #12]
 802ceb0:	440a      	add	r2, r1
 802ceb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802ceb6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 802ceba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 802cebc:	68bb      	ldr	r3, [r7, #8]
 802cebe:	015a      	lsls	r2, r3, #5
 802cec0:	68fb      	ldr	r3, [r7, #12]
 802cec2:	4413      	add	r3, r2
 802cec4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cec8:	681b      	ldr	r3, [r3, #0]
 802ceca:	68ba      	ldr	r2, [r7, #8]
 802cecc:	0151      	lsls	r1, r2, #5
 802cece:	68fa      	ldr	r2, [r7, #12]
 802ced0:	440a      	add	r2, r1
 802ced2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802ced6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802ceda:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 802cedc:	68fb      	ldr	r3, [r7, #12]
 802cede:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cee2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 802cee4:	683b      	ldr	r3, [r7, #0]
 802cee6:	781b      	ldrb	r3, [r3, #0]
 802cee8:	f003 030f 	and.w	r3, r3, #15
 802ceec:	2101      	movs	r1, #1
 802ceee:	fa01 f303 	lsl.w	r3, r1, r3
 802cef2:	b29b      	uxth	r3, r3
 802cef4:	43db      	mvns	r3, r3
 802cef6:	68f9      	ldr	r1, [r7, #12]
 802cef8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cefc:	4013      	ands	r3, r2
 802cefe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 802cf00:	68fb      	ldr	r3, [r7, #12]
 802cf02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cf06:	69da      	ldr	r2, [r3, #28]
 802cf08:	683b      	ldr	r3, [r7, #0]
 802cf0a:	781b      	ldrb	r3, [r3, #0]
 802cf0c:	f003 030f 	and.w	r3, r3, #15
 802cf10:	2101      	movs	r1, #1
 802cf12:	fa01 f303 	lsl.w	r3, r1, r3
 802cf16:	b29b      	uxth	r3, r3
 802cf18:	43db      	mvns	r3, r3
 802cf1a:	68f9      	ldr	r1, [r7, #12]
 802cf1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cf20:	4013      	ands	r3, r2
 802cf22:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 802cf24:	68bb      	ldr	r3, [r7, #8]
 802cf26:	015a      	lsls	r2, r3, #5
 802cf28:	68fb      	ldr	r3, [r7, #12]
 802cf2a:	4413      	add	r3, r2
 802cf2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cf30:	681a      	ldr	r2, [r3, #0]
 802cf32:	68bb      	ldr	r3, [r7, #8]
 802cf34:	0159      	lsls	r1, r3, #5
 802cf36:	68fb      	ldr	r3, [r7, #12]
 802cf38:	440b      	add	r3, r1
 802cf3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802cf3e:	4619      	mov	r1, r3
 802cf40:	4b35      	ldr	r3, [pc, #212]	; (802d018 <USB_DeactivateEndpoint+0x1b0>)
 802cf42:	4013      	ands	r3, r2
 802cf44:	600b      	str	r3, [r1, #0]
 802cf46:	e060      	b.n	802d00a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 802cf48:	68bb      	ldr	r3, [r7, #8]
 802cf4a:	015a      	lsls	r2, r3, #5
 802cf4c:	68fb      	ldr	r3, [r7, #12]
 802cf4e:	4413      	add	r3, r2
 802cf50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cf54:	681b      	ldr	r3, [r3, #0]
 802cf56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802cf5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802cf5e:	d11f      	bne.n	802cfa0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 802cf60:	68bb      	ldr	r3, [r7, #8]
 802cf62:	015a      	lsls	r2, r3, #5
 802cf64:	68fb      	ldr	r3, [r7, #12]
 802cf66:	4413      	add	r3, r2
 802cf68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cf6c:	681b      	ldr	r3, [r3, #0]
 802cf6e:	68ba      	ldr	r2, [r7, #8]
 802cf70:	0151      	lsls	r1, r2, #5
 802cf72:	68fa      	ldr	r2, [r7, #12]
 802cf74:	440a      	add	r2, r1
 802cf76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802cf7a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 802cf7e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 802cf80:	68bb      	ldr	r3, [r7, #8]
 802cf82:	015a      	lsls	r2, r3, #5
 802cf84:	68fb      	ldr	r3, [r7, #12]
 802cf86:	4413      	add	r3, r2
 802cf88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cf8c:	681b      	ldr	r3, [r3, #0]
 802cf8e:	68ba      	ldr	r2, [r7, #8]
 802cf90:	0151      	lsls	r1, r2, #5
 802cf92:	68fa      	ldr	r2, [r7, #12]
 802cf94:	440a      	add	r2, r1
 802cf96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802cf9a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802cf9e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 802cfa0:	68fb      	ldr	r3, [r7, #12]
 802cfa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cfa6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 802cfa8:	683b      	ldr	r3, [r7, #0]
 802cfaa:	781b      	ldrb	r3, [r3, #0]
 802cfac:	f003 030f 	and.w	r3, r3, #15
 802cfb0:	2101      	movs	r1, #1
 802cfb2:	fa01 f303 	lsl.w	r3, r1, r3
 802cfb6:	041b      	lsls	r3, r3, #16
 802cfb8:	43db      	mvns	r3, r3
 802cfba:	68f9      	ldr	r1, [r7, #12]
 802cfbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cfc0:	4013      	ands	r3, r2
 802cfc2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 802cfc4:	68fb      	ldr	r3, [r7, #12]
 802cfc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802cfca:	69da      	ldr	r2, [r3, #28]
 802cfcc:	683b      	ldr	r3, [r7, #0]
 802cfce:	781b      	ldrb	r3, [r3, #0]
 802cfd0:	f003 030f 	and.w	r3, r3, #15
 802cfd4:	2101      	movs	r1, #1
 802cfd6:	fa01 f303 	lsl.w	r3, r1, r3
 802cfda:	041b      	lsls	r3, r3, #16
 802cfdc:	43db      	mvns	r3, r3
 802cfde:	68f9      	ldr	r1, [r7, #12]
 802cfe0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802cfe4:	4013      	ands	r3, r2
 802cfe6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 802cfe8:	68bb      	ldr	r3, [r7, #8]
 802cfea:	015a      	lsls	r2, r3, #5
 802cfec:	68fb      	ldr	r3, [r7, #12]
 802cfee:	4413      	add	r3, r2
 802cff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802cff4:	681a      	ldr	r2, [r3, #0]
 802cff6:	68bb      	ldr	r3, [r7, #8]
 802cff8:	0159      	lsls	r1, r3, #5
 802cffa:	68fb      	ldr	r3, [r7, #12]
 802cffc:	440b      	add	r3, r1
 802cffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d002:	4619      	mov	r1, r3
 802d004:	4b05      	ldr	r3, [pc, #20]	; (802d01c <USB_DeactivateEndpoint+0x1b4>)
 802d006:	4013      	ands	r3, r2
 802d008:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 802d00a:	2300      	movs	r3, #0
}
 802d00c:	4618      	mov	r0, r3
 802d00e:	3714      	adds	r7, #20
 802d010:	46bd      	mov	sp, r7
 802d012:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d016:	4770      	bx	lr
 802d018:	ec337800 	.word	0xec337800
 802d01c:	eff37800 	.word	0xeff37800

0802d020 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 802d020:	b580      	push	{r7, lr}
 802d022:	b08a      	sub	sp, #40	; 0x28
 802d024:	af02      	add	r7, sp, #8
 802d026:	60f8      	str	r0, [r7, #12]
 802d028:	60b9      	str	r1, [r7, #8]
 802d02a:	4613      	mov	r3, r2
 802d02c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d02e:	68fb      	ldr	r3, [r7, #12]
 802d030:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 802d032:	68bb      	ldr	r3, [r7, #8]
 802d034:	781b      	ldrb	r3, [r3, #0]
 802d036:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 802d038:	68bb      	ldr	r3, [r7, #8]
 802d03a:	785b      	ldrb	r3, [r3, #1]
 802d03c:	2b01      	cmp	r3, #1
 802d03e:	f040 815c 	bne.w	802d2fa <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 802d042:	68bb      	ldr	r3, [r7, #8]
 802d044:	699b      	ldr	r3, [r3, #24]
 802d046:	2b00      	cmp	r3, #0
 802d048:	d132      	bne.n	802d0b0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802d04a:	69bb      	ldr	r3, [r7, #24]
 802d04c:	015a      	lsls	r2, r3, #5
 802d04e:	69fb      	ldr	r3, [r7, #28]
 802d050:	4413      	add	r3, r2
 802d052:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d056:	691b      	ldr	r3, [r3, #16]
 802d058:	69ba      	ldr	r2, [r7, #24]
 802d05a:	0151      	lsls	r1, r2, #5
 802d05c:	69fa      	ldr	r2, [r7, #28]
 802d05e:	440a      	add	r2, r1
 802d060:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d064:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d068:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d06c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 802d06e:	69bb      	ldr	r3, [r7, #24]
 802d070:	015a      	lsls	r2, r3, #5
 802d072:	69fb      	ldr	r3, [r7, #28]
 802d074:	4413      	add	r3, r2
 802d076:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d07a:	691b      	ldr	r3, [r3, #16]
 802d07c:	69ba      	ldr	r2, [r7, #24]
 802d07e:	0151      	lsls	r1, r2, #5
 802d080:	69fa      	ldr	r2, [r7, #28]
 802d082:	440a      	add	r2, r1
 802d084:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d088:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d08c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802d08e:	69bb      	ldr	r3, [r7, #24]
 802d090:	015a      	lsls	r2, r3, #5
 802d092:	69fb      	ldr	r3, [r7, #28]
 802d094:	4413      	add	r3, r2
 802d096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d09a:	691b      	ldr	r3, [r3, #16]
 802d09c:	69ba      	ldr	r2, [r7, #24]
 802d09e:	0151      	lsls	r1, r2, #5
 802d0a0:	69fa      	ldr	r2, [r7, #28]
 802d0a2:	440a      	add	r2, r1
 802d0a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d0a8:	0cdb      	lsrs	r3, r3, #19
 802d0aa:	04db      	lsls	r3, r3, #19
 802d0ac:	6113      	str	r3, [r2, #16]
 802d0ae:	e074      	b.n	802d19a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802d0b0:	69bb      	ldr	r3, [r7, #24]
 802d0b2:	015a      	lsls	r2, r3, #5
 802d0b4:	69fb      	ldr	r3, [r7, #28]
 802d0b6:	4413      	add	r3, r2
 802d0b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d0bc:	691b      	ldr	r3, [r3, #16]
 802d0be:	69ba      	ldr	r2, [r7, #24]
 802d0c0:	0151      	lsls	r1, r2, #5
 802d0c2:	69fa      	ldr	r2, [r7, #28]
 802d0c4:	440a      	add	r2, r1
 802d0c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d0ca:	0cdb      	lsrs	r3, r3, #19
 802d0cc:	04db      	lsls	r3, r3, #19
 802d0ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802d0d0:	69bb      	ldr	r3, [r7, #24]
 802d0d2:	015a      	lsls	r2, r3, #5
 802d0d4:	69fb      	ldr	r3, [r7, #28]
 802d0d6:	4413      	add	r3, r2
 802d0d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d0dc:	691b      	ldr	r3, [r3, #16]
 802d0de:	69ba      	ldr	r2, [r7, #24]
 802d0e0:	0151      	lsls	r1, r2, #5
 802d0e2:	69fa      	ldr	r2, [r7, #28]
 802d0e4:	440a      	add	r2, r1
 802d0e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d0ea:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d0ee:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d0f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 802d0f4:	69bb      	ldr	r3, [r7, #24]
 802d0f6:	015a      	lsls	r2, r3, #5
 802d0f8:	69fb      	ldr	r3, [r7, #28]
 802d0fa:	4413      	add	r3, r2
 802d0fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d100:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 802d102:	68bb      	ldr	r3, [r7, #8]
 802d104:	6999      	ldr	r1, [r3, #24]
 802d106:	68bb      	ldr	r3, [r7, #8]
 802d108:	68db      	ldr	r3, [r3, #12]
 802d10a:	440b      	add	r3, r1
 802d10c:	1e59      	subs	r1, r3, #1
 802d10e:	68bb      	ldr	r3, [r7, #8]
 802d110:	68db      	ldr	r3, [r3, #12]
 802d112:	fbb1 f3f3 	udiv	r3, r1, r3
 802d116:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 802d118:	4b9d      	ldr	r3, [pc, #628]	; (802d390 <USB_EPStartXfer+0x370>)
 802d11a:	400b      	ands	r3, r1
 802d11c:	69b9      	ldr	r1, [r7, #24]
 802d11e:	0148      	lsls	r0, r1, #5
 802d120:	69f9      	ldr	r1, [r7, #28]
 802d122:	4401      	add	r1, r0
 802d124:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 802d128:	4313      	orrs	r3, r2
 802d12a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 802d12c:	69bb      	ldr	r3, [r7, #24]
 802d12e:	015a      	lsls	r2, r3, #5
 802d130:	69fb      	ldr	r3, [r7, #28]
 802d132:	4413      	add	r3, r2
 802d134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d138:	691a      	ldr	r2, [r3, #16]
 802d13a:	68bb      	ldr	r3, [r7, #8]
 802d13c:	699b      	ldr	r3, [r3, #24]
 802d13e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d142:	69b9      	ldr	r1, [r7, #24]
 802d144:	0148      	lsls	r0, r1, #5
 802d146:	69f9      	ldr	r1, [r7, #28]
 802d148:	4401      	add	r1, r0
 802d14a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 802d14e:	4313      	orrs	r3, r2
 802d150:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 802d152:	68bb      	ldr	r3, [r7, #8]
 802d154:	791b      	ldrb	r3, [r3, #4]
 802d156:	2b01      	cmp	r3, #1
 802d158:	d11f      	bne.n	802d19a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 802d15a:	69bb      	ldr	r3, [r7, #24]
 802d15c:	015a      	lsls	r2, r3, #5
 802d15e:	69fb      	ldr	r3, [r7, #28]
 802d160:	4413      	add	r3, r2
 802d162:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d166:	691b      	ldr	r3, [r3, #16]
 802d168:	69ba      	ldr	r2, [r7, #24]
 802d16a:	0151      	lsls	r1, r2, #5
 802d16c:	69fa      	ldr	r2, [r7, #28]
 802d16e:	440a      	add	r2, r1
 802d170:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d174:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 802d178:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 802d17a:	69bb      	ldr	r3, [r7, #24]
 802d17c:	015a      	lsls	r2, r3, #5
 802d17e:	69fb      	ldr	r3, [r7, #28]
 802d180:	4413      	add	r3, r2
 802d182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d186:	691b      	ldr	r3, [r3, #16]
 802d188:	69ba      	ldr	r2, [r7, #24]
 802d18a:	0151      	lsls	r1, r2, #5
 802d18c:	69fa      	ldr	r2, [r7, #28]
 802d18e:	440a      	add	r2, r1
 802d190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d194:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802d198:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 802d19a:	79fb      	ldrb	r3, [r7, #7]
 802d19c:	2b01      	cmp	r3, #1
 802d19e:	d14b      	bne.n	802d238 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 802d1a0:	68bb      	ldr	r3, [r7, #8]
 802d1a2:	695b      	ldr	r3, [r3, #20]
 802d1a4:	2b00      	cmp	r3, #0
 802d1a6:	d009      	beq.n	802d1bc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 802d1a8:	69bb      	ldr	r3, [r7, #24]
 802d1aa:	015a      	lsls	r2, r3, #5
 802d1ac:	69fb      	ldr	r3, [r7, #28]
 802d1ae:	4413      	add	r3, r2
 802d1b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d1b4:	461a      	mov	r2, r3
 802d1b6:	68bb      	ldr	r3, [r7, #8]
 802d1b8:	695b      	ldr	r3, [r3, #20]
 802d1ba:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 802d1bc:	68bb      	ldr	r3, [r7, #8]
 802d1be:	791b      	ldrb	r3, [r3, #4]
 802d1c0:	2b01      	cmp	r3, #1
 802d1c2:	d128      	bne.n	802d216 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 802d1c4:	69fb      	ldr	r3, [r7, #28]
 802d1c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d1ca:	689b      	ldr	r3, [r3, #8]
 802d1cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d1d0:	2b00      	cmp	r3, #0
 802d1d2:	d110      	bne.n	802d1f6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 802d1d4:	69bb      	ldr	r3, [r7, #24]
 802d1d6:	015a      	lsls	r2, r3, #5
 802d1d8:	69fb      	ldr	r3, [r7, #28]
 802d1da:	4413      	add	r3, r2
 802d1dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d1e0:	681b      	ldr	r3, [r3, #0]
 802d1e2:	69ba      	ldr	r2, [r7, #24]
 802d1e4:	0151      	lsls	r1, r2, #5
 802d1e6:	69fa      	ldr	r2, [r7, #28]
 802d1e8:	440a      	add	r2, r1
 802d1ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d1ee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802d1f2:	6013      	str	r3, [r2, #0]
 802d1f4:	e00f      	b.n	802d216 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 802d1f6:	69bb      	ldr	r3, [r7, #24]
 802d1f8:	015a      	lsls	r2, r3, #5
 802d1fa:	69fb      	ldr	r3, [r7, #28]
 802d1fc:	4413      	add	r3, r2
 802d1fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d202:	681b      	ldr	r3, [r3, #0]
 802d204:	69ba      	ldr	r2, [r7, #24]
 802d206:	0151      	lsls	r1, r2, #5
 802d208:	69fa      	ldr	r2, [r7, #28]
 802d20a:	440a      	add	r2, r1
 802d20c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d210:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802d214:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802d216:	69bb      	ldr	r3, [r7, #24]
 802d218:	015a      	lsls	r2, r3, #5
 802d21a:	69fb      	ldr	r3, [r7, #28]
 802d21c:	4413      	add	r3, r2
 802d21e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d222:	681b      	ldr	r3, [r3, #0]
 802d224:	69ba      	ldr	r2, [r7, #24]
 802d226:	0151      	lsls	r1, r2, #5
 802d228:	69fa      	ldr	r2, [r7, #28]
 802d22a:	440a      	add	r2, r1
 802d22c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d230:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d234:	6013      	str	r3, [r2, #0]
 802d236:	e133      	b.n	802d4a0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802d238:	69bb      	ldr	r3, [r7, #24]
 802d23a:	015a      	lsls	r2, r3, #5
 802d23c:	69fb      	ldr	r3, [r7, #28]
 802d23e:	4413      	add	r3, r2
 802d240:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d244:	681b      	ldr	r3, [r3, #0]
 802d246:	69ba      	ldr	r2, [r7, #24]
 802d248:	0151      	lsls	r1, r2, #5
 802d24a:	69fa      	ldr	r2, [r7, #28]
 802d24c:	440a      	add	r2, r1
 802d24e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d252:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d256:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 802d258:	68bb      	ldr	r3, [r7, #8]
 802d25a:	791b      	ldrb	r3, [r3, #4]
 802d25c:	2b01      	cmp	r3, #1
 802d25e:	d015      	beq.n	802d28c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 802d260:	68bb      	ldr	r3, [r7, #8]
 802d262:	699b      	ldr	r3, [r3, #24]
 802d264:	2b00      	cmp	r3, #0
 802d266:	f000 811b 	beq.w	802d4a0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 802d26a:	69fb      	ldr	r3, [r7, #28]
 802d26c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d270:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802d272:	68bb      	ldr	r3, [r7, #8]
 802d274:	781b      	ldrb	r3, [r3, #0]
 802d276:	f003 030f 	and.w	r3, r3, #15
 802d27a:	2101      	movs	r1, #1
 802d27c:	fa01 f303 	lsl.w	r3, r1, r3
 802d280:	69f9      	ldr	r1, [r7, #28]
 802d282:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802d286:	4313      	orrs	r3, r2
 802d288:	634b      	str	r3, [r1, #52]	; 0x34
 802d28a:	e109      	b.n	802d4a0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 802d28c:	69fb      	ldr	r3, [r7, #28]
 802d28e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d292:	689b      	ldr	r3, [r3, #8]
 802d294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d298:	2b00      	cmp	r3, #0
 802d29a:	d110      	bne.n	802d2be <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 802d29c:	69bb      	ldr	r3, [r7, #24]
 802d29e:	015a      	lsls	r2, r3, #5
 802d2a0:	69fb      	ldr	r3, [r7, #28]
 802d2a2:	4413      	add	r3, r2
 802d2a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d2a8:	681b      	ldr	r3, [r3, #0]
 802d2aa:	69ba      	ldr	r2, [r7, #24]
 802d2ac:	0151      	lsls	r1, r2, #5
 802d2ae:	69fa      	ldr	r2, [r7, #28]
 802d2b0:	440a      	add	r2, r1
 802d2b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d2b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802d2ba:	6013      	str	r3, [r2, #0]
 802d2bc:	e00f      	b.n	802d2de <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 802d2be:	69bb      	ldr	r3, [r7, #24]
 802d2c0:	015a      	lsls	r2, r3, #5
 802d2c2:	69fb      	ldr	r3, [r7, #28]
 802d2c4:	4413      	add	r3, r2
 802d2c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d2ca:	681b      	ldr	r3, [r3, #0]
 802d2cc:	69ba      	ldr	r2, [r7, #24]
 802d2ce:	0151      	lsls	r1, r2, #5
 802d2d0:	69fa      	ldr	r2, [r7, #28]
 802d2d2:	440a      	add	r2, r1
 802d2d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d2d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802d2dc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 802d2de:	68bb      	ldr	r3, [r7, #8]
 802d2e0:	6919      	ldr	r1, [r3, #16]
 802d2e2:	68bb      	ldr	r3, [r7, #8]
 802d2e4:	781a      	ldrb	r2, [r3, #0]
 802d2e6:	68bb      	ldr	r3, [r7, #8]
 802d2e8:	699b      	ldr	r3, [r3, #24]
 802d2ea:	b298      	uxth	r0, r3
 802d2ec:	79fb      	ldrb	r3, [r7, #7]
 802d2ee:	9300      	str	r3, [sp, #0]
 802d2f0:	4603      	mov	r3, r0
 802d2f2:	68f8      	ldr	r0, [r7, #12]
 802d2f4:	f000 fade 	bl	802d8b4 <USB_WritePacket>
 802d2f8:	e0d2      	b.n	802d4a0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 802d2fa:	69bb      	ldr	r3, [r7, #24]
 802d2fc:	015a      	lsls	r2, r3, #5
 802d2fe:	69fb      	ldr	r3, [r7, #28]
 802d300:	4413      	add	r3, r2
 802d302:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d306:	691b      	ldr	r3, [r3, #16]
 802d308:	69ba      	ldr	r2, [r7, #24]
 802d30a:	0151      	lsls	r1, r2, #5
 802d30c:	69fa      	ldr	r2, [r7, #28]
 802d30e:	440a      	add	r2, r1
 802d310:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d314:	0cdb      	lsrs	r3, r3, #19
 802d316:	04db      	lsls	r3, r3, #19
 802d318:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 802d31a:	69bb      	ldr	r3, [r7, #24]
 802d31c:	015a      	lsls	r2, r3, #5
 802d31e:	69fb      	ldr	r3, [r7, #28]
 802d320:	4413      	add	r3, r2
 802d322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d326:	691b      	ldr	r3, [r3, #16]
 802d328:	69ba      	ldr	r2, [r7, #24]
 802d32a:	0151      	lsls	r1, r2, #5
 802d32c:	69fa      	ldr	r2, [r7, #28]
 802d32e:	440a      	add	r2, r1
 802d330:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d334:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d338:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d33c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 802d33e:	68bb      	ldr	r3, [r7, #8]
 802d340:	699b      	ldr	r3, [r3, #24]
 802d342:	2b00      	cmp	r3, #0
 802d344:	d126      	bne.n	802d394 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 802d346:	69bb      	ldr	r3, [r7, #24]
 802d348:	015a      	lsls	r2, r3, #5
 802d34a:	69fb      	ldr	r3, [r7, #28]
 802d34c:	4413      	add	r3, r2
 802d34e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d352:	691a      	ldr	r2, [r3, #16]
 802d354:	68bb      	ldr	r3, [r7, #8]
 802d356:	68db      	ldr	r3, [r3, #12]
 802d358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d35c:	69b9      	ldr	r1, [r7, #24]
 802d35e:	0148      	lsls	r0, r1, #5
 802d360:	69f9      	ldr	r1, [r7, #28]
 802d362:	4401      	add	r1, r0
 802d364:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802d368:	4313      	orrs	r3, r2
 802d36a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 802d36c:	69bb      	ldr	r3, [r7, #24]
 802d36e:	015a      	lsls	r2, r3, #5
 802d370:	69fb      	ldr	r3, [r7, #28]
 802d372:	4413      	add	r3, r2
 802d374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d378:	691b      	ldr	r3, [r3, #16]
 802d37a:	69ba      	ldr	r2, [r7, #24]
 802d37c:	0151      	lsls	r1, r2, #5
 802d37e:	69fa      	ldr	r2, [r7, #28]
 802d380:	440a      	add	r2, r1
 802d382:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d386:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d38a:	6113      	str	r3, [r2, #16]
 802d38c:	e03a      	b.n	802d404 <USB_EPStartXfer+0x3e4>
 802d38e:	bf00      	nop
 802d390:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 802d394:	68bb      	ldr	r3, [r7, #8]
 802d396:	699a      	ldr	r2, [r3, #24]
 802d398:	68bb      	ldr	r3, [r7, #8]
 802d39a:	68db      	ldr	r3, [r3, #12]
 802d39c:	4413      	add	r3, r2
 802d39e:	1e5a      	subs	r2, r3, #1
 802d3a0:	68bb      	ldr	r3, [r7, #8]
 802d3a2:	68db      	ldr	r3, [r3, #12]
 802d3a4:	fbb2 f3f3 	udiv	r3, r2, r3
 802d3a8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 802d3aa:	68bb      	ldr	r3, [r7, #8]
 802d3ac:	68db      	ldr	r3, [r3, #12]
 802d3ae:	8afa      	ldrh	r2, [r7, #22]
 802d3b0:	fb03 f202 	mul.w	r2, r3, r2
 802d3b4:	68bb      	ldr	r3, [r7, #8]
 802d3b6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 802d3b8:	69bb      	ldr	r3, [r7, #24]
 802d3ba:	015a      	lsls	r2, r3, #5
 802d3bc:	69fb      	ldr	r3, [r7, #28]
 802d3be:	4413      	add	r3, r2
 802d3c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d3c4:	691a      	ldr	r2, [r3, #16]
 802d3c6:	8afb      	ldrh	r3, [r7, #22]
 802d3c8:	04d9      	lsls	r1, r3, #19
 802d3ca:	4b38      	ldr	r3, [pc, #224]	; (802d4ac <USB_EPStartXfer+0x48c>)
 802d3cc:	400b      	ands	r3, r1
 802d3ce:	69b9      	ldr	r1, [r7, #24]
 802d3d0:	0148      	lsls	r0, r1, #5
 802d3d2:	69f9      	ldr	r1, [r7, #28]
 802d3d4:	4401      	add	r1, r0
 802d3d6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802d3da:	4313      	orrs	r3, r2
 802d3dc:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 802d3de:	69bb      	ldr	r3, [r7, #24]
 802d3e0:	015a      	lsls	r2, r3, #5
 802d3e2:	69fb      	ldr	r3, [r7, #28]
 802d3e4:	4413      	add	r3, r2
 802d3e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d3ea:	691a      	ldr	r2, [r3, #16]
 802d3ec:	68bb      	ldr	r3, [r7, #8]
 802d3ee:	69db      	ldr	r3, [r3, #28]
 802d3f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d3f4:	69b9      	ldr	r1, [r7, #24]
 802d3f6:	0148      	lsls	r0, r1, #5
 802d3f8:	69f9      	ldr	r1, [r7, #28]
 802d3fa:	4401      	add	r1, r0
 802d3fc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802d400:	4313      	orrs	r3, r2
 802d402:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 802d404:	79fb      	ldrb	r3, [r7, #7]
 802d406:	2b01      	cmp	r3, #1
 802d408:	d10d      	bne.n	802d426 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 802d40a:	68bb      	ldr	r3, [r7, #8]
 802d40c:	691b      	ldr	r3, [r3, #16]
 802d40e:	2b00      	cmp	r3, #0
 802d410:	d009      	beq.n	802d426 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 802d412:	68bb      	ldr	r3, [r7, #8]
 802d414:	6919      	ldr	r1, [r3, #16]
 802d416:	69bb      	ldr	r3, [r7, #24]
 802d418:	015a      	lsls	r2, r3, #5
 802d41a:	69fb      	ldr	r3, [r7, #28]
 802d41c:	4413      	add	r3, r2
 802d41e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d422:	460a      	mov	r2, r1
 802d424:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 802d426:	68bb      	ldr	r3, [r7, #8]
 802d428:	791b      	ldrb	r3, [r3, #4]
 802d42a:	2b01      	cmp	r3, #1
 802d42c:	d128      	bne.n	802d480 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 802d42e:	69fb      	ldr	r3, [r7, #28]
 802d430:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d434:	689b      	ldr	r3, [r3, #8]
 802d436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802d43a:	2b00      	cmp	r3, #0
 802d43c:	d110      	bne.n	802d460 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 802d43e:	69bb      	ldr	r3, [r7, #24]
 802d440:	015a      	lsls	r2, r3, #5
 802d442:	69fb      	ldr	r3, [r7, #28]
 802d444:	4413      	add	r3, r2
 802d446:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d44a:	681b      	ldr	r3, [r3, #0]
 802d44c:	69ba      	ldr	r2, [r7, #24]
 802d44e:	0151      	lsls	r1, r2, #5
 802d450:	69fa      	ldr	r2, [r7, #28]
 802d452:	440a      	add	r2, r1
 802d454:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d458:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802d45c:	6013      	str	r3, [r2, #0]
 802d45e:	e00f      	b.n	802d480 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 802d460:	69bb      	ldr	r3, [r7, #24]
 802d462:	015a      	lsls	r2, r3, #5
 802d464:	69fb      	ldr	r3, [r7, #28]
 802d466:	4413      	add	r3, r2
 802d468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d46c:	681b      	ldr	r3, [r3, #0]
 802d46e:	69ba      	ldr	r2, [r7, #24]
 802d470:	0151      	lsls	r1, r2, #5
 802d472:	69fa      	ldr	r2, [r7, #28]
 802d474:	440a      	add	r2, r1
 802d476:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d47a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802d47e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 802d480:	69bb      	ldr	r3, [r7, #24]
 802d482:	015a      	lsls	r2, r3, #5
 802d484:	69fb      	ldr	r3, [r7, #28]
 802d486:	4413      	add	r3, r2
 802d488:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d48c:	681b      	ldr	r3, [r3, #0]
 802d48e:	69ba      	ldr	r2, [r7, #24]
 802d490:	0151      	lsls	r1, r2, #5
 802d492:	69fa      	ldr	r2, [r7, #28]
 802d494:	440a      	add	r2, r1
 802d496:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d49a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d49e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802d4a0:	2300      	movs	r3, #0
}
 802d4a2:	4618      	mov	r0, r3
 802d4a4:	3720      	adds	r7, #32
 802d4a6:	46bd      	mov	sp, r7
 802d4a8:	bd80      	pop	{r7, pc}
 802d4aa:	bf00      	nop
 802d4ac:	1ff80000 	.word	0x1ff80000

0802d4b0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 802d4b0:	b480      	push	{r7}
 802d4b2:	b087      	sub	sp, #28
 802d4b4:	af00      	add	r7, sp, #0
 802d4b6:	60f8      	str	r0, [r7, #12]
 802d4b8:	60b9      	str	r1, [r7, #8]
 802d4ba:	4613      	mov	r3, r2
 802d4bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d4be:	68fb      	ldr	r3, [r7, #12]
 802d4c0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 802d4c2:	68bb      	ldr	r3, [r7, #8]
 802d4c4:	781b      	ldrb	r3, [r3, #0]
 802d4c6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 802d4c8:	68bb      	ldr	r3, [r7, #8]
 802d4ca:	785b      	ldrb	r3, [r3, #1]
 802d4cc:	2b01      	cmp	r3, #1
 802d4ce:	f040 80ce 	bne.w	802d66e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 802d4d2:	68bb      	ldr	r3, [r7, #8]
 802d4d4:	699b      	ldr	r3, [r3, #24]
 802d4d6:	2b00      	cmp	r3, #0
 802d4d8:	d132      	bne.n	802d540 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802d4da:	693b      	ldr	r3, [r7, #16]
 802d4dc:	015a      	lsls	r2, r3, #5
 802d4de:	697b      	ldr	r3, [r7, #20]
 802d4e0:	4413      	add	r3, r2
 802d4e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d4e6:	691b      	ldr	r3, [r3, #16]
 802d4e8:	693a      	ldr	r2, [r7, #16]
 802d4ea:	0151      	lsls	r1, r2, #5
 802d4ec:	697a      	ldr	r2, [r7, #20]
 802d4ee:	440a      	add	r2, r1
 802d4f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d4f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d4f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d4fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 802d4fe:	693b      	ldr	r3, [r7, #16]
 802d500:	015a      	lsls	r2, r3, #5
 802d502:	697b      	ldr	r3, [r7, #20]
 802d504:	4413      	add	r3, r2
 802d506:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d50a:	691b      	ldr	r3, [r3, #16]
 802d50c:	693a      	ldr	r2, [r7, #16]
 802d50e:	0151      	lsls	r1, r2, #5
 802d510:	697a      	ldr	r2, [r7, #20]
 802d512:	440a      	add	r2, r1
 802d514:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d518:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d51c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802d51e:	693b      	ldr	r3, [r7, #16]
 802d520:	015a      	lsls	r2, r3, #5
 802d522:	697b      	ldr	r3, [r7, #20]
 802d524:	4413      	add	r3, r2
 802d526:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d52a:	691b      	ldr	r3, [r3, #16]
 802d52c:	693a      	ldr	r2, [r7, #16]
 802d52e:	0151      	lsls	r1, r2, #5
 802d530:	697a      	ldr	r2, [r7, #20]
 802d532:	440a      	add	r2, r1
 802d534:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d538:	0cdb      	lsrs	r3, r3, #19
 802d53a:	04db      	lsls	r3, r3, #19
 802d53c:	6113      	str	r3, [r2, #16]
 802d53e:	e04e      	b.n	802d5de <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802d540:	693b      	ldr	r3, [r7, #16]
 802d542:	015a      	lsls	r2, r3, #5
 802d544:	697b      	ldr	r3, [r7, #20]
 802d546:	4413      	add	r3, r2
 802d548:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d54c:	691b      	ldr	r3, [r3, #16]
 802d54e:	693a      	ldr	r2, [r7, #16]
 802d550:	0151      	lsls	r1, r2, #5
 802d552:	697a      	ldr	r2, [r7, #20]
 802d554:	440a      	add	r2, r1
 802d556:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d55a:	0cdb      	lsrs	r3, r3, #19
 802d55c:	04db      	lsls	r3, r3, #19
 802d55e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802d560:	693b      	ldr	r3, [r7, #16]
 802d562:	015a      	lsls	r2, r3, #5
 802d564:	697b      	ldr	r3, [r7, #20]
 802d566:	4413      	add	r3, r2
 802d568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d56c:	691b      	ldr	r3, [r3, #16]
 802d56e:	693a      	ldr	r2, [r7, #16]
 802d570:	0151      	lsls	r1, r2, #5
 802d572:	697a      	ldr	r2, [r7, #20]
 802d574:	440a      	add	r2, r1
 802d576:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d57a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d57e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d582:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 802d584:	68bb      	ldr	r3, [r7, #8]
 802d586:	699a      	ldr	r2, [r3, #24]
 802d588:	68bb      	ldr	r3, [r7, #8]
 802d58a:	68db      	ldr	r3, [r3, #12]
 802d58c:	429a      	cmp	r2, r3
 802d58e:	d903      	bls.n	802d598 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 802d590:	68bb      	ldr	r3, [r7, #8]
 802d592:	68da      	ldr	r2, [r3, #12]
 802d594:	68bb      	ldr	r3, [r7, #8]
 802d596:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 802d598:	693b      	ldr	r3, [r7, #16]
 802d59a:	015a      	lsls	r2, r3, #5
 802d59c:	697b      	ldr	r3, [r7, #20]
 802d59e:	4413      	add	r3, r2
 802d5a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d5a4:	691b      	ldr	r3, [r3, #16]
 802d5a6:	693a      	ldr	r2, [r7, #16]
 802d5a8:	0151      	lsls	r1, r2, #5
 802d5aa:	697a      	ldr	r2, [r7, #20]
 802d5ac:	440a      	add	r2, r1
 802d5ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d5b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d5b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 802d5b8:	693b      	ldr	r3, [r7, #16]
 802d5ba:	015a      	lsls	r2, r3, #5
 802d5bc:	697b      	ldr	r3, [r7, #20]
 802d5be:	4413      	add	r3, r2
 802d5c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d5c4:	691a      	ldr	r2, [r3, #16]
 802d5c6:	68bb      	ldr	r3, [r7, #8]
 802d5c8:	699b      	ldr	r3, [r3, #24]
 802d5ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d5ce:	6939      	ldr	r1, [r7, #16]
 802d5d0:	0148      	lsls	r0, r1, #5
 802d5d2:	6979      	ldr	r1, [r7, #20]
 802d5d4:	4401      	add	r1, r0
 802d5d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 802d5da:	4313      	orrs	r3, r2
 802d5dc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 802d5de:	79fb      	ldrb	r3, [r7, #7]
 802d5e0:	2b01      	cmp	r3, #1
 802d5e2:	d11e      	bne.n	802d622 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 802d5e4:	68bb      	ldr	r3, [r7, #8]
 802d5e6:	695b      	ldr	r3, [r3, #20]
 802d5e8:	2b00      	cmp	r3, #0
 802d5ea:	d009      	beq.n	802d600 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 802d5ec:	693b      	ldr	r3, [r7, #16]
 802d5ee:	015a      	lsls	r2, r3, #5
 802d5f0:	697b      	ldr	r3, [r7, #20]
 802d5f2:	4413      	add	r3, r2
 802d5f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d5f8:	461a      	mov	r2, r3
 802d5fa:	68bb      	ldr	r3, [r7, #8]
 802d5fc:	695b      	ldr	r3, [r3, #20]
 802d5fe:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802d600:	693b      	ldr	r3, [r7, #16]
 802d602:	015a      	lsls	r2, r3, #5
 802d604:	697b      	ldr	r3, [r7, #20]
 802d606:	4413      	add	r3, r2
 802d608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d60c:	681b      	ldr	r3, [r3, #0]
 802d60e:	693a      	ldr	r2, [r7, #16]
 802d610:	0151      	lsls	r1, r2, #5
 802d612:	697a      	ldr	r2, [r7, #20]
 802d614:	440a      	add	r2, r1
 802d616:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d61a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d61e:	6013      	str	r3, [r2, #0]
 802d620:	e097      	b.n	802d752 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802d622:	693b      	ldr	r3, [r7, #16]
 802d624:	015a      	lsls	r2, r3, #5
 802d626:	697b      	ldr	r3, [r7, #20]
 802d628:	4413      	add	r3, r2
 802d62a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d62e:	681b      	ldr	r3, [r3, #0]
 802d630:	693a      	ldr	r2, [r7, #16]
 802d632:	0151      	lsls	r1, r2, #5
 802d634:	697a      	ldr	r2, [r7, #20]
 802d636:	440a      	add	r2, r1
 802d638:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d63c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d640:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 802d642:	68bb      	ldr	r3, [r7, #8]
 802d644:	699b      	ldr	r3, [r3, #24]
 802d646:	2b00      	cmp	r3, #0
 802d648:	f000 8083 	beq.w	802d752 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 802d64c:	697b      	ldr	r3, [r7, #20]
 802d64e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802d652:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802d654:	68bb      	ldr	r3, [r7, #8]
 802d656:	781b      	ldrb	r3, [r3, #0]
 802d658:	f003 030f 	and.w	r3, r3, #15
 802d65c:	2101      	movs	r1, #1
 802d65e:	fa01 f303 	lsl.w	r3, r1, r3
 802d662:	6979      	ldr	r1, [r7, #20]
 802d664:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802d668:	4313      	orrs	r3, r2
 802d66a:	634b      	str	r3, [r1, #52]	; 0x34
 802d66c:	e071      	b.n	802d752 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 802d66e:	693b      	ldr	r3, [r7, #16]
 802d670:	015a      	lsls	r2, r3, #5
 802d672:	697b      	ldr	r3, [r7, #20]
 802d674:	4413      	add	r3, r2
 802d676:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d67a:	691b      	ldr	r3, [r3, #16]
 802d67c:	693a      	ldr	r2, [r7, #16]
 802d67e:	0151      	lsls	r1, r2, #5
 802d680:	697a      	ldr	r2, [r7, #20]
 802d682:	440a      	add	r2, r1
 802d684:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d688:	0cdb      	lsrs	r3, r3, #19
 802d68a:	04db      	lsls	r3, r3, #19
 802d68c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 802d68e:	693b      	ldr	r3, [r7, #16]
 802d690:	015a      	lsls	r2, r3, #5
 802d692:	697b      	ldr	r3, [r7, #20]
 802d694:	4413      	add	r3, r2
 802d696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d69a:	691b      	ldr	r3, [r3, #16]
 802d69c:	693a      	ldr	r2, [r7, #16]
 802d69e:	0151      	lsls	r1, r2, #5
 802d6a0:	697a      	ldr	r2, [r7, #20]
 802d6a2:	440a      	add	r2, r1
 802d6a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d6a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802d6ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802d6b0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 802d6b2:	68bb      	ldr	r3, [r7, #8]
 802d6b4:	699b      	ldr	r3, [r3, #24]
 802d6b6:	2b00      	cmp	r3, #0
 802d6b8:	d003      	beq.n	802d6c2 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 802d6ba:	68bb      	ldr	r3, [r7, #8]
 802d6bc:	68da      	ldr	r2, [r3, #12]
 802d6be:	68bb      	ldr	r3, [r7, #8]
 802d6c0:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 802d6c2:	68bb      	ldr	r3, [r7, #8]
 802d6c4:	68da      	ldr	r2, [r3, #12]
 802d6c6:	68bb      	ldr	r3, [r7, #8]
 802d6c8:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 802d6ca:	693b      	ldr	r3, [r7, #16]
 802d6cc:	015a      	lsls	r2, r3, #5
 802d6ce:	697b      	ldr	r3, [r7, #20]
 802d6d0:	4413      	add	r3, r2
 802d6d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d6d6:	691b      	ldr	r3, [r3, #16]
 802d6d8:	693a      	ldr	r2, [r7, #16]
 802d6da:	0151      	lsls	r1, r2, #5
 802d6dc:	697a      	ldr	r2, [r7, #20]
 802d6de:	440a      	add	r2, r1
 802d6e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d6e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802d6e8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 802d6ea:	693b      	ldr	r3, [r7, #16]
 802d6ec:	015a      	lsls	r2, r3, #5
 802d6ee:	697b      	ldr	r3, [r7, #20]
 802d6f0:	4413      	add	r3, r2
 802d6f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d6f6:	691a      	ldr	r2, [r3, #16]
 802d6f8:	68bb      	ldr	r3, [r7, #8]
 802d6fa:	69db      	ldr	r3, [r3, #28]
 802d6fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802d700:	6939      	ldr	r1, [r7, #16]
 802d702:	0148      	lsls	r0, r1, #5
 802d704:	6979      	ldr	r1, [r7, #20]
 802d706:	4401      	add	r1, r0
 802d708:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802d70c:	4313      	orrs	r3, r2
 802d70e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 802d710:	79fb      	ldrb	r3, [r7, #7]
 802d712:	2b01      	cmp	r3, #1
 802d714:	d10d      	bne.n	802d732 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 802d716:	68bb      	ldr	r3, [r7, #8]
 802d718:	691b      	ldr	r3, [r3, #16]
 802d71a:	2b00      	cmp	r3, #0
 802d71c:	d009      	beq.n	802d732 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 802d71e:	68bb      	ldr	r3, [r7, #8]
 802d720:	6919      	ldr	r1, [r3, #16]
 802d722:	693b      	ldr	r3, [r7, #16]
 802d724:	015a      	lsls	r2, r3, #5
 802d726:	697b      	ldr	r3, [r7, #20]
 802d728:	4413      	add	r3, r2
 802d72a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d72e:	460a      	mov	r2, r1
 802d730:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 802d732:	693b      	ldr	r3, [r7, #16]
 802d734:	015a      	lsls	r2, r3, #5
 802d736:	697b      	ldr	r3, [r7, #20]
 802d738:	4413      	add	r3, r2
 802d73a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d73e:	681b      	ldr	r3, [r3, #0]
 802d740:	693a      	ldr	r2, [r7, #16]
 802d742:	0151      	lsls	r1, r2, #5
 802d744:	697a      	ldr	r2, [r7, #20]
 802d746:	440a      	add	r2, r1
 802d748:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d74c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802d750:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802d752:	2300      	movs	r3, #0
}
 802d754:	4618      	mov	r0, r3
 802d756:	371c      	adds	r7, #28
 802d758:	46bd      	mov	sp, r7
 802d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d75e:	4770      	bx	lr

0802d760 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802d760:	b480      	push	{r7}
 802d762:	b087      	sub	sp, #28
 802d764:	af00      	add	r7, sp, #0
 802d766:	6078      	str	r0, [r7, #4]
 802d768:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 802d76a:	2300      	movs	r3, #0
 802d76c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 802d76e:	2300      	movs	r3, #0
 802d770:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d772:	687b      	ldr	r3, [r7, #4]
 802d774:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 802d776:	683b      	ldr	r3, [r7, #0]
 802d778:	785b      	ldrb	r3, [r3, #1]
 802d77a:	2b01      	cmp	r3, #1
 802d77c:	d14a      	bne.n	802d814 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 802d77e:	683b      	ldr	r3, [r7, #0]
 802d780:	781b      	ldrb	r3, [r3, #0]
 802d782:	015a      	lsls	r2, r3, #5
 802d784:	693b      	ldr	r3, [r7, #16]
 802d786:	4413      	add	r3, r2
 802d788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d78c:	681b      	ldr	r3, [r3, #0]
 802d78e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802d792:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802d796:	f040 8086 	bne.w	802d8a6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 802d79a:	683b      	ldr	r3, [r7, #0]
 802d79c:	781b      	ldrb	r3, [r3, #0]
 802d79e:	015a      	lsls	r2, r3, #5
 802d7a0:	693b      	ldr	r3, [r7, #16]
 802d7a2:	4413      	add	r3, r2
 802d7a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d7a8:	681b      	ldr	r3, [r3, #0]
 802d7aa:	683a      	ldr	r2, [r7, #0]
 802d7ac:	7812      	ldrb	r2, [r2, #0]
 802d7ae:	0151      	lsls	r1, r2, #5
 802d7b0:	693a      	ldr	r2, [r7, #16]
 802d7b2:	440a      	add	r2, r1
 802d7b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d7b8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 802d7bc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 802d7be:	683b      	ldr	r3, [r7, #0]
 802d7c0:	781b      	ldrb	r3, [r3, #0]
 802d7c2:	015a      	lsls	r2, r3, #5
 802d7c4:	693b      	ldr	r3, [r7, #16]
 802d7c6:	4413      	add	r3, r2
 802d7c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d7cc:	681b      	ldr	r3, [r3, #0]
 802d7ce:	683a      	ldr	r2, [r7, #0]
 802d7d0:	7812      	ldrb	r2, [r2, #0]
 802d7d2:	0151      	lsls	r1, r2, #5
 802d7d4:	693a      	ldr	r2, [r7, #16]
 802d7d6:	440a      	add	r2, r1
 802d7d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802d7dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802d7e0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 802d7e2:	68fb      	ldr	r3, [r7, #12]
 802d7e4:	3301      	adds	r3, #1
 802d7e6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 802d7e8:	68fb      	ldr	r3, [r7, #12]
 802d7ea:	f242 7210 	movw	r2, #10000	; 0x2710
 802d7ee:	4293      	cmp	r3, r2
 802d7f0:	d902      	bls.n	802d7f8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 802d7f2:	2301      	movs	r3, #1
 802d7f4:	75fb      	strb	r3, [r7, #23]
          break;
 802d7f6:	e056      	b.n	802d8a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 802d7f8:	683b      	ldr	r3, [r7, #0]
 802d7fa:	781b      	ldrb	r3, [r3, #0]
 802d7fc:	015a      	lsls	r2, r3, #5
 802d7fe:	693b      	ldr	r3, [r7, #16]
 802d800:	4413      	add	r3, r2
 802d802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802d806:	681b      	ldr	r3, [r3, #0]
 802d808:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802d80c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802d810:	d0e7      	beq.n	802d7e2 <USB_EPStopXfer+0x82>
 802d812:	e048      	b.n	802d8a6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 802d814:	683b      	ldr	r3, [r7, #0]
 802d816:	781b      	ldrb	r3, [r3, #0]
 802d818:	015a      	lsls	r2, r3, #5
 802d81a:	693b      	ldr	r3, [r7, #16]
 802d81c:	4413      	add	r3, r2
 802d81e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d822:	681b      	ldr	r3, [r3, #0]
 802d824:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802d828:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802d82c:	d13b      	bne.n	802d8a6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 802d82e:	683b      	ldr	r3, [r7, #0]
 802d830:	781b      	ldrb	r3, [r3, #0]
 802d832:	015a      	lsls	r2, r3, #5
 802d834:	693b      	ldr	r3, [r7, #16]
 802d836:	4413      	add	r3, r2
 802d838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d83c:	681b      	ldr	r3, [r3, #0]
 802d83e:	683a      	ldr	r2, [r7, #0]
 802d840:	7812      	ldrb	r2, [r2, #0]
 802d842:	0151      	lsls	r1, r2, #5
 802d844:	693a      	ldr	r2, [r7, #16]
 802d846:	440a      	add	r2, r1
 802d848:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d84c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 802d850:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 802d852:	683b      	ldr	r3, [r7, #0]
 802d854:	781b      	ldrb	r3, [r3, #0]
 802d856:	015a      	lsls	r2, r3, #5
 802d858:	693b      	ldr	r3, [r7, #16]
 802d85a:	4413      	add	r3, r2
 802d85c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d860:	681b      	ldr	r3, [r3, #0]
 802d862:	683a      	ldr	r2, [r7, #0]
 802d864:	7812      	ldrb	r2, [r2, #0]
 802d866:	0151      	lsls	r1, r2, #5
 802d868:	693a      	ldr	r2, [r7, #16]
 802d86a:	440a      	add	r2, r1
 802d86c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802d870:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 802d874:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 802d876:	68fb      	ldr	r3, [r7, #12]
 802d878:	3301      	adds	r3, #1
 802d87a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 802d87c:	68fb      	ldr	r3, [r7, #12]
 802d87e:	f242 7210 	movw	r2, #10000	; 0x2710
 802d882:	4293      	cmp	r3, r2
 802d884:	d902      	bls.n	802d88c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 802d886:	2301      	movs	r3, #1
 802d888:	75fb      	strb	r3, [r7, #23]
          break;
 802d88a:	e00c      	b.n	802d8a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 802d88c:	683b      	ldr	r3, [r7, #0]
 802d88e:	781b      	ldrb	r3, [r3, #0]
 802d890:	015a      	lsls	r2, r3, #5
 802d892:	693b      	ldr	r3, [r7, #16]
 802d894:	4413      	add	r3, r2
 802d896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802d89a:	681b      	ldr	r3, [r3, #0]
 802d89c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802d8a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802d8a4:	d0e7      	beq.n	802d876 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 802d8a6:	7dfb      	ldrb	r3, [r7, #23]
}
 802d8a8:	4618      	mov	r0, r3
 802d8aa:	371c      	adds	r7, #28
 802d8ac:	46bd      	mov	sp, r7
 802d8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d8b2:	4770      	bx	lr

0802d8b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 802d8b4:	b480      	push	{r7}
 802d8b6:	b089      	sub	sp, #36	; 0x24
 802d8b8:	af00      	add	r7, sp, #0
 802d8ba:	60f8      	str	r0, [r7, #12]
 802d8bc:	60b9      	str	r1, [r7, #8]
 802d8be:	4611      	mov	r1, r2
 802d8c0:	461a      	mov	r2, r3
 802d8c2:	460b      	mov	r3, r1
 802d8c4:	71fb      	strb	r3, [r7, #7]
 802d8c6:	4613      	mov	r3, r2
 802d8c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d8ca:	68fb      	ldr	r3, [r7, #12]
 802d8cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 802d8ce:	68bb      	ldr	r3, [r7, #8]
 802d8d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 802d8d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 802d8d6:	2b00      	cmp	r3, #0
 802d8d8:	d123      	bne.n	802d922 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 802d8da:	88bb      	ldrh	r3, [r7, #4]
 802d8dc:	3303      	adds	r3, #3
 802d8de:	089b      	lsrs	r3, r3, #2
 802d8e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 802d8e2:	2300      	movs	r3, #0
 802d8e4:	61bb      	str	r3, [r7, #24]
 802d8e6:	e018      	b.n	802d91a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 802d8e8:	79fb      	ldrb	r3, [r7, #7]
 802d8ea:	031a      	lsls	r2, r3, #12
 802d8ec:	697b      	ldr	r3, [r7, #20]
 802d8ee:	4413      	add	r3, r2
 802d8f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802d8f4:	461a      	mov	r2, r3
 802d8f6:	69fb      	ldr	r3, [r7, #28]
 802d8f8:	681b      	ldr	r3, [r3, #0]
 802d8fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 802d8fc:	69fb      	ldr	r3, [r7, #28]
 802d8fe:	3301      	adds	r3, #1
 802d900:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802d902:	69fb      	ldr	r3, [r7, #28]
 802d904:	3301      	adds	r3, #1
 802d906:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802d908:	69fb      	ldr	r3, [r7, #28]
 802d90a:	3301      	adds	r3, #1
 802d90c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 802d90e:	69fb      	ldr	r3, [r7, #28]
 802d910:	3301      	adds	r3, #1
 802d912:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 802d914:	69bb      	ldr	r3, [r7, #24]
 802d916:	3301      	adds	r3, #1
 802d918:	61bb      	str	r3, [r7, #24]
 802d91a:	69ba      	ldr	r2, [r7, #24]
 802d91c:	693b      	ldr	r3, [r7, #16]
 802d91e:	429a      	cmp	r2, r3
 802d920:	d3e2      	bcc.n	802d8e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 802d922:	2300      	movs	r3, #0
}
 802d924:	4618      	mov	r0, r3
 802d926:	3724      	adds	r7, #36	; 0x24
 802d928:	46bd      	mov	sp, r7
 802d92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d92e:	4770      	bx	lr

0802d930 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 802d930:	b480      	push	{r7}
 802d932:	b08b      	sub	sp, #44	; 0x2c
 802d934:	af00      	add	r7, sp, #0
 802d936:	60f8      	str	r0, [r7, #12]
 802d938:	60b9      	str	r1, [r7, #8]
 802d93a:	4613      	mov	r3, r2
 802d93c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d93e:	68fb      	ldr	r3, [r7, #12]
 802d940:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 802d942:	68bb      	ldr	r3, [r7, #8]
 802d944:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 802d946:	88fb      	ldrh	r3, [r7, #6]
 802d948:	089b      	lsrs	r3, r3, #2
 802d94a:	b29b      	uxth	r3, r3
 802d94c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 802d94e:	88fb      	ldrh	r3, [r7, #6]
 802d950:	f003 0303 	and.w	r3, r3, #3
 802d954:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 802d956:	2300      	movs	r3, #0
 802d958:	623b      	str	r3, [r7, #32]
 802d95a:	e014      	b.n	802d986 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 802d95c:	69bb      	ldr	r3, [r7, #24]
 802d95e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802d962:	681a      	ldr	r2, [r3, #0]
 802d964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d966:	601a      	str	r2, [r3, #0]
    pDest++;
 802d968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d96a:	3301      	adds	r3, #1
 802d96c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802d96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d970:	3301      	adds	r3, #1
 802d972:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802d974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d976:	3301      	adds	r3, #1
 802d978:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 802d97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d97c:	3301      	adds	r3, #1
 802d97e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 802d980:	6a3b      	ldr	r3, [r7, #32]
 802d982:	3301      	adds	r3, #1
 802d984:	623b      	str	r3, [r7, #32]
 802d986:	6a3a      	ldr	r2, [r7, #32]
 802d988:	697b      	ldr	r3, [r7, #20]
 802d98a:	429a      	cmp	r2, r3
 802d98c:	d3e6      	bcc.n	802d95c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 802d98e:	8bfb      	ldrh	r3, [r7, #30]
 802d990:	2b00      	cmp	r3, #0
 802d992:	d01e      	beq.n	802d9d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 802d994:	2300      	movs	r3, #0
 802d996:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 802d998:	69bb      	ldr	r3, [r7, #24]
 802d99a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802d99e:	461a      	mov	r2, r3
 802d9a0:	f107 0310 	add.w	r3, r7, #16
 802d9a4:	6812      	ldr	r2, [r2, #0]
 802d9a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 802d9a8:	693a      	ldr	r2, [r7, #16]
 802d9aa:	6a3b      	ldr	r3, [r7, #32]
 802d9ac:	b2db      	uxtb	r3, r3
 802d9ae:	00db      	lsls	r3, r3, #3
 802d9b0:	fa22 f303 	lsr.w	r3, r2, r3
 802d9b4:	b2da      	uxtb	r2, r3
 802d9b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d9b8:	701a      	strb	r2, [r3, #0]
      i++;
 802d9ba:	6a3b      	ldr	r3, [r7, #32]
 802d9bc:	3301      	adds	r3, #1
 802d9be:	623b      	str	r3, [r7, #32]
      pDest++;
 802d9c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802d9c2:	3301      	adds	r3, #1
 802d9c4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 802d9c6:	8bfb      	ldrh	r3, [r7, #30]
 802d9c8:	3b01      	subs	r3, #1
 802d9ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 802d9cc:	8bfb      	ldrh	r3, [r7, #30]
 802d9ce:	2b00      	cmp	r3, #0
 802d9d0:	d1ea      	bne.n	802d9a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 802d9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802d9d4:	4618      	mov	r0, r3
 802d9d6:	372c      	adds	r7, #44	; 0x2c
 802d9d8:	46bd      	mov	sp, r7
 802d9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d9de:	4770      	bx	lr

0802d9e0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802d9e0:	b480      	push	{r7}
 802d9e2:	b085      	sub	sp, #20
 802d9e4:	af00      	add	r7, sp, #0
 802d9e6:	6078      	str	r0, [r7, #4]
 802d9e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802d9ea:	687b      	ldr	r3, [r7, #4]
 802d9ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802d9ee:	683b      	ldr	r3, [r7, #0]
 802d9f0:	781b      	ldrb	r3, [r3, #0]
 802d9f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 802d9f4:	683b      	ldr	r3, [r7, #0]
 802d9f6:	785b      	ldrb	r3, [r3, #1]
 802d9f8:	2b01      	cmp	r3, #1
 802d9fa:	d12c      	bne.n	802da56 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 802d9fc:	68bb      	ldr	r3, [r7, #8]
 802d9fe:	015a      	lsls	r2, r3, #5
 802da00:	68fb      	ldr	r3, [r7, #12]
 802da02:	4413      	add	r3, r2
 802da04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802da08:	681b      	ldr	r3, [r3, #0]
 802da0a:	2b00      	cmp	r3, #0
 802da0c:	db12      	blt.n	802da34 <USB_EPSetStall+0x54>
 802da0e:	68bb      	ldr	r3, [r7, #8]
 802da10:	2b00      	cmp	r3, #0
 802da12:	d00f      	beq.n	802da34 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 802da14:	68bb      	ldr	r3, [r7, #8]
 802da16:	015a      	lsls	r2, r3, #5
 802da18:	68fb      	ldr	r3, [r7, #12]
 802da1a:	4413      	add	r3, r2
 802da1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802da20:	681b      	ldr	r3, [r3, #0]
 802da22:	68ba      	ldr	r2, [r7, #8]
 802da24:	0151      	lsls	r1, r2, #5
 802da26:	68fa      	ldr	r2, [r7, #12]
 802da28:	440a      	add	r2, r1
 802da2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802da2e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802da32:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 802da34:	68bb      	ldr	r3, [r7, #8]
 802da36:	015a      	lsls	r2, r3, #5
 802da38:	68fb      	ldr	r3, [r7, #12]
 802da3a:	4413      	add	r3, r2
 802da3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802da40:	681b      	ldr	r3, [r3, #0]
 802da42:	68ba      	ldr	r2, [r7, #8]
 802da44:	0151      	lsls	r1, r2, #5
 802da46:	68fa      	ldr	r2, [r7, #12]
 802da48:	440a      	add	r2, r1
 802da4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802da4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802da52:	6013      	str	r3, [r2, #0]
 802da54:	e02b      	b.n	802daae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 802da56:	68bb      	ldr	r3, [r7, #8]
 802da58:	015a      	lsls	r2, r3, #5
 802da5a:	68fb      	ldr	r3, [r7, #12]
 802da5c:	4413      	add	r3, r2
 802da5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802da62:	681b      	ldr	r3, [r3, #0]
 802da64:	2b00      	cmp	r3, #0
 802da66:	db12      	blt.n	802da8e <USB_EPSetStall+0xae>
 802da68:	68bb      	ldr	r3, [r7, #8]
 802da6a:	2b00      	cmp	r3, #0
 802da6c:	d00f      	beq.n	802da8e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 802da6e:	68bb      	ldr	r3, [r7, #8]
 802da70:	015a      	lsls	r2, r3, #5
 802da72:	68fb      	ldr	r3, [r7, #12]
 802da74:	4413      	add	r3, r2
 802da76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802da7a:	681b      	ldr	r3, [r3, #0]
 802da7c:	68ba      	ldr	r2, [r7, #8]
 802da7e:	0151      	lsls	r1, r2, #5
 802da80:	68fa      	ldr	r2, [r7, #12]
 802da82:	440a      	add	r2, r1
 802da84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802da88:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 802da8c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 802da8e:	68bb      	ldr	r3, [r7, #8]
 802da90:	015a      	lsls	r2, r3, #5
 802da92:	68fb      	ldr	r3, [r7, #12]
 802da94:	4413      	add	r3, r2
 802da96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802da9a:	681b      	ldr	r3, [r3, #0]
 802da9c:	68ba      	ldr	r2, [r7, #8]
 802da9e:	0151      	lsls	r1, r2, #5
 802daa0:	68fa      	ldr	r2, [r7, #12]
 802daa2:	440a      	add	r2, r1
 802daa4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802daa8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802daac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802daae:	2300      	movs	r3, #0
}
 802dab0:	4618      	mov	r0, r3
 802dab2:	3714      	adds	r7, #20
 802dab4:	46bd      	mov	sp, r7
 802dab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802daba:	4770      	bx	lr

0802dabc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802dabc:	b480      	push	{r7}
 802dabe:	b085      	sub	sp, #20
 802dac0:	af00      	add	r7, sp, #0
 802dac2:	6078      	str	r0, [r7, #4]
 802dac4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dac6:	687b      	ldr	r3, [r7, #4]
 802dac8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802daca:	683b      	ldr	r3, [r7, #0]
 802dacc:	781b      	ldrb	r3, [r3, #0]
 802dace:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 802dad0:	683b      	ldr	r3, [r7, #0]
 802dad2:	785b      	ldrb	r3, [r3, #1]
 802dad4:	2b01      	cmp	r3, #1
 802dad6:	d128      	bne.n	802db2a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 802dad8:	68bb      	ldr	r3, [r7, #8]
 802dada:	015a      	lsls	r2, r3, #5
 802dadc:	68fb      	ldr	r3, [r7, #12]
 802dade:	4413      	add	r3, r2
 802dae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802dae4:	681b      	ldr	r3, [r3, #0]
 802dae6:	68ba      	ldr	r2, [r7, #8]
 802dae8:	0151      	lsls	r1, r2, #5
 802daea:	68fa      	ldr	r2, [r7, #12]
 802daec:	440a      	add	r2, r1
 802daee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802daf2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 802daf6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 802daf8:	683b      	ldr	r3, [r7, #0]
 802dafa:	791b      	ldrb	r3, [r3, #4]
 802dafc:	2b03      	cmp	r3, #3
 802dafe:	d003      	beq.n	802db08 <USB_EPClearStall+0x4c>
 802db00:	683b      	ldr	r3, [r7, #0]
 802db02:	791b      	ldrb	r3, [r3, #4]
 802db04:	2b02      	cmp	r3, #2
 802db06:	d138      	bne.n	802db7a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 802db08:	68bb      	ldr	r3, [r7, #8]
 802db0a:	015a      	lsls	r2, r3, #5
 802db0c:	68fb      	ldr	r3, [r7, #12]
 802db0e:	4413      	add	r3, r2
 802db10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802db14:	681b      	ldr	r3, [r3, #0]
 802db16:	68ba      	ldr	r2, [r7, #8]
 802db18:	0151      	lsls	r1, r2, #5
 802db1a:	68fa      	ldr	r2, [r7, #12]
 802db1c:	440a      	add	r2, r1
 802db1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802db22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802db26:	6013      	str	r3, [r2, #0]
 802db28:	e027      	b.n	802db7a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 802db2a:	68bb      	ldr	r3, [r7, #8]
 802db2c:	015a      	lsls	r2, r3, #5
 802db2e:	68fb      	ldr	r3, [r7, #12]
 802db30:	4413      	add	r3, r2
 802db32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802db36:	681b      	ldr	r3, [r3, #0]
 802db38:	68ba      	ldr	r2, [r7, #8]
 802db3a:	0151      	lsls	r1, r2, #5
 802db3c:	68fa      	ldr	r2, [r7, #12]
 802db3e:	440a      	add	r2, r1
 802db40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802db44:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 802db48:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 802db4a:	683b      	ldr	r3, [r7, #0]
 802db4c:	791b      	ldrb	r3, [r3, #4]
 802db4e:	2b03      	cmp	r3, #3
 802db50:	d003      	beq.n	802db5a <USB_EPClearStall+0x9e>
 802db52:	683b      	ldr	r3, [r7, #0]
 802db54:	791b      	ldrb	r3, [r3, #4]
 802db56:	2b02      	cmp	r3, #2
 802db58:	d10f      	bne.n	802db7a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 802db5a:	68bb      	ldr	r3, [r7, #8]
 802db5c:	015a      	lsls	r2, r3, #5
 802db5e:	68fb      	ldr	r3, [r7, #12]
 802db60:	4413      	add	r3, r2
 802db62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802db66:	681b      	ldr	r3, [r3, #0]
 802db68:	68ba      	ldr	r2, [r7, #8]
 802db6a:	0151      	lsls	r1, r2, #5
 802db6c:	68fa      	ldr	r2, [r7, #12]
 802db6e:	440a      	add	r2, r1
 802db70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802db74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802db78:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 802db7a:	2300      	movs	r3, #0
}
 802db7c:	4618      	mov	r0, r3
 802db7e:	3714      	adds	r7, #20
 802db80:	46bd      	mov	sp, r7
 802db82:	f85d 7b04 	ldr.w	r7, [sp], #4
 802db86:	4770      	bx	lr

0802db88 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 802db88:	b480      	push	{r7}
 802db8a:	b085      	sub	sp, #20
 802db8c:	af00      	add	r7, sp, #0
 802db8e:	6078      	str	r0, [r7, #4]
 802db90:	460b      	mov	r3, r1
 802db92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802db94:	687b      	ldr	r3, [r7, #4]
 802db96:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 802db98:	68fb      	ldr	r3, [r7, #12]
 802db9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802db9e:	681b      	ldr	r3, [r3, #0]
 802dba0:	68fa      	ldr	r2, [r7, #12]
 802dba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802dba6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 802dbaa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 802dbac:	68fb      	ldr	r3, [r7, #12]
 802dbae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dbb2:	681a      	ldr	r2, [r3, #0]
 802dbb4:	78fb      	ldrb	r3, [r7, #3]
 802dbb6:	011b      	lsls	r3, r3, #4
 802dbb8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 802dbbc:	68f9      	ldr	r1, [r7, #12]
 802dbbe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802dbc2:	4313      	orrs	r3, r2
 802dbc4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 802dbc6:	2300      	movs	r3, #0
}
 802dbc8:	4618      	mov	r0, r3
 802dbca:	3714      	adds	r7, #20
 802dbcc:	46bd      	mov	sp, r7
 802dbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dbd2:	4770      	bx	lr

0802dbd4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 802dbd4:	b480      	push	{r7}
 802dbd6:	b085      	sub	sp, #20
 802dbd8:	af00      	add	r7, sp, #0
 802dbda:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dbdc:	687b      	ldr	r3, [r7, #4]
 802dbde:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 802dbe0:	68fb      	ldr	r3, [r7, #12]
 802dbe2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802dbe6:	681b      	ldr	r3, [r3, #0]
 802dbe8:	68fa      	ldr	r2, [r7, #12]
 802dbea:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 802dbee:	f023 0303 	bic.w	r3, r3, #3
 802dbf2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 802dbf4:	68fb      	ldr	r3, [r7, #12]
 802dbf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dbfa:	685b      	ldr	r3, [r3, #4]
 802dbfc:	68fa      	ldr	r2, [r7, #12]
 802dbfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802dc02:	f023 0302 	bic.w	r3, r3, #2
 802dc06:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 802dc08:	2300      	movs	r3, #0
}
 802dc0a:	4618      	mov	r0, r3
 802dc0c:	3714      	adds	r7, #20
 802dc0e:	46bd      	mov	sp, r7
 802dc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dc14:	4770      	bx	lr

0802dc16 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 802dc16:	b480      	push	{r7}
 802dc18:	b085      	sub	sp, #20
 802dc1a:	af00      	add	r7, sp, #0
 802dc1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dc1e:	687b      	ldr	r3, [r7, #4]
 802dc20:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 802dc22:	68fb      	ldr	r3, [r7, #12]
 802dc24:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 802dc28:	681b      	ldr	r3, [r3, #0]
 802dc2a:	68fa      	ldr	r2, [r7, #12]
 802dc2c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 802dc30:	f023 0303 	bic.w	r3, r3, #3
 802dc34:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 802dc36:	68fb      	ldr	r3, [r7, #12]
 802dc38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dc3c:	685b      	ldr	r3, [r3, #4]
 802dc3e:	68fa      	ldr	r2, [r7, #12]
 802dc40:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802dc44:	f043 0302 	orr.w	r3, r3, #2
 802dc48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 802dc4a:	2300      	movs	r3, #0
}
 802dc4c:	4618      	mov	r0, r3
 802dc4e:	3714      	adds	r7, #20
 802dc50:	46bd      	mov	sp, r7
 802dc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dc56:	4770      	bx	lr

0802dc58 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 802dc58:	b480      	push	{r7}
 802dc5a:	b085      	sub	sp, #20
 802dc5c:	af00      	add	r7, sp, #0
 802dc5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 802dc60:	687b      	ldr	r3, [r7, #4]
 802dc62:	695b      	ldr	r3, [r3, #20]
 802dc64:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 802dc66:	687b      	ldr	r3, [r7, #4]
 802dc68:	699b      	ldr	r3, [r3, #24]
 802dc6a:	68fa      	ldr	r2, [r7, #12]
 802dc6c:	4013      	ands	r3, r2
 802dc6e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 802dc70:	68fb      	ldr	r3, [r7, #12]
}
 802dc72:	4618      	mov	r0, r3
 802dc74:	3714      	adds	r7, #20
 802dc76:	46bd      	mov	sp, r7
 802dc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dc7c:	4770      	bx	lr

0802dc7e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 802dc7e:	b480      	push	{r7}
 802dc80:	b085      	sub	sp, #20
 802dc82:	af00      	add	r7, sp, #0
 802dc84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dc86:	687b      	ldr	r3, [r7, #4]
 802dc88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 802dc8a:	68fb      	ldr	r3, [r7, #12]
 802dc8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dc90:	699b      	ldr	r3, [r3, #24]
 802dc92:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 802dc94:	68fb      	ldr	r3, [r7, #12]
 802dc96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dc9a:	69db      	ldr	r3, [r3, #28]
 802dc9c:	68ba      	ldr	r2, [r7, #8]
 802dc9e:	4013      	ands	r3, r2
 802dca0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 802dca2:	68bb      	ldr	r3, [r7, #8]
 802dca4:	0c1b      	lsrs	r3, r3, #16
}
 802dca6:	4618      	mov	r0, r3
 802dca8:	3714      	adds	r7, #20
 802dcaa:	46bd      	mov	sp, r7
 802dcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dcb0:	4770      	bx	lr

0802dcb2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 802dcb2:	b480      	push	{r7}
 802dcb4:	b085      	sub	sp, #20
 802dcb6:	af00      	add	r7, sp, #0
 802dcb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dcba:	687b      	ldr	r3, [r7, #4]
 802dcbc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 802dcbe:	68fb      	ldr	r3, [r7, #12]
 802dcc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dcc4:	699b      	ldr	r3, [r3, #24]
 802dcc6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 802dcc8:	68fb      	ldr	r3, [r7, #12]
 802dcca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dcce:	69db      	ldr	r3, [r3, #28]
 802dcd0:	68ba      	ldr	r2, [r7, #8]
 802dcd2:	4013      	ands	r3, r2
 802dcd4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 802dcd6:	68bb      	ldr	r3, [r7, #8]
 802dcd8:	b29b      	uxth	r3, r3
}
 802dcda:	4618      	mov	r0, r3
 802dcdc:	3714      	adds	r7, #20
 802dcde:	46bd      	mov	sp, r7
 802dce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dce4:	4770      	bx	lr

0802dce6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 802dce6:	b480      	push	{r7}
 802dce8:	b085      	sub	sp, #20
 802dcea:	af00      	add	r7, sp, #0
 802dcec:	6078      	str	r0, [r7, #4]
 802dcee:	460b      	mov	r3, r1
 802dcf0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dcf2:	687b      	ldr	r3, [r7, #4]
 802dcf4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 802dcf6:	78fb      	ldrb	r3, [r7, #3]
 802dcf8:	015a      	lsls	r2, r3, #5
 802dcfa:	68fb      	ldr	r3, [r7, #12]
 802dcfc:	4413      	add	r3, r2
 802dcfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802dd02:	689b      	ldr	r3, [r3, #8]
 802dd04:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 802dd06:	68fb      	ldr	r3, [r7, #12]
 802dd08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dd0c:	695b      	ldr	r3, [r3, #20]
 802dd0e:	68ba      	ldr	r2, [r7, #8]
 802dd10:	4013      	ands	r3, r2
 802dd12:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 802dd14:	68bb      	ldr	r3, [r7, #8]
}
 802dd16:	4618      	mov	r0, r3
 802dd18:	3714      	adds	r7, #20
 802dd1a:	46bd      	mov	sp, r7
 802dd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dd20:	4770      	bx	lr

0802dd22 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 802dd22:	b480      	push	{r7}
 802dd24:	b087      	sub	sp, #28
 802dd26:	af00      	add	r7, sp, #0
 802dd28:	6078      	str	r0, [r7, #4]
 802dd2a:	460b      	mov	r3, r1
 802dd2c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dd2e:	687b      	ldr	r3, [r7, #4]
 802dd30:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 802dd32:	697b      	ldr	r3, [r7, #20]
 802dd34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dd38:	691b      	ldr	r3, [r3, #16]
 802dd3a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 802dd3c:	697b      	ldr	r3, [r7, #20]
 802dd3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802dd42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802dd44:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 802dd46:	78fb      	ldrb	r3, [r7, #3]
 802dd48:	f003 030f 	and.w	r3, r3, #15
 802dd4c:	68fa      	ldr	r2, [r7, #12]
 802dd4e:	fa22 f303 	lsr.w	r3, r2, r3
 802dd52:	01db      	lsls	r3, r3, #7
 802dd54:	b2db      	uxtb	r3, r3
 802dd56:	693a      	ldr	r2, [r7, #16]
 802dd58:	4313      	orrs	r3, r2
 802dd5a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 802dd5c:	78fb      	ldrb	r3, [r7, #3]
 802dd5e:	015a      	lsls	r2, r3, #5
 802dd60:	697b      	ldr	r3, [r7, #20]
 802dd62:	4413      	add	r3, r2
 802dd64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802dd68:	689b      	ldr	r3, [r3, #8]
 802dd6a:	693a      	ldr	r2, [r7, #16]
 802dd6c:	4013      	ands	r3, r2
 802dd6e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 802dd70:	68bb      	ldr	r3, [r7, #8]
}
 802dd72:	4618      	mov	r0, r3
 802dd74:	371c      	adds	r7, #28
 802dd76:	46bd      	mov	sp, r7
 802dd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dd7c:	4770      	bx	lr

0802dd7e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 802dd7e:	b480      	push	{r7}
 802dd80:	b083      	sub	sp, #12
 802dd82:	af00      	add	r7, sp, #0
 802dd84:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 802dd86:	687b      	ldr	r3, [r7, #4]
 802dd88:	695b      	ldr	r3, [r3, #20]
 802dd8a:	f003 0301 	and.w	r3, r3, #1
}
 802dd8e:	4618      	mov	r0, r3
 802dd90:	370c      	adds	r7, #12
 802dd92:	46bd      	mov	sp, r7
 802dd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dd98:	4770      	bx	lr

0802dd9a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 802dd9a:	b480      	push	{r7}
 802dd9c:	b085      	sub	sp, #20
 802dd9e:	af00      	add	r7, sp, #0
 802dda0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802dda2:	687b      	ldr	r3, [r7, #4]
 802dda4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 802dda6:	68fb      	ldr	r3, [r7, #12]
 802dda8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802ddac:	681b      	ldr	r3, [r3, #0]
 802ddae:	68fa      	ldr	r2, [r7, #12]
 802ddb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802ddb4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 802ddb8:	f023 0307 	bic.w	r3, r3, #7
 802ddbc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 802ddbe:	68fb      	ldr	r3, [r7, #12]
 802ddc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802ddc4:	685b      	ldr	r3, [r3, #4]
 802ddc6:	68fa      	ldr	r2, [r7, #12]
 802ddc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 802ddcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802ddd0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 802ddd2:	2300      	movs	r3, #0
}
 802ddd4:	4618      	mov	r0, r3
 802ddd6:	3714      	adds	r7, #20
 802ddd8:	46bd      	mov	sp, r7
 802ddda:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ddde:	4770      	bx	lr

0802dde0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 802dde0:	b480      	push	{r7}
 802dde2:	b087      	sub	sp, #28
 802dde4:	af00      	add	r7, sp, #0
 802dde6:	60f8      	str	r0, [r7, #12]
 802dde8:	460b      	mov	r3, r1
 802ddea:	607a      	str	r2, [r7, #4]
 802ddec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802ddee:	68fb      	ldr	r3, [r7, #12]
 802ddf0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 802ddf2:	68fb      	ldr	r3, [r7, #12]
 802ddf4:	333c      	adds	r3, #60	; 0x3c
 802ddf6:	3304      	adds	r3, #4
 802ddf8:	681b      	ldr	r3, [r3, #0]
 802ddfa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 802ddfc:	693b      	ldr	r3, [r7, #16]
 802ddfe:	4a26      	ldr	r2, [pc, #152]	; (802de98 <USB_EP0_OutStart+0xb8>)
 802de00:	4293      	cmp	r3, r2
 802de02:	d90a      	bls.n	802de1a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 802de04:	697b      	ldr	r3, [r7, #20]
 802de06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802de0a:	681b      	ldr	r3, [r3, #0]
 802de0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 802de10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802de14:	d101      	bne.n	802de1a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 802de16:	2300      	movs	r3, #0
 802de18:	e037      	b.n	802de8a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 802de1a:	697b      	ldr	r3, [r7, #20]
 802de1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802de20:	461a      	mov	r2, r3
 802de22:	2300      	movs	r3, #0
 802de24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 802de26:	697b      	ldr	r3, [r7, #20]
 802de28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802de2c:	691b      	ldr	r3, [r3, #16]
 802de2e:	697a      	ldr	r2, [r7, #20]
 802de30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802de34:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 802de38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 802de3a:	697b      	ldr	r3, [r7, #20]
 802de3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802de40:	691b      	ldr	r3, [r3, #16]
 802de42:	697a      	ldr	r2, [r7, #20]
 802de44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802de48:	f043 0318 	orr.w	r3, r3, #24
 802de4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 802de4e:	697b      	ldr	r3, [r7, #20]
 802de50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802de54:	691b      	ldr	r3, [r3, #16]
 802de56:	697a      	ldr	r2, [r7, #20]
 802de58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802de5c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 802de60:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 802de62:	7afb      	ldrb	r3, [r7, #11]
 802de64:	2b01      	cmp	r3, #1
 802de66:	d10f      	bne.n	802de88 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 802de68:	697b      	ldr	r3, [r7, #20]
 802de6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802de6e:	461a      	mov	r2, r3
 802de70:	687b      	ldr	r3, [r7, #4]
 802de72:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 802de74:	697b      	ldr	r3, [r7, #20]
 802de76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802de7a:	681b      	ldr	r3, [r3, #0]
 802de7c:	697a      	ldr	r2, [r7, #20]
 802de7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802de82:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 802de86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802de88:	2300      	movs	r3, #0
}
 802de8a:	4618      	mov	r0, r3
 802de8c:	371c      	adds	r7, #28
 802de8e:	46bd      	mov	sp, r7
 802de90:	f85d 7b04 	ldr.w	r7, [sp], #4
 802de94:	4770      	bx	lr
 802de96:	bf00      	nop
 802de98:	4f54300a 	.word	0x4f54300a

0802de9c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 802de9c:	b480      	push	{r7}
 802de9e:	b085      	sub	sp, #20
 802dea0:	af00      	add	r7, sp, #0
 802dea2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 802dea4:	2300      	movs	r3, #0
 802dea6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 802dea8:	68fb      	ldr	r3, [r7, #12]
 802deaa:	3301      	adds	r3, #1
 802deac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802deae:	68fb      	ldr	r3, [r7, #12]
 802deb0:	4a13      	ldr	r2, [pc, #76]	; (802df00 <USB_CoreReset+0x64>)
 802deb2:	4293      	cmp	r3, r2
 802deb4:	d901      	bls.n	802deba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 802deb6:	2303      	movs	r3, #3
 802deb8:	e01b      	b.n	802def2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 802deba:	687b      	ldr	r3, [r7, #4]
 802debc:	691b      	ldr	r3, [r3, #16]
 802debe:	2b00      	cmp	r3, #0
 802dec0:	daf2      	bge.n	802dea8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 802dec2:	2300      	movs	r3, #0
 802dec4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 802dec6:	687b      	ldr	r3, [r7, #4]
 802dec8:	691b      	ldr	r3, [r3, #16]
 802deca:	f043 0201 	orr.w	r2, r3, #1
 802dece:	687b      	ldr	r3, [r7, #4]
 802ded0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 802ded2:	68fb      	ldr	r3, [r7, #12]
 802ded4:	3301      	adds	r3, #1
 802ded6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802ded8:	68fb      	ldr	r3, [r7, #12]
 802deda:	4a09      	ldr	r2, [pc, #36]	; (802df00 <USB_CoreReset+0x64>)
 802dedc:	4293      	cmp	r3, r2
 802dede:	d901      	bls.n	802dee4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 802dee0:	2303      	movs	r3, #3
 802dee2:	e006      	b.n	802def2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 802dee4:	687b      	ldr	r3, [r7, #4]
 802dee6:	691b      	ldr	r3, [r3, #16]
 802dee8:	f003 0301 	and.w	r3, r3, #1
 802deec:	2b01      	cmp	r3, #1
 802deee:	d0f0      	beq.n	802ded2 <USB_CoreReset+0x36>

  return HAL_OK;
 802def0:	2300      	movs	r3, #0
}
 802def2:	4618      	mov	r0, r3
 802def4:	3714      	adds	r7, #20
 802def6:	46bd      	mov	sp, r7
 802def8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802defc:	4770      	bx	lr
 802defe:	bf00      	nop
 802df00:	00030d40 	.word	0x00030d40

0802df04 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802df04:	b580      	push	{r7, lr}
 802df06:	b084      	sub	sp, #16
 802df08:	af00      	add	r7, sp, #0
 802df0a:	6078      	str	r0, [r7, #4]
 802df0c:	460b      	mov	r3, r1
 802df0e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 802df10:	f44f 7007 	mov.w	r0, #540	; 0x21c
 802df14:	f002 fefa 	bl	8030d0c <USBD_static_malloc>
 802df18:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 802df1a:	68fb      	ldr	r3, [r7, #12]
 802df1c:	2b00      	cmp	r3, #0
 802df1e:	d109      	bne.n	802df34 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 802df20:	687b      	ldr	r3, [r7, #4]
 802df22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802df26:	687b      	ldr	r3, [r7, #4]
 802df28:	32b0      	adds	r2, #176	; 0xb0
 802df2a:	2100      	movs	r1, #0
 802df2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 802df30:	2302      	movs	r3, #2
 802df32:	e0d4      	b.n	802e0de <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 802df34:	f44f 7207 	mov.w	r2, #540	; 0x21c
 802df38:	2100      	movs	r1, #0
 802df3a:	68f8      	ldr	r0, [r7, #12]
 802df3c:	f003 f932 	bl	80311a4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 802df40:	687b      	ldr	r3, [r7, #4]
 802df42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802df46:	687b      	ldr	r3, [r7, #4]
 802df48:	32b0      	adds	r2, #176	; 0xb0
 802df4a:	68f9      	ldr	r1, [r7, #12]
 802df4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 802df50:	687b      	ldr	r3, [r7, #4]
 802df52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802df56:	687b      	ldr	r3, [r7, #4]
 802df58:	32b0      	adds	r2, #176	; 0xb0
 802df5a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 802df5e:	687b      	ldr	r3, [r7, #4]
 802df60:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 802df64:	687b      	ldr	r3, [r7, #4]
 802df66:	7c1b      	ldrb	r3, [r3, #16]
 802df68:	2b00      	cmp	r3, #0
 802df6a:	d138      	bne.n	802dfde <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 802df6c:	4b5e      	ldr	r3, [pc, #376]	; (802e0e8 <USBD_CDC_Init+0x1e4>)
 802df6e:	7819      	ldrb	r1, [r3, #0]
 802df70:	f44f 7300 	mov.w	r3, #512	; 0x200
 802df74:	2202      	movs	r2, #2
 802df76:	6878      	ldr	r0, [r7, #4]
 802df78:	f002 fda5 	bl	8030ac6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 802df7c:	4b5a      	ldr	r3, [pc, #360]	; (802e0e8 <USBD_CDC_Init+0x1e4>)
 802df7e:	781b      	ldrb	r3, [r3, #0]
 802df80:	f003 020f 	and.w	r2, r3, #15
 802df84:	6879      	ldr	r1, [r7, #4]
 802df86:	4613      	mov	r3, r2
 802df88:	009b      	lsls	r3, r3, #2
 802df8a:	4413      	add	r3, r2
 802df8c:	009b      	lsls	r3, r3, #2
 802df8e:	440b      	add	r3, r1
 802df90:	3324      	adds	r3, #36	; 0x24
 802df92:	2201      	movs	r2, #1
 802df94:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 802df96:	4b55      	ldr	r3, [pc, #340]	; (802e0ec <USBD_CDC_Init+0x1e8>)
 802df98:	7819      	ldrb	r1, [r3, #0]
 802df9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 802df9e:	2202      	movs	r2, #2
 802dfa0:	6878      	ldr	r0, [r7, #4]
 802dfa2:	f002 fd90 	bl	8030ac6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 802dfa6:	4b51      	ldr	r3, [pc, #324]	; (802e0ec <USBD_CDC_Init+0x1e8>)
 802dfa8:	781b      	ldrb	r3, [r3, #0]
 802dfaa:	f003 020f 	and.w	r2, r3, #15
 802dfae:	6879      	ldr	r1, [r7, #4]
 802dfb0:	4613      	mov	r3, r2
 802dfb2:	009b      	lsls	r3, r3, #2
 802dfb4:	4413      	add	r3, r2
 802dfb6:	009b      	lsls	r3, r3, #2
 802dfb8:	440b      	add	r3, r1
 802dfba:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 802dfbe:	2201      	movs	r2, #1
 802dfc0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 802dfc2:	4b4b      	ldr	r3, [pc, #300]	; (802e0f0 <USBD_CDC_Init+0x1ec>)
 802dfc4:	781b      	ldrb	r3, [r3, #0]
 802dfc6:	f003 020f 	and.w	r2, r3, #15
 802dfca:	6879      	ldr	r1, [r7, #4]
 802dfcc:	4613      	mov	r3, r2
 802dfce:	009b      	lsls	r3, r3, #2
 802dfd0:	4413      	add	r3, r2
 802dfd2:	009b      	lsls	r3, r3, #2
 802dfd4:	440b      	add	r3, r1
 802dfd6:	3326      	adds	r3, #38	; 0x26
 802dfd8:	2210      	movs	r2, #16
 802dfda:	801a      	strh	r2, [r3, #0]
 802dfdc:	e035      	b.n	802e04a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 802dfde:	4b42      	ldr	r3, [pc, #264]	; (802e0e8 <USBD_CDC_Init+0x1e4>)
 802dfe0:	7819      	ldrb	r1, [r3, #0]
 802dfe2:	2340      	movs	r3, #64	; 0x40
 802dfe4:	2202      	movs	r2, #2
 802dfe6:	6878      	ldr	r0, [r7, #4]
 802dfe8:	f002 fd6d 	bl	8030ac6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 802dfec:	4b3e      	ldr	r3, [pc, #248]	; (802e0e8 <USBD_CDC_Init+0x1e4>)
 802dfee:	781b      	ldrb	r3, [r3, #0]
 802dff0:	f003 020f 	and.w	r2, r3, #15
 802dff4:	6879      	ldr	r1, [r7, #4]
 802dff6:	4613      	mov	r3, r2
 802dff8:	009b      	lsls	r3, r3, #2
 802dffa:	4413      	add	r3, r2
 802dffc:	009b      	lsls	r3, r3, #2
 802dffe:	440b      	add	r3, r1
 802e000:	3324      	adds	r3, #36	; 0x24
 802e002:	2201      	movs	r2, #1
 802e004:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 802e006:	4b39      	ldr	r3, [pc, #228]	; (802e0ec <USBD_CDC_Init+0x1e8>)
 802e008:	7819      	ldrb	r1, [r3, #0]
 802e00a:	2340      	movs	r3, #64	; 0x40
 802e00c:	2202      	movs	r2, #2
 802e00e:	6878      	ldr	r0, [r7, #4]
 802e010:	f002 fd59 	bl	8030ac6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 802e014:	4b35      	ldr	r3, [pc, #212]	; (802e0ec <USBD_CDC_Init+0x1e8>)
 802e016:	781b      	ldrb	r3, [r3, #0]
 802e018:	f003 020f 	and.w	r2, r3, #15
 802e01c:	6879      	ldr	r1, [r7, #4]
 802e01e:	4613      	mov	r3, r2
 802e020:	009b      	lsls	r3, r3, #2
 802e022:	4413      	add	r3, r2
 802e024:	009b      	lsls	r3, r3, #2
 802e026:	440b      	add	r3, r1
 802e028:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 802e02c:	2201      	movs	r2, #1
 802e02e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 802e030:	4b2f      	ldr	r3, [pc, #188]	; (802e0f0 <USBD_CDC_Init+0x1ec>)
 802e032:	781b      	ldrb	r3, [r3, #0]
 802e034:	f003 020f 	and.w	r2, r3, #15
 802e038:	6879      	ldr	r1, [r7, #4]
 802e03a:	4613      	mov	r3, r2
 802e03c:	009b      	lsls	r3, r3, #2
 802e03e:	4413      	add	r3, r2
 802e040:	009b      	lsls	r3, r3, #2
 802e042:	440b      	add	r3, r1
 802e044:	3326      	adds	r3, #38	; 0x26
 802e046:	2210      	movs	r2, #16
 802e048:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 802e04a:	4b29      	ldr	r3, [pc, #164]	; (802e0f0 <USBD_CDC_Init+0x1ec>)
 802e04c:	7819      	ldrb	r1, [r3, #0]
 802e04e:	2308      	movs	r3, #8
 802e050:	2203      	movs	r2, #3
 802e052:	6878      	ldr	r0, [r7, #4]
 802e054:	f002 fd37 	bl	8030ac6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 802e058:	4b25      	ldr	r3, [pc, #148]	; (802e0f0 <USBD_CDC_Init+0x1ec>)
 802e05a:	781b      	ldrb	r3, [r3, #0]
 802e05c:	f003 020f 	and.w	r2, r3, #15
 802e060:	6879      	ldr	r1, [r7, #4]
 802e062:	4613      	mov	r3, r2
 802e064:	009b      	lsls	r3, r3, #2
 802e066:	4413      	add	r3, r2
 802e068:	009b      	lsls	r3, r3, #2
 802e06a:	440b      	add	r3, r1
 802e06c:	3324      	adds	r3, #36	; 0x24
 802e06e:	2201      	movs	r2, #1
 802e070:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 802e072:	68fb      	ldr	r3, [r7, #12]
 802e074:	2200      	movs	r2, #0
 802e076:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 802e07a:	687b      	ldr	r3, [r7, #4]
 802e07c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e080:	687a      	ldr	r2, [r7, #4]
 802e082:	33b0      	adds	r3, #176	; 0xb0
 802e084:	009b      	lsls	r3, r3, #2
 802e086:	4413      	add	r3, r2
 802e088:	685b      	ldr	r3, [r3, #4]
 802e08a:	681b      	ldr	r3, [r3, #0]
 802e08c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 802e08e:	68fb      	ldr	r3, [r7, #12]
 802e090:	2200      	movs	r2, #0
 802e092:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 802e096:	68fb      	ldr	r3, [r7, #12]
 802e098:	2200      	movs	r2, #0
 802e09a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 802e09e:	68fb      	ldr	r3, [r7, #12]
 802e0a0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 802e0a4:	2b00      	cmp	r3, #0
 802e0a6:	d101      	bne.n	802e0ac <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 802e0a8:	2302      	movs	r3, #2
 802e0aa:	e018      	b.n	802e0de <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 802e0ac:	687b      	ldr	r3, [r7, #4]
 802e0ae:	7c1b      	ldrb	r3, [r3, #16]
 802e0b0:	2b00      	cmp	r3, #0
 802e0b2:	d10a      	bne.n	802e0ca <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 802e0b4:	4b0d      	ldr	r3, [pc, #52]	; (802e0ec <USBD_CDC_Init+0x1e8>)
 802e0b6:	7819      	ldrb	r1, [r3, #0]
 802e0b8:	68fb      	ldr	r3, [r7, #12]
 802e0ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802e0be:	f44f 7300 	mov.w	r3, #512	; 0x200
 802e0c2:	6878      	ldr	r0, [r7, #4]
 802e0c4:	f002 fdee 	bl	8030ca4 <USBD_LL_PrepareReceive>
 802e0c8:	e008      	b.n	802e0dc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 802e0ca:	4b08      	ldr	r3, [pc, #32]	; (802e0ec <USBD_CDC_Init+0x1e8>)
 802e0cc:	7819      	ldrb	r1, [r3, #0]
 802e0ce:	68fb      	ldr	r3, [r7, #12]
 802e0d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802e0d4:	2340      	movs	r3, #64	; 0x40
 802e0d6:	6878      	ldr	r0, [r7, #4]
 802e0d8:	f002 fde4 	bl	8030ca4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 802e0dc:	2300      	movs	r3, #0
}
 802e0de:	4618      	mov	r0, r3
 802e0e0:	3710      	adds	r7, #16
 802e0e2:	46bd      	mov	sp, r7
 802e0e4:	bd80      	pop	{r7, pc}
 802e0e6:	bf00      	nop
 802e0e8:	200001cb 	.word	0x200001cb
 802e0ec:	200001cc 	.word	0x200001cc
 802e0f0:	200001cd 	.word	0x200001cd

0802e0f4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802e0f4:	b580      	push	{r7, lr}
 802e0f6:	b082      	sub	sp, #8
 802e0f8:	af00      	add	r7, sp, #0
 802e0fa:	6078      	str	r0, [r7, #4]
 802e0fc:	460b      	mov	r3, r1
 802e0fe:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 802e100:	4b3a      	ldr	r3, [pc, #232]	; (802e1ec <USBD_CDC_DeInit+0xf8>)
 802e102:	781b      	ldrb	r3, [r3, #0]
 802e104:	4619      	mov	r1, r3
 802e106:	6878      	ldr	r0, [r7, #4]
 802e108:	f002 fd03 	bl	8030b12 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 802e10c:	4b37      	ldr	r3, [pc, #220]	; (802e1ec <USBD_CDC_DeInit+0xf8>)
 802e10e:	781b      	ldrb	r3, [r3, #0]
 802e110:	f003 020f 	and.w	r2, r3, #15
 802e114:	6879      	ldr	r1, [r7, #4]
 802e116:	4613      	mov	r3, r2
 802e118:	009b      	lsls	r3, r3, #2
 802e11a:	4413      	add	r3, r2
 802e11c:	009b      	lsls	r3, r3, #2
 802e11e:	440b      	add	r3, r1
 802e120:	3324      	adds	r3, #36	; 0x24
 802e122:	2200      	movs	r2, #0
 802e124:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 802e126:	4b32      	ldr	r3, [pc, #200]	; (802e1f0 <USBD_CDC_DeInit+0xfc>)
 802e128:	781b      	ldrb	r3, [r3, #0]
 802e12a:	4619      	mov	r1, r3
 802e12c:	6878      	ldr	r0, [r7, #4]
 802e12e:	f002 fcf0 	bl	8030b12 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 802e132:	4b2f      	ldr	r3, [pc, #188]	; (802e1f0 <USBD_CDC_DeInit+0xfc>)
 802e134:	781b      	ldrb	r3, [r3, #0]
 802e136:	f003 020f 	and.w	r2, r3, #15
 802e13a:	6879      	ldr	r1, [r7, #4]
 802e13c:	4613      	mov	r3, r2
 802e13e:	009b      	lsls	r3, r3, #2
 802e140:	4413      	add	r3, r2
 802e142:	009b      	lsls	r3, r3, #2
 802e144:	440b      	add	r3, r1
 802e146:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 802e14a:	2200      	movs	r2, #0
 802e14c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 802e14e:	4b29      	ldr	r3, [pc, #164]	; (802e1f4 <USBD_CDC_DeInit+0x100>)
 802e150:	781b      	ldrb	r3, [r3, #0]
 802e152:	4619      	mov	r1, r3
 802e154:	6878      	ldr	r0, [r7, #4]
 802e156:	f002 fcdc 	bl	8030b12 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 802e15a:	4b26      	ldr	r3, [pc, #152]	; (802e1f4 <USBD_CDC_DeInit+0x100>)
 802e15c:	781b      	ldrb	r3, [r3, #0]
 802e15e:	f003 020f 	and.w	r2, r3, #15
 802e162:	6879      	ldr	r1, [r7, #4]
 802e164:	4613      	mov	r3, r2
 802e166:	009b      	lsls	r3, r3, #2
 802e168:	4413      	add	r3, r2
 802e16a:	009b      	lsls	r3, r3, #2
 802e16c:	440b      	add	r3, r1
 802e16e:	3324      	adds	r3, #36	; 0x24
 802e170:	2200      	movs	r2, #0
 802e172:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 802e174:	4b1f      	ldr	r3, [pc, #124]	; (802e1f4 <USBD_CDC_DeInit+0x100>)
 802e176:	781b      	ldrb	r3, [r3, #0]
 802e178:	f003 020f 	and.w	r2, r3, #15
 802e17c:	6879      	ldr	r1, [r7, #4]
 802e17e:	4613      	mov	r3, r2
 802e180:	009b      	lsls	r3, r3, #2
 802e182:	4413      	add	r3, r2
 802e184:	009b      	lsls	r3, r3, #2
 802e186:	440b      	add	r3, r1
 802e188:	3326      	adds	r3, #38	; 0x26
 802e18a:	2200      	movs	r2, #0
 802e18c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 802e18e:	687b      	ldr	r3, [r7, #4]
 802e190:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e194:	687b      	ldr	r3, [r7, #4]
 802e196:	32b0      	adds	r2, #176	; 0xb0
 802e198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e19c:	2b00      	cmp	r3, #0
 802e19e:	d01f      	beq.n	802e1e0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 802e1a0:	687b      	ldr	r3, [r7, #4]
 802e1a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e1a6:	687a      	ldr	r2, [r7, #4]
 802e1a8:	33b0      	adds	r3, #176	; 0xb0
 802e1aa:	009b      	lsls	r3, r3, #2
 802e1ac:	4413      	add	r3, r2
 802e1ae:	685b      	ldr	r3, [r3, #4]
 802e1b0:	685b      	ldr	r3, [r3, #4]
 802e1b2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 802e1b4:	687b      	ldr	r3, [r7, #4]
 802e1b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e1ba:	687b      	ldr	r3, [r7, #4]
 802e1bc:	32b0      	adds	r2, #176	; 0xb0
 802e1be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e1c2:	4618      	mov	r0, r3
 802e1c4:	f002 fdb0 	bl	8030d28 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 802e1c8:	687b      	ldr	r3, [r7, #4]
 802e1ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e1ce:	687b      	ldr	r3, [r7, #4]
 802e1d0:	32b0      	adds	r2, #176	; 0xb0
 802e1d2:	2100      	movs	r1, #0
 802e1d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 802e1d8:	687b      	ldr	r3, [r7, #4]
 802e1da:	2200      	movs	r2, #0
 802e1dc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 802e1e0:	2300      	movs	r3, #0
}
 802e1e2:	4618      	mov	r0, r3
 802e1e4:	3708      	adds	r7, #8
 802e1e6:	46bd      	mov	sp, r7
 802e1e8:	bd80      	pop	{r7, pc}
 802e1ea:	bf00      	nop
 802e1ec:	200001cb 	.word	0x200001cb
 802e1f0:	200001cc 	.word	0x200001cc
 802e1f4:	200001cd 	.word	0x200001cd

0802e1f8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 802e1f8:	b580      	push	{r7, lr}
 802e1fa:	b086      	sub	sp, #24
 802e1fc:	af00      	add	r7, sp, #0
 802e1fe:	6078      	str	r0, [r7, #4]
 802e200:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 802e202:	687b      	ldr	r3, [r7, #4]
 802e204:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e208:	687b      	ldr	r3, [r7, #4]
 802e20a:	32b0      	adds	r2, #176	; 0xb0
 802e20c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e210:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 802e212:	2300      	movs	r3, #0
 802e214:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 802e216:	2300      	movs	r3, #0
 802e218:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 802e21a:	2300      	movs	r3, #0
 802e21c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 802e21e:	693b      	ldr	r3, [r7, #16]
 802e220:	2b00      	cmp	r3, #0
 802e222:	d101      	bne.n	802e228 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 802e224:	2303      	movs	r3, #3
 802e226:	e0bf      	b.n	802e3a8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802e228:	683b      	ldr	r3, [r7, #0]
 802e22a:	781b      	ldrb	r3, [r3, #0]
 802e22c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 802e230:	2b00      	cmp	r3, #0
 802e232:	d050      	beq.n	802e2d6 <USBD_CDC_Setup+0xde>
 802e234:	2b20      	cmp	r3, #32
 802e236:	f040 80af 	bne.w	802e398 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 802e23a:	683b      	ldr	r3, [r7, #0]
 802e23c:	88db      	ldrh	r3, [r3, #6]
 802e23e:	2b00      	cmp	r3, #0
 802e240:	d03a      	beq.n	802e2b8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 802e242:	683b      	ldr	r3, [r7, #0]
 802e244:	781b      	ldrb	r3, [r3, #0]
 802e246:	b25b      	sxtb	r3, r3
 802e248:	2b00      	cmp	r3, #0
 802e24a:	da1b      	bge.n	802e284 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 802e24c:	687b      	ldr	r3, [r7, #4]
 802e24e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e252:	687a      	ldr	r2, [r7, #4]
 802e254:	33b0      	adds	r3, #176	; 0xb0
 802e256:	009b      	lsls	r3, r3, #2
 802e258:	4413      	add	r3, r2
 802e25a:	685b      	ldr	r3, [r3, #4]
 802e25c:	689b      	ldr	r3, [r3, #8]
 802e25e:	683a      	ldr	r2, [r7, #0]
 802e260:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 802e262:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 802e264:	683a      	ldr	r2, [r7, #0]
 802e266:	88d2      	ldrh	r2, [r2, #6]
 802e268:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 802e26a:	683b      	ldr	r3, [r7, #0]
 802e26c:	88db      	ldrh	r3, [r3, #6]
 802e26e:	2b07      	cmp	r3, #7
 802e270:	bf28      	it	cs
 802e272:	2307      	movcs	r3, #7
 802e274:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 802e276:	693b      	ldr	r3, [r7, #16]
 802e278:	89fa      	ldrh	r2, [r7, #14]
 802e27a:	4619      	mov	r1, r3
 802e27c:	6878      	ldr	r0, [r7, #4]
 802e27e:	f001 fd89 	bl	802fd94 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 802e282:	e090      	b.n	802e3a6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 802e284:	683b      	ldr	r3, [r7, #0]
 802e286:	785a      	ldrb	r2, [r3, #1]
 802e288:	693b      	ldr	r3, [r7, #16]
 802e28a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 802e28e:	683b      	ldr	r3, [r7, #0]
 802e290:	88db      	ldrh	r3, [r3, #6]
 802e292:	2b3f      	cmp	r3, #63	; 0x3f
 802e294:	d803      	bhi.n	802e29e <USBD_CDC_Setup+0xa6>
 802e296:	683b      	ldr	r3, [r7, #0]
 802e298:	88db      	ldrh	r3, [r3, #6]
 802e29a:	b2da      	uxtb	r2, r3
 802e29c:	e000      	b.n	802e2a0 <USBD_CDC_Setup+0xa8>
 802e29e:	2240      	movs	r2, #64	; 0x40
 802e2a0:	693b      	ldr	r3, [r7, #16]
 802e2a2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 802e2a6:	6939      	ldr	r1, [r7, #16]
 802e2a8:	693b      	ldr	r3, [r7, #16]
 802e2aa:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 802e2ae:	461a      	mov	r2, r3
 802e2b0:	6878      	ldr	r0, [r7, #4]
 802e2b2:	f001 fd9b 	bl	802fdec <USBD_CtlPrepareRx>
      break;
 802e2b6:	e076      	b.n	802e3a6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 802e2b8:	687b      	ldr	r3, [r7, #4]
 802e2ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e2be:	687a      	ldr	r2, [r7, #4]
 802e2c0:	33b0      	adds	r3, #176	; 0xb0
 802e2c2:	009b      	lsls	r3, r3, #2
 802e2c4:	4413      	add	r3, r2
 802e2c6:	685b      	ldr	r3, [r3, #4]
 802e2c8:	689b      	ldr	r3, [r3, #8]
 802e2ca:	683a      	ldr	r2, [r7, #0]
 802e2cc:	7850      	ldrb	r0, [r2, #1]
 802e2ce:	2200      	movs	r2, #0
 802e2d0:	6839      	ldr	r1, [r7, #0]
 802e2d2:	4798      	blx	r3
      break;
 802e2d4:	e067      	b.n	802e3a6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 802e2d6:	683b      	ldr	r3, [r7, #0]
 802e2d8:	785b      	ldrb	r3, [r3, #1]
 802e2da:	2b0b      	cmp	r3, #11
 802e2dc:	d851      	bhi.n	802e382 <USBD_CDC_Setup+0x18a>
 802e2de:	a201      	add	r2, pc, #4	; (adr r2, 802e2e4 <USBD_CDC_Setup+0xec>)
 802e2e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802e2e4:	0802e315 	.word	0x0802e315
 802e2e8:	0802e391 	.word	0x0802e391
 802e2ec:	0802e383 	.word	0x0802e383
 802e2f0:	0802e383 	.word	0x0802e383
 802e2f4:	0802e383 	.word	0x0802e383
 802e2f8:	0802e383 	.word	0x0802e383
 802e2fc:	0802e383 	.word	0x0802e383
 802e300:	0802e383 	.word	0x0802e383
 802e304:	0802e383 	.word	0x0802e383
 802e308:	0802e383 	.word	0x0802e383
 802e30c:	0802e33f 	.word	0x0802e33f
 802e310:	0802e369 	.word	0x0802e369
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802e314:	687b      	ldr	r3, [r7, #4]
 802e316:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802e31a:	b2db      	uxtb	r3, r3
 802e31c:	2b03      	cmp	r3, #3
 802e31e:	d107      	bne.n	802e330 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 802e320:	f107 030a 	add.w	r3, r7, #10
 802e324:	2202      	movs	r2, #2
 802e326:	4619      	mov	r1, r3
 802e328:	6878      	ldr	r0, [r7, #4]
 802e32a:	f001 fd33 	bl	802fd94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 802e32e:	e032      	b.n	802e396 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 802e330:	6839      	ldr	r1, [r7, #0]
 802e332:	6878      	ldr	r0, [r7, #4]
 802e334:	f001 fcbd 	bl	802fcb2 <USBD_CtlError>
            ret = USBD_FAIL;
 802e338:	2303      	movs	r3, #3
 802e33a:	75fb      	strb	r3, [r7, #23]
          break;
 802e33c:	e02b      	b.n	802e396 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802e33e:	687b      	ldr	r3, [r7, #4]
 802e340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802e344:	b2db      	uxtb	r3, r3
 802e346:	2b03      	cmp	r3, #3
 802e348:	d107      	bne.n	802e35a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 802e34a:	f107 030d 	add.w	r3, r7, #13
 802e34e:	2201      	movs	r2, #1
 802e350:	4619      	mov	r1, r3
 802e352:	6878      	ldr	r0, [r7, #4]
 802e354:	f001 fd1e 	bl	802fd94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 802e358:	e01d      	b.n	802e396 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 802e35a:	6839      	ldr	r1, [r7, #0]
 802e35c:	6878      	ldr	r0, [r7, #4]
 802e35e:	f001 fca8 	bl	802fcb2 <USBD_CtlError>
            ret = USBD_FAIL;
 802e362:	2303      	movs	r3, #3
 802e364:	75fb      	strb	r3, [r7, #23]
          break;
 802e366:	e016      	b.n	802e396 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 802e368:	687b      	ldr	r3, [r7, #4]
 802e36a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802e36e:	b2db      	uxtb	r3, r3
 802e370:	2b03      	cmp	r3, #3
 802e372:	d00f      	beq.n	802e394 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 802e374:	6839      	ldr	r1, [r7, #0]
 802e376:	6878      	ldr	r0, [r7, #4]
 802e378:	f001 fc9b 	bl	802fcb2 <USBD_CtlError>
            ret = USBD_FAIL;
 802e37c:	2303      	movs	r3, #3
 802e37e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 802e380:	e008      	b.n	802e394 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 802e382:	6839      	ldr	r1, [r7, #0]
 802e384:	6878      	ldr	r0, [r7, #4]
 802e386:	f001 fc94 	bl	802fcb2 <USBD_CtlError>
          ret = USBD_FAIL;
 802e38a:	2303      	movs	r3, #3
 802e38c:	75fb      	strb	r3, [r7, #23]
          break;
 802e38e:	e002      	b.n	802e396 <USBD_CDC_Setup+0x19e>
          break;
 802e390:	bf00      	nop
 802e392:	e008      	b.n	802e3a6 <USBD_CDC_Setup+0x1ae>
          break;
 802e394:	bf00      	nop
      }
      break;
 802e396:	e006      	b.n	802e3a6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 802e398:	6839      	ldr	r1, [r7, #0]
 802e39a:	6878      	ldr	r0, [r7, #4]
 802e39c:	f001 fc89 	bl	802fcb2 <USBD_CtlError>
      ret = USBD_FAIL;
 802e3a0:	2303      	movs	r3, #3
 802e3a2:	75fb      	strb	r3, [r7, #23]
      break;
 802e3a4:	bf00      	nop
  }

  return (uint8_t)ret;
 802e3a6:	7dfb      	ldrb	r3, [r7, #23]
}
 802e3a8:	4618      	mov	r0, r3
 802e3aa:	3718      	adds	r7, #24
 802e3ac:	46bd      	mov	sp, r7
 802e3ae:	bd80      	pop	{r7, pc}

0802e3b0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 802e3b0:	b580      	push	{r7, lr}
 802e3b2:	b084      	sub	sp, #16
 802e3b4:	af00      	add	r7, sp, #0
 802e3b6:	6078      	str	r0, [r7, #4]
 802e3b8:	460b      	mov	r3, r1
 802e3ba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 802e3bc:	687b      	ldr	r3, [r7, #4]
 802e3be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 802e3c2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 802e3c4:	687b      	ldr	r3, [r7, #4]
 802e3c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e3ca:	687b      	ldr	r3, [r7, #4]
 802e3cc:	32b0      	adds	r2, #176	; 0xb0
 802e3ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e3d2:	2b00      	cmp	r3, #0
 802e3d4:	d101      	bne.n	802e3da <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 802e3d6:	2303      	movs	r3, #3
 802e3d8:	e065      	b.n	802e4a6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 802e3da:	687b      	ldr	r3, [r7, #4]
 802e3dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e3e0:	687b      	ldr	r3, [r7, #4]
 802e3e2:	32b0      	adds	r2, #176	; 0xb0
 802e3e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e3e8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 802e3ea:	78fb      	ldrb	r3, [r7, #3]
 802e3ec:	f003 020f 	and.w	r2, r3, #15
 802e3f0:	6879      	ldr	r1, [r7, #4]
 802e3f2:	4613      	mov	r3, r2
 802e3f4:	009b      	lsls	r3, r3, #2
 802e3f6:	4413      	add	r3, r2
 802e3f8:	009b      	lsls	r3, r3, #2
 802e3fa:	440b      	add	r3, r1
 802e3fc:	3318      	adds	r3, #24
 802e3fe:	681b      	ldr	r3, [r3, #0]
 802e400:	2b00      	cmp	r3, #0
 802e402:	d02f      	beq.n	802e464 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 802e404:	78fb      	ldrb	r3, [r7, #3]
 802e406:	f003 020f 	and.w	r2, r3, #15
 802e40a:	6879      	ldr	r1, [r7, #4]
 802e40c:	4613      	mov	r3, r2
 802e40e:	009b      	lsls	r3, r3, #2
 802e410:	4413      	add	r3, r2
 802e412:	009b      	lsls	r3, r3, #2
 802e414:	440b      	add	r3, r1
 802e416:	3318      	adds	r3, #24
 802e418:	681a      	ldr	r2, [r3, #0]
 802e41a:	78fb      	ldrb	r3, [r7, #3]
 802e41c:	f003 010f 	and.w	r1, r3, #15
 802e420:	68f8      	ldr	r0, [r7, #12]
 802e422:	460b      	mov	r3, r1
 802e424:	00db      	lsls	r3, r3, #3
 802e426:	440b      	add	r3, r1
 802e428:	009b      	lsls	r3, r3, #2
 802e42a:	4403      	add	r3, r0
 802e42c:	3348      	adds	r3, #72	; 0x48
 802e42e:	681b      	ldr	r3, [r3, #0]
 802e430:	fbb2 f1f3 	udiv	r1, r2, r3
 802e434:	fb01 f303 	mul.w	r3, r1, r3
 802e438:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 802e43a:	2b00      	cmp	r3, #0
 802e43c:	d112      	bne.n	802e464 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 802e43e:	78fb      	ldrb	r3, [r7, #3]
 802e440:	f003 020f 	and.w	r2, r3, #15
 802e444:	6879      	ldr	r1, [r7, #4]
 802e446:	4613      	mov	r3, r2
 802e448:	009b      	lsls	r3, r3, #2
 802e44a:	4413      	add	r3, r2
 802e44c:	009b      	lsls	r3, r3, #2
 802e44e:	440b      	add	r3, r1
 802e450:	3318      	adds	r3, #24
 802e452:	2200      	movs	r2, #0
 802e454:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 802e456:	78f9      	ldrb	r1, [r7, #3]
 802e458:	2300      	movs	r3, #0
 802e45a:	2200      	movs	r2, #0
 802e45c:	6878      	ldr	r0, [r7, #4]
 802e45e:	f002 fc00 	bl	8030c62 <USBD_LL_Transmit>
 802e462:	e01f      	b.n	802e4a4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 802e464:	68bb      	ldr	r3, [r7, #8]
 802e466:	2200      	movs	r2, #0
 802e468:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 802e46c:	687b      	ldr	r3, [r7, #4]
 802e46e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e472:	687a      	ldr	r2, [r7, #4]
 802e474:	33b0      	adds	r3, #176	; 0xb0
 802e476:	009b      	lsls	r3, r3, #2
 802e478:	4413      	add	r3, r2
 802e47a:	685b      	ldr	r3, [r3, #4]
 802e47c:	691b      	ldr	r3, [r3, #16]
 802e47e:	2b00      	cmp	r3, #0
 802e480:	d010      	beq.n	802e4a4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 802e482:	687b      	ldr	r3, [r7, #4]
 802e484:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e488:	687a      	ldr	r2, [r7, #4]
 802e48a:	33b0      	adds	r3, #176	; 0xb0
 802e48c:	009b      	lsls	r3, r3, #2
 802e48e:	4413      	add	r3, r2
 802e490:	685b      	ldr	r3, [r3, #4]
 802e492:	691b      	ldr	r3, [r3, #16]
 802e494:	68ba      	ldr	r2, [r7, #8]
 802e496:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 802e49a:	68ba      	ldr	r2, [r7, #8]
 802e49c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 802e4a0:	78fa      	ldrb	r2, [r7, #3]
 802e4a2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 802e4a4:	2300      	movs	r3, #0
}
 802e4a6:	4618      	mov	r0, r3
 802e4a8:	3710      	adds	r7, #16
 802e4aa:	46bd      	mov	sp, r7
 802e4ac:	bd80      	pop	{r7, pc}

0802e4ae <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 802e4ae:	b580      	push	{r7, lr}
 802e4b0:	b084      	sub	sp, #16
 802e4b2:	af00      	add	r7, sp, #0
 802e4b4:	6078      	str	r0, [r7, #4]
 802e4b6:	460b      	mov	r3, r1
 802e4b8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 802e4ba:	687b      	ldr	r3, [r7, #4]
 802e4bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e4c0:	687b      	ldr	r3, [r7, #4]
 802e4c2:	32b0      	adds	r2, #176	; 0xb0
 802e4c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e4c8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 802e4ca:	687b      	ldr	r3, [r7, #4]
 802e4cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e4d0:	687b      	ldr	r3, [r7, #4]
 802e4d2:	32b0      	adds	r2, #176	; 0xb0
 802e4d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e4d8:	2b00      	cmp	r3, #0
 802e4da:	d101      	bne.n	802e4e0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 802e4dc:	2303      	movs	r3, #3
 802e4de:	e01a      	b.n	802e516 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 802e4e0:	78fb      	ldrb	r3, [r7, #3]
 802e4e2:	4619      	mov	r1, r3
 802e4e4:	6878      	ldr	r0, [r7, #4]
 802e4e6:	f002 fbfe 	bl	8030ce6 <USBD_LL_GetRxDataSize>
 802e4ea:	4602      	mov	r2, r0
 802e4ec:	68fb      	ldr	r3, [r7, #12]
 802e4ee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 802e4f2:	687b      	ldr	r3, [r7, #4]
 802e4f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e4f8:	687a      	ldr	r2, [r7, #4]
 802e4fa:	33b0      	adds	r3, #176	; 0xb0
 802e4fc:	009b      	lsls	r3, r3, #2
 802e4fe:	4413      	add	r3, r2
 802e500:	685b      	ldr	r3, [r3, #4]
 802e502:	68db      	ldr	r3, [r3, #12]
 802e504:	68fa      	ldr	r2, [r7, #12]
 802e506:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 802e50a:	68fa      	ldr	r2, [r7, #12]
 802e50c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 802e510:	4611      	mov	r1, r2
 802e512:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 802e514:	2300      	movs	r3, #0
}
 802e516:	4618      	mov	r0, r3
 802e518:	3710      	adds	r7, #16
 802e51a:	46bd      	mov	sp, r7
 802e51c:	bd80      	pop	{r7, pc}

0802e51e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 802e51e:	b580      	push	{r7, lr}
 802e520:	b084      	sub	sp, #16
 802e522:	af00      	add	r7, sp, #0
 802e524:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 802e526:	687b      	ldr	r3, [r7, #4]
 802e528:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e52c:	687b      	ldr	r3, [r7, #4]
 802e52e:	32b0      	adds	r2, #176	; 0xb0
 802e530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e534:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 802e536:	68fb      	ldr	r3, [r7, #12]
 802e538:	2b00      	cmp	r3, #0
 802e53a:	d101      	bne.n	802e540 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 802e53c:	2303      	movs	r3, #3
 802e53e:	e025      	b.n	802e58c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 802e540:	687b      	ldr	r3, [r7, #4]
 802e542:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e546:	687a      	ldr	r2, [r7, #4]
 802e548:	33b0      	adds	r3, #176	; 0xb0
 802e54a:	009b      	lsls	r3, r3, #2
 802e54c:	4413      	add	r3, r2
 802e54e:	685b      	ldr	r3, [r3, #4]
 802e550:	2b00      	cmp	r3, #0
 802e552:	d01a      	beq.n	802e58a <USBD_CDC_EP0_RxReady+0x6c>
 802e554:	68fb      	ldr	r3, [r7, #12]
 802e556:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 802e55a:	2bff      	cmp	r3, #255	; 0xff
 802e55c:	d015      	beq.n	802e58a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 802e55e:	687b      	ldr	r3, [r7, #4]
 802e560:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e564:	687a      	ldr	r2, [r7, #4]
 802e566:	33b0      	adds	r3, #176	; 0xb0
 802e568:	009b      	lsls	r3, r3, #2
 802e56a:	4413      	add	r3, r2
 802e56c:	685b      	ldr	r3, [r3, #4]
 802e56e:	689b      	ldr	r3, [r3, #8]
 802e570:	68fa      	ldr	r2, [r7, #12]
 802e572:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 802e576:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 802e578:	68fa      	ldr	r2, [r7, #12]
 802e57a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 802e57e:	b292      	uxth	r2, r2
 802e580:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 802e582:	68fb      	ldr	r3, [r7, #12]
 802e584:	22ff      	movs	r2, #255	; 0xff
 802e586:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 802e58a:	2300      	movs	r3, #0
}
 802e58c:	4618      	mov	r0, r3
 802e58e:	3710      	adds	r7, #16
 802e590:	46bd      	mov	sp, r7
 802e592:	bd80      	pop	{r7, pc}

0802e594 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 802e594:	b580      	push	{r7, lr}
 802e596:	b086      	sub	sp, #24
 802e598:	af00      	add	r7, sp, #0
 802e59a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 802e59c:	2182      	movs	r1, #130	; 0x82
 802e59e:	4818      	ldr	r0, [pc, #96]	; (802e600 <USBD_CDC_GetFSCfgDesc+0x6c>)
 802e5a0:	f000 fd4f 	bl	802f042 <USBD_GetEpDesc>
 802e5a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 802e5a6:	2101      	movs	r1, #1
 802e5a8:	4815      	ldr	r0, [pc, #84]	; (802e600 <USBD_CDC_GetFSCfgDesc+0x6c>)
 802e5aa:	f000 fd4a 	bl	802f042 <USBD_GetEpDesc>
 802e5ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 802e5b0:	2181      	movs	r1, #129	; 0x81
 802e5b2:	4813      	ldr	r0, [pc, #76]	; (802e600 <USBD_CDC_GetFSCfgDesc+0x6c>)
 802e5b4:	f000 fd45 	bl	802f042 <USBD_GetEpDesc>
 802e5b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 802e5ba:	697b      	ldr	r3, [r7, #20]
 802e5bc:	2b00      	cmp	r3, #0
 802e5be:	d002      	beq.n	802e5c6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 802e5c0:	697b      	ldr	r3, [r7, #20]
 802e5c2:	2210      	movs	r2, #16
 802e5c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 802e5c6:	693b      	ldr	r3, [r7, #16]
 802e5c8:	2b00      	cmp	r3, #0
 802e5ca:	d006      	beq.n	802e5da <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 802e5cc:	693b      	ldr	r3, [r7, #16]
 802e5ce:	2200      	movs	r2, #0
 802e5d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802e5d4:	711a      	strb	r2, [r3, #4]
 802e5d6:	2200      	movs	r2, #0
 802e5d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 802e5da:	68fb      	ldr	r3, [r7, #12]
 802e5dc:	2b00      	cmp	r3, #0
 802e5de:	d006      	beq.n	802e5ee <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 802e5e0:	68fb      	ldr	r3, [r7, #12]
 802e5e2:	2200      	movs	r2, #0
 802e5e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802e5e8:	711a      	strb	r2, [r3, #4]
 802e5ea:	2200      	movs	r2, #0
 802e5ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 802e5ee:	687b      	ldr	r3, [r7, #4]
 802e5f0:	2243      	movs	r2, #67	; 0x43
 802e5f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 802e5f4:	4b02      	ldr	r3, [pc, #8]	; (802e600 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 802e5f6:	4618      	mov	r0, r3
 802e5f8:	3718      	adds	r7, #24
 802e5fa:	46bd      	mov	sp, r7
 802e5fc:	bd80      	pop	{r7, pc}
 802e5fe:	bf00      	nop
 802e600:	20000188 	.word	0x20000188

0802e604 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 802e604:	b580      	push	{r7, lr}
 802e606:	b086      	sub	sp, #24
 802e608:	af00      	add	r7, sp, #0
 802e60a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 802e60c:	2182      	movs	r1, #130	; 0x82
 802e60e:	4818      	ldr	r0, [pc, #96]	; (802e670 <USBD_CDC_GetHSCfgDesc+0x6c>)
 802e610:	f000 fd17 	bl	802f042 <USBD_GetEpDesc>
 802e614:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 802e616:	2101      	movs	r1, #1
 802e618:	4815      	ldr	r0, [pc, #84]	; (802e670 <USBD_CDC_GetHSCfgDesc+0x6c>)
 802e61a:	f000 fd12 	bl	802f042 <USBD_GetEpDesc>
 802e61e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 802e620:	2181      	movs	r1, #129	; 0x81
 802e622:	4813      	ldr	r0, [pc, #76]	; (802e670 <USBD_CDC_GetHSCfgDesc+0x6c>)
 802e624:	f000 fd0d 	bl	802f042 <USBD_GetEpDesc>
 802e628:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 802e62a:	697b      	ldr	r3, [r7, #20]
 802e62c:	2b00      	cmp	r3, #0
 802e62e:	d002      	beq.n	802e636 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 802e630:	697b      	ldr	r3, [r7, #20]
 802e632:	2210      	movs	r2, #16
 802e634:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 802e636:	693b      	ldr	r3, [r7, #16]
 802e638:	2b00      	cmp	r3, #0
 802e63a:	d006      	beq.n	802e64a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 802e63c:	693b      	ldr	r3, [r7, #16]
 802e63e:	2200      	movs	r2, #0
 802e640:	711a      	strb	r2, [r3, #4]
 802e642:	2200      	movs	r2, #0
 802e644:	f042 0202 	orr.w	r2, r2, #2
 802e648:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 802e64a:	68fb      	ldr	r3, [r7, #12]
 802e64c:	2b00      	cmp	r3, #0
 802e64e:	d006      	beq.n	802e65e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 802e650:	68fb      	ldr	r3, [r7, #12]
 802e652:	2200      	movs	r2, #0
 802e654:	711a      	strb	r2, [r3, #4]
 802e656:	2200      	movs	r2, #0
 802e658:	f042 0202 	orr.w	r2, r2, #2
 802e65c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 802e65e:	687b      	ldr	r3, [r7, #4]
 802e660:	2243      	movs	r2, #67	; 0x43
 802e662:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 802e664:	4b02      	ldr	r3, [pc, #8]	; (802e670 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 802e666:	4618      	mov	r0, r3
 802e668:	3718      	adds	r7, #24
 802e66a:	46bd      	mov	sp, r7
 802e66c:	bd80      	pop	{r7, pc}
 802e66e:	bf00      	nop
 802e670:	20000188 	.word	0x20000188

0802e674 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 802e674:	b580      	push	{r7, lr}
 802e676:	b086      	sub	sp, #24
 802e678:	af00      	add	r7, sp, #0
 802e67a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 802e67c:	2182      	movs	r1, #130	; 0x82
 802e67e:	4818      	ldr	r0, [pc, #96]	; (802e6e0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 802e680:	f000 fcdf 	bl	802f042 <USBD_GetEpDesc>
 802e684:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 802e686:	2101      	movs	r1, #1
 802e688:	4815      	ldr	r0, [pc, #84]	; (802e6e0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 802e68a:	f000 fcda 	bl	802f042 <USBD_GetEpDesc>
 802e68e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 802e690:	2181      	movs	r1, #129	; 0x81
 802e692:	4813      	ldr	r0, [pc, #76]	; (802e6e0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 802e694:	f000 fcd5 	bl	802f042 <USBD_GetEpDesc>
 802e698:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 802e69a:	697b      	ldr	r3, [r7, #20]
 802e69c:	2b00      	cmp	r3, #0
 802e69e:	d002      	beq.n	802e6a6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 802e6a0:	697b      	ldr	r3, [r7, #20]
 802e6a2:	2210      	movs	r2, #16
 802e6a4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 802e6a6:	693b      	ldr	r3, [r7, #16]
 802e6a8:	2b00      	cmp	r3, #0
 802e6aa:	d006      	beq.n	802e6ba <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 802e6ac:	693b      	ldr	r3, [r7, #16]
 802e6ae:	2200      	movs	r2, #0
 802e6b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802e6b4:	711a      	strb	r2, [r3, #4]
 802e6b6:	2200      	movs	r2, #0
 802e6b8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 802e6ba:	68fb      	ldr	r3, [r7, #12]
 802e6bc:	2b00      	cmp	r3, #0
 802e6be:	d006      	beq.n	802e6ce <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 802e6c0:	68fb      	ldr	r3, [r7, #12]
 802e6c2:	2200      	movs	r2, #0
 802e6c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 802e6c8:	711a      	strb	r2, [r3, #4]
 802e6ca:	2200      	movs	r2, #0
 802e6cc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 802e6ce:	687b      	ldr	r3, [r7, #4]
 802e6d0:	2243      	movs	r2, #67	; 0x43
 802e6d2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 802e6d4:	4b02      	ldr	r3, [pc, #8]	; (802e6e0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 802e6d6:	4618      	mov	r0, r3
 802e6d8:	3718      	adds	r7, #24
 802e6da:	46bd      	mov	sp, r7
 802e6dc:	bd80      	pop	{r7, pc}
 802e6de:	bf00      	nop
 802e6e0:	20000188 	.word	0x20000188

0802e6e4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 802e6e4:	b480      	push	{r7}
 802e6e6:	b083      	sub	sp, #12
 802e6e8:	af00      	add	r7, sp, #0
 802e6ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 802e6ec:	687b      	ldr	r3, [r7, #4]
 802e6ee:	220a      	movs	r2, #10
 802e6f0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 802e6f2:	4b03      	ldr	r3, [pc, #12]	; (802e700 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 802e6f4:	4618      	mov	r0, r3
 802e6f6:	370c      	adds	r7, #12
 802e6f8:	46bd      	mov	sp, r7
 802e6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e6fe:	4770      	bx	lr
 802e700:	20000144 	.word	0x20000144

0802e704 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 802e704:	b480      	push	{r7}
 802e706:	b083      	sub	sp, #12
 802e708:	af00      	add	r7, sp, #0
 802e70a:	6078      	str	r0, [r7, #4]
 802e70c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 802e70e:	683b      	ldr	r3, [r7, #0]
 802e710:	2b00      	cmp	r3, #0
 802e712:	d101      	bne.n	802e718 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 802e714:	2303      	movs	r3, #3
 802e716:	e009      	b.n	802e72c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 802e718:	687b      	ldr	r3, [r7, #4]
 802e71a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 802e71e:	687a      	ldr	r2, [r7, #4]
 802e720:	33b0      	adds	r3, #176	; 0xb0
 802e722:	009b      	lsls	r3, r3, #2
 802e724:	4413      	add	r3, r2
 802e726:	683a      	ldr	r2, [r7, #0]
 802e728:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 802e72a:	2300      	movs	r3, #0
}
 802e72c:	4618      	mov	r0, r3
 802e72e:	370c      	adds	r7, #12
 802e730:	46bd      	mov	sp, r7
 802e732:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e736:	4770      	bx	lr

0802e738 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 802e738:	b480      	push	{r7}
 802e73a:	b087      	sub	sp, #28
 802e73c:	af00      	add	r7, sp, #0
 802e73e:	60f8      	str	r0, [r7, #12]
 802e740:	60b9      	str	r1, [r7, #8]
 802e742:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 802e744:	68fb      	ldr	r3, [r7, #12]
 802e746:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e74a:	68fb      	ldr	r3, [r7, #12]
 802e74c:	32b0      	adds	r2, #176	; 0xb0
 802e74e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e752:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 802e754:	697b      	ldr	r3, [r7, #20]
 802e756:	2b00      	cmp	r3, #0
 802e758:	d101      	bne.n	802e75e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 802e75a:	2303      	movs	r3, #3
 802e75c:	e008      	b.n	802e770 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 802e75e:	697b      	ldr	r3, [r7, #20]
 802e760:	68ba      	ldr	r2, [r7, #8]
 802e762:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 802e766:	697b      	ldr	r3, [r7, #20]
 802e768:	687a      	ldr	r2, [r7, #4]
 802e76a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 802e76e:	2300      	movs	r3, #0
}
 802e770:	4618      	mov	r0, r3
 802e772:	371c      	adds	r7, #28
 802e774:	46bd      	mov	sp, r7
 802e776:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e77a:	4770      	bx	lr

0802e77c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 802e77c:	b480      	push	{r7}
 802e77e:	b085      	sub	sp, #20
 802e780:	af00      	add	r7, sp, #0
 802e782:	6078      	str	r0, [r7, #4]
 802e784:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 802e786:	687b      	ldr	r3, [r7, #4]
 802e788:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e78c:	687b      	ldr	r3, [r7, #4]
 802e78e:	32b0      	adds	r2, #176	; 0xb0
 802e790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e794:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 802e796:	68fb      	ldr	r3, [r7, #12]
 802e798:	2b00      	cmp	r3, #0
 802e79a:	d101      	bne.n	802e7a0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 802e79c:	2303      	movs	r3, #3
 802e79e:	e004      	b.n	802e7aa <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 802e7a0:	68fb      	ldr	r3, [r7, #12]
 802e7a2:	683a      	ldr	r2, [r7, #0]
 802e7a4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 802e7a8:	2300      	movs	r3, #0
}
 802e7aa:	4618      	mov	r0, r3
 802e7ac:	3714      	adds	r7, #20
 802e7ae:	46bd      	mov	sp, r7
 802e7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e7b4:	4770      	bx	lr
	...

0802e7b8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 802e7b8:	b580      	push	{r7, lr}
 802e7ba:	b084      	sub	sp, #16
 802e7bc:	af00      	add	r7, sp, #0
 802e7be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 802e7c0:	687b      	ldr	r3, [r7, #4]
 802e7c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e7c6:	687b      	ldr	r3, [r7, #4]
 802e7c8:	32b0      	adds	r2, #176	; 0xb0
 802e7ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e7ce:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 802e7d0:	2301      	movs	r3, #1
 802e7d2:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 802e7d4:	687b      	ldr	r3, [r7, #4]
 802e7d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e7da:	687b      	ldr	r3, [r7, #4]
 802e7dc:	32b0      	adds	r2, #176	; 0xb0
 802e7de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e7e2:	2b00      	cmp	r3, #0
 802e7e4:	d101      	bne.n	802e7ea <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 802e7e6:	2303      	movs	r3, #3
 802e7e8:	e025      	b.n	802e836 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 802e7ea:	68bb      	ldr	r3, [r7, #8]
 802e7ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 802e7f0:	2b00      	cmp	r3, #0
 802e7f2:	d11f      	bne.n	802e834 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 802e7f4:	68bb      	ldr	r3, [r7, #8]
 802e7f6:	2201      	movs	r2, #1
 802e7f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 802e7fc:	4b10      	ldr	r3, [pc, #64]	; (802e840 <USBD_CDC_TransmitPacket+0x88>)
 802e7fe:	781b      	ldrb	r3, [r3, #0]
 802e800:	f003 020f 	and.w	r2, r3, #15
 802e804:	68bb      	ldr	r3, [r7, #8]
 802e806:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 802e80a:	6878      	ldr	r0, [r7, #4]
 802e80c:	4613      	mov	r3, r2
 802e80e:	009b      	lsls	r3, r3, #2
 802e810:	4413      	add	r3, r2
 802e812:	009b      	lsls	r3, r3, #2
 802e814:	4403      	add	r3, r0
 802e816:	3318      	adds	r3, #24
 802e818:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 802e81a:	4b09      	ldr	r3, [pc, #36]	; (802e840 <USBD_CDC_TransmitPacket+0x88>)
 802e81c:	7819      	ldrb	r1, [r3, #0]
 802e81e:	68bb      	ldr	r3, [r7, #8]
 802e820:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 802e824:	68bb      	ldr	r3, [r7, #8]
 802e826:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 802e82a:	6878      	ldr	r0, [r7, #4]
 802e82c:	f002 fa19 	bl	8030c62 <USBD_LL_Transmit>

    ret = USBD_OK;
 802e830:	2300      	movs	r3, #0
 802e832:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 802e834:	7bfb      	ldrb	r3, [r7, #15]
}
 802e836:	4618      	mov	r0, r3
 802e838:	3710      	adds	r7, #16
 802e83a:	46bd      	mov	sp, r7
 802e83c:	bd80      	pop	{r7, pc}
 802e83e:	bf00      	nop
 802e840:	200001cb 	.word	0x200001cb

0802e844 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 802e844:	b580      	push	{r7, lr}
 802e846:	b084      	sub	sp, #16
 802e848:	af00      	add	r7, sp, #0
 802e84a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 802e84c:	687b      	ldr	r3, [r7, #4]
 802e84e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e852:	687b      	ldr	r3, [r7, #4]
 802e854:	32b0      	adds	r2, #176	; 0xb0
 802e856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e85a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 802e85c:	687b      	ldr	r3, [r7, #4]
 802e85e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e862:	687b      	ldr	r3, [r7, #4]
 802e864:	32b0      	adds	r2, #176	; 0xb0
 802e866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e86a:	2b00      	cmp	r3, #0
 802e86c:	d101      	bne.n	802e872 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 802e86e:	2303      	movs	r3, #3
 802e870:	e018      	b.n	802e8a4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 802e872:	687b      	ldr	r3, [r7, #4]
 802e874:	7c1b      	ldrb	r3, [r3, #16]
 802e876:	2b00      	cmp	r3, #0
 802e878:	d10a      	bne.n	802e890 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 802e87a:	4b0c      	ldr	r3, [pc, #48]	; (802e8ac <USBD_CDC_ReceivePacket+0x68>)
 802e87c:	7819      	ldrb	r1, [r3, #0]
 802e87e:	68fb      	ldr	r3, [r7, #12]
 802e880:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802e884:	f44f 7300 	mov.w	r3, #512	; 0x200
 802e888:	6878      	ldr	r0, [r7, #4]
 802e88a:	f002 fa0b 	bl	8030ca4 <USBD_LL_PrepareReceive>
 802e88e:	e008      	b.n	802e8a2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 802e890:	4b06      	ldr	r3, [pc, #24]	; (802e8ac <USBD_CDC_ReceivePacket+0x68>)
 802e892:	7819      	ldrb	r1, [r3, #0]
 802e894:	68fb      	ldr	r3, [r7, #12]
 802e896:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 802e89a:	2340      	movs	r3, #64	; 0x40
 802e89c:	6878      	ldr	r0, [r7, #4]
 802e89e:	f002 fa01 	bl	8030ca4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 802e8a2:	2300      	movs	r3, #0
}
 802e8a4:	4618      	mov	r0, r3
 802e8a6:	3710      	adds	r7, #16
 802e8a8:	46bd      	mov	sp, r7
 802e8aa:	bd80      	pop	{r7, pc}
 802e8ac:	200001cc 	.word	0x200001cc

0802e8b0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 802e8b0:	b580      	push	{r7, lr}
 802e8b2:	b086      	sub	sp, #24
 802e8b4:	af00      	add	r7, sp, #0
 802e8b6:	60f8      	str	r0, [r7, #12]
 802e8b8:	60b9      	str	r1, [r7, #8]
 802e8ba:	4613      	mov	r3, r2
 802e8bc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 802e8be:	68fb      	ldr	r3, [r7, #12]
 802e8c0:	2b00      	cmp	r3, #0
 802e8c2:	d101      	bne.n	802e8c8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 802e8c4:	2303      	movs	r3, #3
 802e8c6:	e01f      	b.n	802e908 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 802e8c8:	68fb      	ldr	r3, [r7, #12]
 802e8ca:	2200      	movs	r2, #0
 802e8cc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 802e8d0:	68fb      	ldr	r3, [r7, #12]
 802e8d2:	2200      	movs	r2, #0
 802e8d4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 802e8d8:	68fb      	ldr	r3, [r7, #12]
 802e8da:	2200      	movs	r2, #0
 802e8dc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 802e8e0:	68bb      	ldr	r3, [r7, #8]
 802e8e2:	2b00      	cmp	r3, #0
 802e8e4:	d003      	beq.n	802e8ee <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 802e8e6:	68fb      	ldr	r3, [r7, #12]
 802e8e8:	68ba      	ldr	r2, [r7, #8]
 802e8ea:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 802e8ee:	68fb      	ldr	r3, [r7, #12]
 802e8f0:	2201      	movs	r2, #1
 802e8f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 802e8f6:	68fb      	ldr	r3, [r7, #12]
 802e8f8:	79fa      	ldrb	r2, [r7, #7]
 802e8fa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 802e8fc:	68f8      	ldr	r0, [r7, #12]
 802e8fe:	f002 f831 	bl	8030964 <USBD_LL_Init>
 802e902:	4603      	mov	r3, r0
 802e904:	75fb      	strb	r3, [r7, #23]

  return ret;
 802e906:	7dfb      	ldrb	r3, [r7, #23]
}
 802e908:	4618      	mov	r0, r3
 802e90a:	3718      	adds	r7, #24
 802e90c:	46bd      	mov	sp, r7
 802e90e:	bd80      	pop	{r7, pc}

0802e910 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 802e910:	b580      	push	{r7, lr}
 802e912:	b084      	sub	sp, #16
 802e914:	af00      	add	r7, sp, #0
 802e916:	6078      	str	r0, [r7, #4]
 802e918:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 802e91a:	2300      	movs	r3, #0
 802e91c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 802e91e:	683b      	ldr	r3, [r7, #0]
 802e920:	2b00      	cmp	r3, #0
 802e922:	d101      	bne.n	802e928 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 802e924:	2303      	movs	r3, #3
 802e926:	e025      	b.n	802e974 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 802e928:	687b      	ldr	r3, [r7, #4]
 802e92a:	683a      	ldr	r2, [r7, #0]
 802e92c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 802e930:	687b      	ldr	r3, [r7, #4]
 802e932:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e936:	687b      	ldr	r3, [r7, #4]
 802e938:	32ae      	adds	r2, #174	; 0xae
 802e93a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e93e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802e940:	2b00      	cmp	r3, #0
 802e942:	d00f      	beq.n	802e964 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 802e944:	687b      	ldr	r3, [r7, #4]
 802e946:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802e94a:	687b      	ldr	r3, [r7, #4]
 802e94c:	32ae      	adds	r2, #174	; 0xae
 802e94e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802e952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802e954:	f107 020e 	add.w	r2, r7, #14
 802e958:	4610      	mov	r0, r2
 802e95a:	4798      	blx	r3
 802e95c:	4602      	mov	r2, r0
 802e95e:	687b      	ldr	r3, [r7, #4]
 802e960:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 802e964:	687b      	ldr	r3, [r7, #4]
 802e966:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 802e96a:	1c5a      	adds	r2, r3, #1
 802e96c:	687b      	ldr	r3, [r7, #4]
 802e96e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 802e972:	2300      	movs	r3, #0
}
 802e974:	4618      	mov	r0, r3
 802e976:	3710      	adds	r7, #16
 802e978:	46bd      	mov	sp, r7
 802e97a:	bd80      	pop	{r7, pc}

0802e97c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 802e97c:	b580      	push	{r7, lr}
 802e97e:	b082      	sub	sp, #8
 802e980:	af00      	add	r7, sp, #0
 802e982:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 802e984:	6878      	ldr	r0, [r7, #4]
 802e986:	f002 f883 	bl	8030a90 <USBD_LL_Start>
 802e98a:	4603      	mov	r3, r0
}
 802e98c:	4618      	mov	r0, r3
 802e98e:	3708      	adds	r7, #8
 802e990:	46bd      	mov	sp, r7
 802e992:	bd80      	pop	{r7, pc}

0802e994 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 802e994:	b480      	push	{r7}
 802e996:	b083      	sub	sp, #12
 802e998:	af00      	add	r7, sp, #0
 802e99a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 802e99c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 802e99e:	4618      	mov	r0, r3
 802e9a0:	370c      	adds	r7, #12
 802e9a2:	46bd      	mov	sp, r7
 802e9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e9a8:	4770      	bx	lr

0802e9aa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802e9aa:	b580      	push	{r7, lr}
 802e9ac:	b084      	sub	sp, #16
 802e9ae:	af00      	add	r7, sp, #0
 802e9b0:	6078      	str	r0, [r7, #4]
 802e9b2:	460b      	mov	r3, r1
 802e9b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 802e9b6:	2300      	movs	r3, #0
 802e9b8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 802e9ba:	687b      	ldr	r3, [r7, #4]
 802e9bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802e9c0:	2b00      	cmp	r3, #0
 802e9c2:	d009      	beq.n	802e9d8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 802e9c4:	687b      	ldr	r3, [r7, #4]
 802e9c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802e9ca:	681b      	ldr	r3, [r3, #0]
 802e9cc:	78fa      	ldrb	r2, [r7, #3]
 802e9ce:	4611      	mov	r1, r2
 802e9d0:	6878      	ldr	r0, [r7, #4]
 802e9d2:	4798      	blx	r3
 802e9d4:	4603      	mov	r3, r0
 802e9d6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 802e9d8:	7bfb      	ldrb	r3, [r7, #15]
}
 802e9da:	4618      	mov	r0, r3
 802e9dc:	3710      	adds	r7, #16
 802e9de:	46bd      	mov	sp, r7
 802e9e0:	bd80      	pop	{r7, pc}

0802e9e2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802e9e2:	b580      	push	{r7, lr}
 802e9e4:	b084      	sub	sp, #16
 802e9e6:	af00      	add	r7, sp, #0
 802e9e8:	6078      	str	r0, [r7, #4]
 802e9ea:	460b      	mov	r3, r1
 802e9ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 802e9ee:	2300      	movs	r3, #0
 802e9f0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 802e9f2:	687b      	ldr	r3, [r7, #4]
 802e9f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802e9f8:	685b      	ldr	r3, [r3, #4]
 802e9fa:	78fa      	ldrb	r2, [r7, #3]
 802e9fc:	4611      	mov	r1, r2
 802e9fe:	6878      	ldr	r0, [r7, #4]
 802ea00:	4798      	blx	r3
 802ea02:	4603      	mov	r3, r0
 802ea04:	2b00      	cmp	r3, #0
 802ea06:	d001      	beq.n	802ea0c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 802ea08:	2303      	movs	r3, #3
 802ea0a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 802ea0c:	7bfb      	ldrb	r3, [r7, #15]
}
 802ea0e:	4618      	mov	r0, r3
 802ea10:	3710      	adds	r7, #16
 802ea12:	46bd      	mov	sp, r7
 802ea14:	bd80      	pop	{r7, pc}

0802ea16 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 802ea16:	b580      	push	{r7, lr}
 802ea18:	b084      	sub	sp, #16
 802ea1a:	af00      	add	r7, sp, #0
 802ea1c:	6078      	str	r0, [r7, #4]
 802ea1e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 802ea20:	687b      	ldr	r3, [r7, #4]
 802ea22:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802ea26:	6839      	ldr	r1, [r7, #0]
 802ea28:	4618      	mov	r0, r3
 802ea2a:	f001 f908 	bl	802fc3e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 802ea2e:	687b      	ldr	r3, [r7, #4]
 802ea30:	2201      	movs	r2, #1
 802ea32:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 802ea36:	687b      	ldr	r3, [r7, #4]
 802ea38:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 802ea3c:	461a      	mov	r2, r3
 802ea3e:	687b      	ldr	r3, [r7, #4]
 802ea40:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 802ea44:	687b      	ldr	r3, [r7, #4]
 802ea46:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 802ea4a:	f003 031f 	and.w	r3, r3, #31
 802ea4e:	2b02      	cmp	r3, #2
 802ea50:	d01a      	beq.n	802ea88 <USBD_LL_SetupStage+0x72>
 802ea52:	2b02      	cmp	r3, #2
 802ea54:	d822      	bhi.n	802ea9c <USBD_LL_SetupStage+0x86>
 802ea56:	2b00      	cmp	r3, #0
 802ea58:	d002      	beq.n	802ea60 <USBD_LL_SetupStage+0x4a>
 802ea5a:	2b01      	cmp	r3, #1
 802ea5c:	d00a      	beq.n	802ea74 <USBD_LL_SetupStage+0x5e>
 802ea5e:	e01d      	b.n	802ea9c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 802ea60:	687b      	ldr	r3, [r7, #4]
 802ea62:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802ea66:	4619      	mov	r1, r3
 802ea68:	6878      	ldr	r0, [r7, #4]
 802ea6a:	f000 fb5f 	bl	802f12c <USBD_StdDevReq>
 802ea6e:	4603      	mov	r3, r0
 802ea70:	73fb      	strb	r3, [r7, #15]
      break;
 802ea72:	e020      	b.n	802eab6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 802ea74:	687b      	ldr	r3, [r7, #4]
 802ea76:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802ea7a:	4619      	mov	r1, r3
 802ea7c:	6878      	ldr	r0, [r7, #4]
 802ea7e:	f000 fbc7 	bl	802f210 <USBD_StdItfReq>
 802ea82:	4603      	mov	r3, r0
 802ea84:	73fb      	strb	r3, [r7, #15]
      break;
 802ea86:	e016      	b.n	802eab6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 802ea88:	687b      	ldr	r3, [r7, #4]
 802ea8a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802ea8e:	4619      	mov	r1, r3
 802ea90:	6878      	ldr	r0, [r7, #4]
 802ea92:	f000 fc29 	bl	802f2e8 <USBD_StdEPReq>
 802ea96:	4603      	mov	r3, r0
 802ea98:	73fb      	strb	r3, [r7, #15]
      break;
 802ea9a:	e00c      	b.n	802eab6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 802ea9c:	687b      	ldr	r3, [r7, #4]
 802ea9e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 802eaa2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802eaa6:	b2db      	uxtb	r3, r3
 802eaa8:	4619      	mov	r1, r3
 802eaaa:	6878      	ldr	r0, [r7, #4]
 802eaac:	f002 f850 	bl	8030b50 <USBD_LL_StallEP>
 802eab0:	4603      	mov	r3, r0
 802eab2:	73fb      	strb	r3, [r7, #15]
      break;
 802eab4:	bf00      	nop
  }

  return ret;
 802eab6:	7bfb      	ldrb	r3, [r7, #15]
}
 802eab8:	4618      	mov	r0, r3
 802eaba:	3710      	adds	r7, #16
 802eabc:	46bd      	mov	sp, r7
 802eabe:	bd80      	pop	{r7, pc}

0802eac0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 802eac0:	b580      	push	{r7, lr}
 802eac2:	b086      	sub	sp, #24
 802eac4:	af00      	add	r7, sp, #0
 802eac6:	60f8      	str	r0, [r7, #12]
 802eac8:	460b      	mov	r3, r1
 802eaca:	607a      	str	r2, [r7, #4]
 802eacc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 802eace:	2300      	movs	r3, #0
 802ead0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 802ead2:	7afb      	ldrb	r3, [r7, #11]
 802ead4:	2b00      	cmp	r3, #0
 802ead6:	d16e      	bne.n	802ebb6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 802ead8:	68fb      	ldr	r3, [r7, #12]
 802eada:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 802eade:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 802eae0:	68fb      	ldr	r3, [r7, #12]
 802eae2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 802eae6:	2b03      	cmp	r3, #3
 802eae8:	f040 8098 	bne.w	802ec1c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 802eaec:	693b      	ldr	r3, [r7, #16]
 802eaee:	689a      	ldr	r2, [r3, #8]
 802eaf0:	693b      	ldr	r3, [r7, #16]
 802eaf2:	68db      	ldr	r3, [r3, #12]
 802eaf4:	429a      	cmp	r2, r3
 802eaf6:	d913      	bls.n	802eb20 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 802eaf8:	693b      	ldr	r3, [r7, #16]
 802eafa:	689a      	ldr	r2, [r3, #8]
 802eafc:	693b      	ldr	r3, [r7, #16]
 802eafe:	68db      	ldr	r3, [r3, #12]
 802eb00:	1ad2      	subs	r2, r2, r3
 802eb02:	693b      	ldr	r3, [r7, #16]
 802eb04:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 802eb06:	693b      	ldr	r3, [r7, #16]
 802eb08:	68da      	ldr	r2, [r3, #12]
 802eb0a:	693b      	ldr	r3, [r7, #16]
 802eb0c:	689b      	ldr	r3, [r3, #8]
 802eb0e:	4293      	cmp	r3, r2
 802eb10:	bf28      	it	cs
 802eb12:	4613      	movcs	r3, r2
 802eb14:	461a      	mov	r2, r3
 802eb16:	6879      	ldr	r1, [r7, #4]
 802eb18:	68f8      	ldr	r0, [r7, #12]
 802eb1a:	f001 f984 	bl	802fe26 <USBD_CtlContinueRx>
 802eb1e:	e07d      	b.n	802ec1c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 802eb20:	68fb      	ldr	r3, [r7, #12]
 802eb22:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 802eb26:	f003 031f 	and.w	r3, r3, #31
 802eb2a:	2b02      	cmp	r3, #2
 802eb2c:	d014      	beq.n	802eb58 <USBD_LL_DataOutStage+0x98>
 802eb2e:	2b02      	cmp	r3, #2
 802eb30:	d81d      	bhi.n	802eb6e <USBD_LL_DataOutStage+0xae>
 802eb32:	2b00      	cmp	r3, #0
 802eb34:	d002      	beq.n	802eb3c <USBD_LL_DataOutStage+0x7c>
 802eb36:	2b01      	cmp	r3, #1
 802eb38:	d003      	beq.n	802eb42 <USBD_LL_DataOutStage+0x82>
 802eb3a:	e018      	b.n	802eb6e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 802eb3c:	2300      	movs	r3, #0
 802eb3e:	75bb      	strb	r3, [r7, #22]
            break;
 802eb40:	e018      	b.n	802eb74 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 802eb42:	68fb      	ldr	r3, [r7, #12]
 802eb44:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 802eb48:	b2db      	uxtb	r3, r3
 802eb4a:	4619      	mov	r1, r3
 802eb4c:	68f8      	ldr	r0, [r7, #12]
 802eb4e:	f000 fa5e 	bl	802f00e <USBD_CoreFindIF>
 802eb52:	4603      	mov	r3, r0
 802eb54:	75bb      	strb	r3, [r7, #22]
            break;
 802eb56:	e00d      	b.n	802eb74 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 802eb58:	68fb      	ldr	r3, [r7, #12]
 802eb5a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 802eb5e:	b2db      	uxtb	r3, r3
 802eb60:	4619      	mov	r1, r3
 802eb62:	68f8      	ldr	r0, [r7, #12]
 802eb64:	f000 fa60 	bl	802f028 <USBD_CoreFindEP>
 802eb68:	4603      	mov	r3, r0
 802eb6a:	75bb      	strb	r3, [r7, #22]
            break;
 802eb6c:	e002      	b.n	802eb74 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 802eb6e:	2300      	movs	r3, #0
 802eb70:	75bb      	strb	r3, [r7, #22]
            break;
 802eb72:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 802eb74:	7dbb      	ldrb	r3, [r7, #22]
 802eb76:	2b00      	cmp	r3, #0
 802eb78:	d119      	bne.n	802ebae <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802eb7a:	68fb      	ldr	r3, [r7, #12]
 802eb7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802eb80:	b2db      	uxtb	r3, r3
 802eb82:	2b03      	cmp	r3, #3
 802eb84:	d113      	bne.n	802ebae <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 802eb86:	7dba      	ldrb	r2, [r7, #22]
 802eb88:	68fb      	ldr	r3, [r7, #12]
 802eb8a:	32ae      	adds	r2, #174	; 0xae
 802eb8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802eb90:	691b      	ldr	r3, [r3, #16]
 802eb92:	2b00      	cmp	r3, #0
 802eb94:	d00b      	beq.n	802ebae <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 802eb96:	7dba      	ldrb	r2, [r7, #22]
 802eb98:	68fb      	ldr	r3, [r7, #12]
 802eb9a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 802eb9e:	7dba      	ldrb	r2, [r7, #22]
 802eba0:	68fb      	ldr	r3, [r7, #12]
 802eba2:	32ae      	adds	r2, #174	; 0xae
 802eba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802eba8:	691b      	ldr	r3, [r3, #16]
 802ebaa:	68f8      	ldr	r0, [r7, #12]
 802ebac:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 802ebae:	68f8      	ldr	r0, [r7, #12]
 802ebb0:	f001 f94a 	bl	802fe48 <USBD_CtlSendStatus>
 802ebb4:	e032      	b.n	802ec1c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 802ebb6:	7afb      	ldrb	r3, [r7, #11]
 802ebb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802ebbc:	b2db      	uxtb	r3, r3
 802ebbe:	4619      	mov	r1, r3
 802ebc0:	68f8      	ldr	r0, [r7, #12]
 802ebc2:	f000 fa31 	bl	802f028 <USBD_CoreFindEP>
 802ebc6:	4603      	mov	r3, r0
 802ebc8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 802ebca:	7dbb      	ldrb	r3, [r7, #22]
 802ebcc:	2bff      	cmp	r3, #255	; 0xff
 802ebce:	d025      	beq.n	802ec1c <USBD_LL_DataOutStage+0x15c>
 802ebd0:	7dbb      	ldrb	r3, [r7, #22]
 802ebd2:	2b00      	cmp	r3, #0
 802ebd4:	d122      	bne.n	802ec1c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802ebd6:	68fb      	ldr	r3, [r7, #12]
 802ebd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802ebdc:	b2db      	uxtb	r3, r3
 802ebde:	2b03      	cmp	r3, #3
 802ebe0:	d117      	bne.n	802ec12 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 802ebe2:	7dba      	ldrb	r2, [r7, #22]
 802ebe4:	68fb      	ldr	r3, [r7, #12]
 802ebe6:	32ae      	adds	r2, #174	; 0xae
 802ebe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ebec:	699b      	ldr	r3, [r3, #24]
 802ebee:	2b00      	cmp	r3, #0
 802ebf0:	d00f      	beq.n	802ec12 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 802ebf2:	7dba      	ldrb	r2, [r7, #22]
 802ebf4:	68fb      	ldr	r3, [r7, #12]
 802ebf6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 802ebfa:	7dba      	ldrb	r2, [r7, #22]
 802ebfc:	68fb      	ldr	r3, [r7, #12]
 802ebfe:	32ae      	adds	r2, #174	; 0xae
 802ec00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ec04:	699b      	ldr	r3, [r3, #24]
 802ec06:	7afa      	ldrb	r2, [r7, #11]
 802ec08:	4611      	mov	r1, r2
 802ec0a:	68f8      	ldr	r0, [r7, #12]
 802ec0c:	4798      	blx	r3
 802ec0e:	4603      	mov	r3, r0
 802ec10:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 802ec12:	7dfb      	ldrb	r3, [r7, #23]
 802ec14:	2b00      	cmp	r3, #0
 802ec16:	d001      	beq.n	802ec1c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 802ec18:	7dfb      	ldrb	r3, [r7, #23]
 802ec1a:	e000      	b.n	802ec1e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 802ec1c:	2300      	movs	r3, #0
}
 802ec1e:	4618      	mov	r0, r3
 802ec20:	3718      	adds	r7, #24
 802ec22:	46bd      	mov	sp, r7
 802ec24:	bd80      	pop	{r7, pc}

0802ec26 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 802ec26:	b580      	push	{r7, lr}
 802ec28:	b086      	sub	sp, #24
 802ec2a:	af00      	add	r7, sp, #0
 802ec2c:	60f8      	str	r0, [r7, #12]
 802ec2e:	460b      	mov	r3, r1
 802ec30:	607a      	str	r2, [r7, #4]
 802ec32:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 802ec34:	7afb      	ldrb	r3, [r7, #11]
 802ec36:	2b00      	cmp	r3, #0
 802ec38:	d16f      	bne.n	802ed1a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 802ec3a:	68fb      	ldr	r3, [r7, #12]
 802ec3c:	3314      	adds	r3, #20
 802ec3e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 802ec40:	68fb      	ldr	r3, [r7, #12]
 802ec42:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 802ec46:	2b02      	cmp	r3, #2
 802ec48:	d15a      	bne.n	802ed00 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 802ec4a:	693b      	ldr	r3, [r7, #16]
 802ec4c:	689a      	ldr	r2, [r3, #8]
 802ec4e:	693b      	ldr	r3, [r7, #16]
 802ec50:	68db      	ldr	r3, [r3, #12]
 802ec52:	429a      	cmp	r2, r3
 802ec54:	d914      	bls.n	802ec80 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 802ec56:	693b      	ldr	r3, [r7, #16]
 802ec58:	689a      	ldr	r2, [r3, #8]
 802ec5a:	693b      	ldr	r3, [r7, #16]
 802ec5c:	68db      	ldr	r3, [r3, #12]
 802ec5e:	1ad2      	subs	r2, r2, r3
 802ec60:	693b      	ldr	r3, [r7, #16]
 802ec62:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 802ec64:	693b      	ldr	r3, [r7, #16]
 802ec66:	689b      	ldr	r3, [r3, #8]
 802ec68:	461a      	mov	r2, r3
 802ec6a:	6879      	ldr	r1, [r7, #4]
 802ec6c:	68f8      	ldr	r0, [r7, #12]
 802ec6e:	f001 f8ac 	bl	802fdca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 802ec72:	2300      	movs	r3, #0
 802ec74:	2200      	movs	r2, #0
 802ec76:	2100      	movs	r1, #0
 802ec78:	68f8      	ldr	r0, [r7, #12]
 802ec7a:	f002 f813 	bl	8030ca4 <USBD_LL_PrepareReceive>
 802ec7e:	e03f      	b.n	802ed00 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 802ec80:	693b      	ldr	r3, [r7, #16]
 802ec82:	68da      	ldr	r2, [r3, #12]
 802ec84:	693b      	ldr	r3, [r7, #16]
 802ec86:	689b      	ldr	r3, [r3, #8]
 802ec88:	429a      	cmp	r2, r3
 802ec8a:	d11c      	bne.n	802ecc6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 802ec8c:	693b      	ldr	r3, [r7, #16]
 802ec8e:	685a      	ldr	r2, [r3, #4]
 802ec90:	693b      	ldr	r3, [r7, #16]
 802ec92:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 802ec94:	429a      	cmp	r2, r3
 802ec96:	d316      	bcc.n	802ecc6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 802ec98:	693b      	ldr	r3, [r7, #16]
 802ec9a:	685a      	ldr	r2, [r3, #4]
 802ec9c:	68fb      	ldr	r3, [r7, #12]
 802ec9e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 802eca2:	429a      	cmp	r2, r3
 802eca4:	d20f      	bcs.n	802ecc6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 802eca6:	2200      	movs	r2, #0
 802eca8:	2100      	movs	r1, #0
 802ecaa:	68f8      	ldr	r0, [r7, #12]
 802ecac:	f001 f88d 	bl	802fdca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 802ecb0:	68fb      	ldr	r3, [r7, #12]
 802ecb2:	2200      	movs	r2, #0
 802ecb4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 802ecb8:	2300      	movs	r3, #0
 802ecba:	2200      	movs	r2, #0
 802ecbc:	2100      	movs	r1, #0
 802ecbe:	68f8      	ldr	r0, [r7, #12]
 802ecc0:	f001 fff0 	bl	8030ca4 <USBD_LL_PrepareReceive>
 802ecc4:	e01c      	b.n	802ed00 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802ecc6:	68fb      	ldr	r3, [r7, #12]
 802ecc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802eccc:	b2db      	uxtb	r3, r3
 802ecce:	2b03      	cmp	r3, #3
 802ecd0:	d10f      	bne.n	802ecf2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 802ecd2:	68fb      	ldr	r3, [r7, #12]
 802ecd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802ecd8:	68db      	ldr	r3, [r3, #12]
 802ecda:	2b00      	cmp	r3, #0
 802ecdc:	d009      	beq.n	802ecf2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 802ecde:	68fb      	ldr	r3, [r7, #12]
 802ece0:	2200      	movs	r2, #0
 802ece2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 802ece6:	68fb      	ldr	r3, [r7, #12]
 802ece8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802ecec:	68db      	ldr	r3, [r3, #12]
 802ecee:	68f8      	ldr	r0, [r7, #12]
 802ecf0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 802ecf2:	2180      	movs	r1, #128	; 0x80
 802ecf4:	68f8      	ldr	r0, [r7, #12]
 802ecf6:	f001 ff2b 	bl	8030b50 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 802ecfa:	68f8      	ldr	r0, [r7, #12]
 802ecfc:	f001 f8b7 	bl	802fe6e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 802ed00:	68fb      	ldr	r3, [r7, #12]
 802ed02:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 802ed06:	2b00      	cmp	r3, #0
 802ed08:	d03a      	beq.n	802ed80 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 802ed0a:	68f8      	ldr	r0, [r7, #12]
 802ed0c:	f7ff fe42 	bl	802e994 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 802ed10:	68fb      	ldr	r3, [r7, #12]
 802ed12:	2200      	movs	r2, #0
 802ed14:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 802ed18:	e032      	b.n	802ed80 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 802ed1a:	7afb      	ldrb	r3, [r7, #11]
 802ed1c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 802ed20:	b2db      	uxtb	r3, r3
 802ed22:	4619      	mov	r1, r3
 802ed24:	68f8      	ldr	r0, [r7, #12]
 802ed26:	f000 f97f 	bl	802f028 <USBD_CoreFindEP>
 802ed2a:	4603      	mov	r3, r0
 802ed2c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 802ed2e:	7dfb      	ldrb	r3, [r7, #23]
 802ed30:	2bff      	cmp	r3, #255	; 0xff
 802ed32:	d025      	beq.n	802ed80 <USBD_LL_DataInStage+0x15a>
 802ed34:	7dfb      	ldrb	r3, [r7, #23]
 802ed36:	2b00      	cmp	r3, #0
 802ed38:	d122      	bne.n	802ed80 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802ed3a:	68fb      	ldr	r3, [r7, #12]
 802ed3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802ed40:	b2db      	uxtb	r3, r3
 802ed42:	2b03      	cmp	r3, #3
 802ed44:	d11c      	bne.n	802ed80 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 802ed46:	7dfa      	ldrb	r2, [r7, #23]
 802ed48:	68fb      	ldr	r3, [r7, #12]
 802ed4a:	32ae      	adds	r2, #174	; 0xae
 802ed4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ed50:	695b      	ldr	r3, [r3, #20]
 802ed52:	2b00      	cmp	r3, #0
 802ed54:	d014      	beq.n	802ed80 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 802ed56:	7dfa      	ldrb	r2, [r7, #23]
 802ed58:	68fb      	ldr	r3, [r7, #12]
 802ed5a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 802ed5e:	7dfa      	ldrb	r2, [r7, #23]
 802ed60:	68fb      	ldr	r3, [r7, #12]
 802ed62:	32ae      	adds	r2, #174	; 0xae
 802ed64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ed68:	695b      	ldr	r3, [r3, #20]
 802ed6a:	7afa      	ldrb	r2, [r7, #11]
 802ed6c:	4611      	mov	r1, r2
 802ed6e:	68f8      	ldr	r0, [r7, #12]
 802ed70:	4798      	blx	r3
 802ed72:	4603      	mov	r3, r0
 802ed74:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 802ed76:	7dbb      	ldrb	r3, [r7, #22]
 802ed78:	2b00      	cmp	r3, #0
 802ed7a:	d001      	beq.n	802ed80 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 802ed7c:	7dbb      	ldrb	r3, [r7, #22]
 802ed7e:	e000      	b.n	802ed82 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 802ed80:	2300      	movs	r3, #0
}
 802ed82:	4618      	mov	r0, r3
 802ed84:	3718      	adds	r7, #24
 802ed86:	46bd      	mov	sp, r7
 802ed88:	bd80      	pop	{r7, pc}

0802ed8a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 802ed8a:	b580      	push	{r7, lr}
 802ed8c:	b084      	sub	sp, #16
 802ed8e:	af00      	add	r7, sp, #0
 802ed90:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 802ed92:	2300      	movs	r3, #0
 802ed94:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 802ed96:	687b      	ldr	r3, [r7, #4]
 802ed98:	2201      	movs	r2, #1
 802ed9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 802ed9e:	687b      	ldr	r3, [r7, #4]
 802eda0:	2200      	movs	r2, #0
 802eda2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 802eda6:	687b      	ldr	r3, [r7, #4]
 802eda8:	2200      	movs	r2, #0
 802edaa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 802edac:	687b      	ldr	r3, [r7, #4]
 802edae:	2200      	movs	r2, #0
 802edb0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 802edb4:	687b      	ldr	r3, [r7, #4]
 802edb6:	2200      	movs	r2, #0
 802edb8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 802edbc:	687b      	ldr	r3, [r7, #4]
 802edbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802edc2:	2b00      	cmp	r3, #0
 802edc4:	d014      	beq.n	802edf0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 802edc6:	687b      	ldr	r3, [r7, #4]
 802edc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802edcc:	685b      	ldr	r3, [r3, #4]
 802edce:	2b00      	cmp	r3, #0
 802edd0:	d00e      	beq.n	802edf0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 802edd2:	687b      	ldr	r3, [r7, #4]
 802edd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802edd8:	685b      	ldr	r3, [r3, #4]
 802edda:	687a      	ldr	r2, [r7, #4]
 802eddc:	6852      	ldr	r2, [r2, #4]
 802edde:	b2d2      	uxtb	r2, r2
 802ede0:	4611      	mov	r1, r2
 802ede2:	6878      	ldr	r0, [r7, #4]
 802ede4:	4798      	blx	r3
 802ede6:	4603      	mov	r3, r0
 802ede8:	2b00      	cmp	r3, #0
 802edea:	d001      	beq.n	802edf0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 802edec:	2303      	movs	r3, #3
 802edee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 802edf0:	2340      	movs	r3, #64	; 0x40
 802edf2:	2200      	movs	r2, #0
 802edf4:	2100      	movs	r1, #0
 802edf6:	6878      	ldr	r0, [r7, #4]
 802edf8:	f001 fe65 	bl	8030ac6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 802edfc:	687b      	ldr	r3, [r7, #4]
 802edfe:	2201      	movs	r2, #1
 802ee00:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 802ee04:	687b      	ldr	r3, [r7, #4]
 802ee06:	2240      	movs	r2, #64	; 0x40
 802ee08:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 802ee0c:	2340      	movs	r3, #64	; 0x40
 802ee0e:	2200      	movs	r2, #0
 802ee10:	2180      	movs	r1, #128	; 0x80
 802ee12:	6878      	ldr	r0, [r7, #4]
 802ee14:	f001 fe57 	bl	8030ac6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 802ee18:	687b      	ldr	r3, [r7, #4]
 802ee1a:	2201      	movs	r2, #1
 802ee1c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 802ee1e:	687b      	ldr	r3, [r7, #4]
 802ee20:	2240      	movs	r2, #64	; 0x40
 802ee22:	621a      	str	r2, [r3, #32]

  return ret;
 802ee24:	7bfb      	ldrb	r3, [r7, #15]
}
 802ee26:	4618      	mov	r0, r3
 802ee28:	3710      	adds	r7, #16
 802ee2a:	46bd      	mov	sp, r7
 802ee2c:	bd80      	pop	{r7, pc}

0802ee2e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 802ee2e:	b480      	push	{r7}
 802ee30:	b083      	sub	sp, #12
 802ee32:	af00      	add	r7, sp, #0
 802ee34:	6078      	str	r0, [r7, #4]
 802ee36:	460b      	mov	r3, r1
 802ee38:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 802ee3a:	687b      	ldr	r3, [r7, #4]
 802ee3c:	78fa      	ldrb	r2, [r7, #3]
 802ee3e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 802ee40:	2300      	movs	r3, #0
}
 802ee42:	4618      	mov	r0, r3
 802ee44:	370c      	adds	r7, #12
 802ee46:	46bd      	mov	sp, r7
 802ee48:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ee4c:	4770      	bx	lr

0802ee4e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 802ee4e:	b480      	push	{r7}
 802ee50:	b083      	sub	sp, #12
 802ee52:	af00      	add	r7, sp, #0
 802ee54:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 802ee56:	687b      	ldr	r3, [r7, #4]
 802ee58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802ee5c:	b2da      	uxtb	r2, r3
 802ee5e:	687b      	ldr	r3, [r7, #4]
 802ee60:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 802ee64:	687b      	ldr	r3, [r7, #4]
 802ee66:	2204      	movs	r2, #4
 802ee68:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 802ee6c:	2300      	movs	r3, #0
}
 802ee6e:	4618      	mov	r0, r3
 802ee70:	370c      	adds	r7, #12
 802ee72:	46bd      	mov	sp, r7
 802ee74:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ee78:	4770      	bx	lr

0802ee7a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 802ee7a:	b480      	push	{r7}
 802ee7c:	b083      	sub	sp, #12
 802ee7e:	af00      	add	r7, sp, #0
 802ee80:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 802ee82:	687b      	ldr	r3, [r7, #4]
 802ee84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802ee88:	b2db      	uxtb	r3, r3
 802ee8a:	2b04      	cmp	r3, #4
 802ee8c:	d106      	bne.n	802ee9c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 802ee8e:	687b      	ldr	r3, [r7, #4]
 802ee90:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 802ee94:	b2da      	uxtb	r2, r3
 802ee96:	687b      	ldr	r3, [r7, #4]
 802ee98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 802ee9c:	2300      	movs	r3, #0
}
 802ee9e:	4618      	mov	r0, r3
 802eea0:	370c      	adds	r7, #12
 802eea2:	46bd      	mov	sp, r7
 802eea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802eea8:	4770      	bx	lr

0802eeaa <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 802eeaa:	b580      	push	{r7, lr}
 802eeac:	b082      	sub	sp, #8
 802eeae:	af00      	add	r7, sp, #0
 802eeb0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802eeb2:	687b      	ldr	r3, [r7, #4]
 802eeb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802eeb8:	b2db      	uxtb	r3, r3
 802eeba:	2b03      	cmp	r3, #3
 802eebc:	d110      	bne.n	802eee0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 802eebe:	687b      	ldr	r3, [r7, #4]
 802eec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802eec4:	2b00      	cmp	r3, #0
 802eec6:	d00b      	beq.n	802eee0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 802eec8:	687b      	ldr	r3, [r7, #4]
 802eeca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802eece:	69db      	ldr	r3, [r3, #28]
 802eed0:	2b00      	cmp	r3, #0
 802eed2:	d005      	beq.n	802eee0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 802eed4:	687b      	ldr	r3, [r7, #4]
 802eed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802eeda:	69db      	ldr	r3, [r3, #28]
 802eedc:	6878      	ldr	r0, [r7, #4]
 802eede:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 802eee0:	2300      	movs	r3, #0
}
 802eee2:	4618      	mov	r0, r3
 802eee4:	3708      	adds	r7, #8
 802eee6:	46bd      	mov	sp, r7
 802eee8:	bd80      	pop	{r7, pc}

0802eeea <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 802eeea:	b580      	push	{r7, lr}
 802eeec:	b082      	sub	sp, #8
 802eeee:	af00      	add	r7, sp, #0
 802eef0:	6078      	str	r0, [r7, #4]
 802eef2:	460b      	mov	r3, r1
 802eef4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 802eef6:	687b      	ldr	r3, [r7, #4]
 802eef8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802eefc:	687b      	ldr	r3, [r7, #4]
 802eefe:	32ae      	adds	r2, #174	; 0xae
 802ef00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ef04:	2b00      	cmp	r3, #0
 802ef06:	d101      	bne.n	802ef0c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 802ef08:	2303      	movs	r3, #3
 802ef0a:	e01c      	b.n	802ef46 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802ef0c:	687b      	ldr	r3, [r7, #4]
 802ef0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802ef12:	b2db      	uxtb	r3, r3
 802ef14:	2b03      	cmp	r3, #3
 802ef16:	d115      	bne.n	802ef44 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 802ef18:	687b      	ldr	r3, [r7, #4]
 802ef1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802ef1e:	687b      	ldr	r3, [r7, #4]
 802ef20:	32ae      	adds	r2, #174	; 0xae
 802ef22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ef26:	6a1b      	ldr	r3, [r3, #32]
 802ef28:	2b00      	cmp	r3, #0
 802ef2a:	d00b      	beq.n	802ef44 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 802ef2c:	687b      	ldr	r3, [r7, #4]
 802ef2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802ef32:	687b      	ldr	r3, [r7, #4]
 802ef34:	32ae      	adds	r2, #174	; 0xae
 802ef36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ef3a:	6a1b      	ldr	r3, [r3, #32]
 802ef3c:	78fa      	ldrb	r2, [r7, #3]
 802ef3e:	4611      	mov	r1, r2
 802ef40:	6878      	ldr	r0, [r7, #4]
 802ef42:	4798      	blx	r3
    }
  }

  return USBD_OK;
 802ef44:	2300      	movs	r3, #0
}
 802ef46:	4618      	mov	r0, r3
 802ef48:	3708      	adds	r7, #8
 802ef4a:	46bd      	mov	sp, r7
 802ef4c:	bd80      	pop	{r7, pc}

0802ef4e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 802ef4e:	b580      	push	{r7, lr}
 802ef50:	b082      	sub	sp, #8
 802ef52:	af00      	add	r7, sp, #0
 802ef54:	6078      	str	r0, [r7, #4]
 802ef56:	460b      	mov	r3, r1
 802ef58:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 802ef5a:	687b      	ldr	r3, [r7, #4]
 802ef5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802ef60:	687b      	ldr	r3, [r7, #4]
 802ef62:	32ae      	adds	r2, #174	; 0xae
 802ef64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ef68:	2b00      	cmp	r3, #0
 802ef6a:	d101      	bne.n	802ef70 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 802ef6c:	2303      	movs	r3, #3
 802ef6e:	e01c      	b.n	802efaa <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802ef70:	687b      	ldr	r3, [r7, #4]
 802ef72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802ef76:	b2db      	uxtb	r3, r3
 802ef78:	2b03      	cmp	r3, #3
 802ef7a:	d115      	bne.n	802efa8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 802ef7c:	687b      	ldr	r3, [r7, #4]
 802ef7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802ef82:	687b      	ldr	r3, [r7, #4]
 802ef84:	32ae      	adds	r2, #174	; 0xae
 802ef86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ef8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802ef8c:	2b00      	cmp	r3, #0
 802ef8e:	d00b      	beq.n	802efa8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 802ef90:	687b      	ldr	r3, [r7, #4]
 802ef92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802ef96:	687b      	ldr	r3, [r7, #4]
 802ef98:	32ae      	adds	r2, #174	; 0xae
 802ef9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802ef9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802efa0:	78fa      	ldrb	r2, [r7, #3]
 802efa2:	4611      	mov	r1, r2
 802efa4:	6878      	ldr	r0, [r7, #4]
 802efa6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 802efa8:	2300      	movs	r3, #0
}
 802efaa:	4618      	mov	r0, r3
 802efac:	3708      	adds	r7, #8
 802efae:	46bd      	mov	sp, r7
 802efb0:	bd80      	pop	{r7, pc}

0802efb2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 802efb2:	b480      	push	{r7}
 802efb4:	b083      	sub	sp, #12
 802efb6:	af00      	add	r7, sp, #0
 802efb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 802efba:	2300      	movs	r3, #0
}
 802efbc:	4618      	mov	r0, r3
 802efbe:	370c      	adds	r7, #12
 802efc0:	46bd      	mov	sp, r7
 802efc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802efc6:	4770      	bx	lr

0802efc8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 802efc8:	b580      	push	{r7, lr}
 802efca:	b084      	sub	sp, #16
 802efcc:	af00      	add	r7, sp, #0
 802efce:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 802efd0:	2300      	movs	r3, #0
 802efd2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 802efd4:	687b      	ldr	r3, [r7, #4]
 802efd6:	2201      	movs	r2, #1
 802efd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 802efdc:	687b      	ldr	r3, [r7, #4]
 802efde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802efe2:	2b00      	cmp	r3, #0
 802efe4:	d00e      	beq.n	802f004 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 802efe6:	687b      	ldr	r3, [r7, #4]
 802efe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802efec:	685b      	ldr	r3, [r3, #4]
 802efee:	687a      	ldr	r2, [r7, #4]
 802eff0:	6852      	ldr	r2, [r2, #4]
 802eff2:	b2d2      	uxtb	r2, r2
 802eff4:	4611      	mov	r1, r2
 802eff6:	6878      	ldr	r0, [r7, #4]
 802eff8:	4798      	blx	r3
 802effa:	4603      	mov	r3, r0
 802effc:	2b00      	cmp	r3, #0
 802effe:	d001      	beq.n	802f004 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 802f000:	2303      	movs	r3, #3
 802f002:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 802f004:	7bfb      	ldrb	r3, [r7, #15]
}
 802f006:	4618      	mov	r0, r3
 802f008:	3710      	adds	r7, #16
 802f00a:	46bd      	mov	sp, r7
 802f00c:	bd80      	pop	{r7, pc}

0802f00e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 802f00e:	b480      	push	{r7}
 802f010:	b083      	sub	sp, #12
 802f012:	af00      	add	r7, sp, #0
 802f014:	6078      	str	r0, [r7, #4]
 802f016:	460b      	mov	r3, r1
 802f018:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 802f01a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 802f01c:	4618      	mov	r0, r3
 802f01e:	370c      	adds	r7, #12
 802f020:	46bd      	mov	sp, r7
 802f022:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f026:	4770      	bx	lr

0802f028 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 802f028:	b480      	push	{r7}
 802f02a:	b083      	sub	sp, #12
 802f02c:	af00      	add	r7, sp, #0
 802f02e:	6078      	str	r0, [r7, #4]
 802f030:	460b      	mov	r3, r1
 802f032:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 802f034:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 802f036:	4618      	mov	r0, r3
 802f038:	370c      	adds	r7, #12
 802f03a:	46bd      	mov	sp, r7
 802f03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f040:	4770      	bx	lr

0802f042 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 802f042:	b580      	push	{r7, lr}
 802f044:	b086      	sub	sp, #24
 802f046:	af00      	add	r7, sp, #0
 802f048:	6078      	str	r0, [r7, #4]
 802f04a:	460b      	mov	r3, r1
 802f04c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 802f04e:	687b      	ldr	r3, [r7, #4]
 802f050:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 802f052:	687b      	ldr	r3, [r7, #4]
 802f054:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 802f056:	2300      	movs	r3, #0
 802f058:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 802f05a:	68fb      	ldr	r3, [r7, #12]
 802f05c:	885b      	ldrh	r3, [r3, #2]
 802f05e:	b29a      	uxth	r2, r3
 802f060:	68fb      	ldr	r3, [r7, #12]
 802f062:	781b      	ldrb	r3, [r3, #0]
 802f064:	b29b      	uxth	r3, r3
 802f066:	429a      	cmp	r2, r3
 802f068:	d920      	bls.n	802f0ac <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 802f06a:	68fb      	ldr	r3, [r7, #12]
 802f06c:	781b      	ldrb	r3, [r3, #0]
 802f06e:	b29b      	uxth	r3, r3
 802f070:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 802f072:	e013      	b.n	802f09c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 802f074:	f107 030a 	add.w	r3, r7, #10
 802f078:	4619      	mov	r1, r3
 802f07a:	6978      	ldr	r0, [r7, #20]
 802f07c:	f000 f81b 	bl	802f0b6 <USBD_GetNextDesc>
 802f080:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 802f082:	697b      	ldr	r3, [r7, #20]
 802f084:	785b      	ldrb	r3, [r3, #1]
 802f086:	2b05      	cmp	r3, #5
 802f088:	d108      	bne.n	802f09c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 802f08a:	697b      	ldr	r3, [r7, #20]
 802f08c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 802f08e:	693b      	ldr	r3, [r7, #16]
 802f090:	789b      	ldrb	r3, [r3, #2]
 802f092:	78fa      	ldrb	r2, [r7, #3]
 802f094:	429a      	cmp	r2, r3
 802f096:	d008      	beq.n	802f0aa <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 802f098:	2300      	movs	r3, #0
 802f09a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 802f09c:	68fb      	ldr	r3, [r7, #12]
 802f09e:	885b      	ldrh	r3, [r3, #2]
 802f0a0:	b29a      	uxth	r2, r3
 802f0a2:	897b      	ldrh	r3, [r7, #10]
 802f0a4:	429a      	cmp	r2, r3
 802f0a6:	d8e5      	bhi.n	802f074 <USBD_GetEpDesc+0x32>
 802f0a8:	e000      	b.n	802f0ac <USBD_GetEpDesc+0x6a>
          break;
 802f0aa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 802f0ac:	693b      	ldr	r3, [r7, #16]
}
 802f0ae:	4618      	mov	r0, r3
 802f0b0:	3718      	adds	r7, #24
 802f0b2:	46bd      	mov	sp, r7
 802f0b4:	bd80      	pop	{r7, pc}

0802f0b6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 802f0b6:	b480      	push	{r7}
 802f0b8:	b085      	sub	sp, #20
 802f0ba:	af00      	add	r7, sp, #0
 802f0bc:	6078      	str	r0, [r7, #4]
 802f0be:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 802f0c0:	687b      	ldr	r3, [r7, #4]
 802f0c2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 802f0c4:	683b      	ldr	r3, [r7, #0]
 802f0c6:	881a      	ldrh	r2, [r3, #0]
 802f0c8:	68fb      	ldr	r3, [r7, #12]
 802f0ca:	781b      	ldrb	r3, [r3, #0]
 802f0cc:	b29b      	uxth	r3, r3
 802f0ce:	4413      	add	r3, r2
 802f0d0:	b29a      	uxth	r2, r3
 802f0d2:	683b      	ldr	r3, [r7, #0]
 802f0d4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 802f0d6:	68fb      	ldr	r3, [r7, #12]
 802f0d8:	781b      	ldrb	r3, [r3, #0]
 802f0da:	461a      	mov	r2, r3
 802f0dc:	687b      	ldr	r3, [r7, #4]
 802f0de:	4413      	add	r3, r2
 802f0e0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 802f0e2:	68fb      	ldr	r3, [r7, #12]
}
 802f0e4:	4618      	mov	r0, r3
 802f0e6:	3714      	adds	r7, #20
 802f0e8:	46bd      	mov	sp, r7
 802f0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f0ee:	4770      	bx	lr

0802f0f0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 802f0f0:	b480      	push	{r7}
 802f0f2:	b087      	sub	sp, #28
 802f0f4:	af00      	add	r7, sp, #0
 802f0f6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 802f0f8:	687b      	ldr	r3, [r7, #4]
 802f0fa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 802f0fc:	697b      	ldr	r3, [r7, #20]
 802f0fe:	781b      	ldrb	r3, [r3, #0]
 802f100:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 802f102:	697b      	ldr	r3, [r7, #20]
 802f104:	3301      	adds	r3, #1
 802f106:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 802f108:	697b      	ldr	r3, [r7, #20]
 802f10a:	781b      	ldrb	r3, [r3, #0]
 802f10c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 802f10e:	8a3b      	ldrh	r3, [r7, #16]
 802f110:	021b      	lsls	r3, r3, #8
 802f112:	b21a      	sxth	r2, r3
 802f114:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 802f118:	4313      	orrs	r3, r2
 802f11a:	b21b      	sxth	r3, r3
 802f11c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 802f11e:	89fb      	ldrh	r3, [r7, #14]
}
 802f120:	4618      	mov	r0, r3
 802f122:	371c      	adds	r7, #28
 802f124:	46bd      	mov	sp, r7
 802f126:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f12a:	4770      	bx	lr

0802f12c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802f12c:	b580      	push	{r7, lr}
 802f12e:	b084      	sub	sp, #16
 802f130:	af00      	add	r7, sp, #0
 802f132:	6078      	str	r0, [r7, #4]
 802f134:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 802f136:	2300      	movs	r3, #0
 802f138:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802f13a:	683b      	ldr	r3, [r7, #0]
 802f13c:	781b      	ldrb	r3, [r3, #0]
 802f13e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 802f142:	2b40      	cmp	r3, #64	; 0x40
 802f144:	d005      	beq.n	802f152 <USBD_StdDevReq+0x26>
 802f146:	2b40      	cmp	r3, #64	; 0x40
 802f148:	d857      	bhi.n	802f1fa <USBD_StdDevReq+0xce>
 802f14a:	2b00      	cmp	r3, #0
 802f14c:	d00f      	beq.n	802f16e <USBD_StdDevReq+0x42>
 802f14e:	2b20      	cmp	r3, #32
 802f150:	d153      	bne.n	802f1fa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 802f152:	687b      	ldr	r3, [r7, #4]
 802f154:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802f158:	687b      	ldr	r3, [r7, #4]
 802f15a:	32ae      	adds	r2, #174	; 0xae
 802f15c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802f160:	689b      	ldr	r3, [r3, #8]
 802f162:	6839      	ldr	r1, [r7, #0]
 802f164:	6878      	ldr	r0, [r7, #4]
 802f166:	4798      	blx	r3
 802f168:	4603      	mov	r3, r0
 802f16a:	73fb      	strb	r3, [r7, #15]
      break;
 802f16c:	e04a      	b.n	802f204 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 802f16e:	683b      	ldr	r3, [r7, #0]
 802f170:	785b      	ldrb	r3, [r3, #1]
 802f172:	2b09      	cmp	r3, #9
 802f174:	d83b      	bhi.n	802f1ee <USBD_StdDevReq+0xc2>
 802f176:	a201      	add	r2, pc, #4	; (adr r2, 802f17c <USBD_StdDevReq+0x50>)
 802f178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802f17c:	0802f1d1 	.word	0x0802f1d1
 802f180:	0802f1e5 	.word	0x0802f1e5
 802f184:	0802f1ef 	.word	0x0802f1ef
 802f188:	0802f1db 	.word	0x0802f1db
 802f18c:	0802f1ef 	.word	0x0802f1ef
 802f190:	0802f1af 	.word	0x0802f1af
 802f194:	0802f1a5 	.word	0x0802f1a5
 802f198:	0802f1ef 	.word	0x0802f1ef
 802f19c:	0802f1c7 	.word	0x0802f1c7
 802f1a0:	0802f1b9 	.word	0x0802f1b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 802f1a4:	6839      	ldr	r1, [r7, #0]
 802f1a6:	6878      	ldr	r0, [r7, #4]
 802f1a8:	f000 fa3c 	bl	802f624 <USBD_GetDescriptor>
          break;
 802f1ac:	e024      	b.n	802f1f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 802f1ae:	6839      	ldr	r1, [r7, #0]
 802f1b0:	6878      	ldr	r0, [r7, #4]
 802f1b2:	f000 fba1 	bl	802f8f8 <USBD_SetAddress>
          break;
 802f1b6:	e01f      	b.n	802f1f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 802f1b8:	6839      	ldr	r1, [r7, #0]
 802f1ba:	6878      	ldr	r0, [r7, #4]
 802f1bc:	f000 fbe0 	bl	802f980 <USBD_SetConfig>
 802f1c0:	4603      	mov	r3, r0
 802f1c2:	73fb      	strb	r3, [r7, #15]
          break;
 802f1c4:	e018      	b.n	802f1f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 802f1c6:	6839      	ldr	r1, [r7, #0]
 802f1c8:	6878      	ldr	r0, [r7, #4]
 802f1ca:	f000 fc83 	bl	802fad4 <USBD_GetConfig>
          break;
 802f1ce:	e013      	b.n	802f1f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 802f1d0:	6839      	ldr	r1, [r7, #0]
 802f1d2:	6878      	ldr	r0, [r7, #4]
 802f1d4:	f000 fcb4 	bl	802fb40 <USBD_GetStatus>
          break;
 802f1d8:	e00e      	b.n	802f1f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 802f1da:	6839      	ldr	r1, [r7, #0]
 802f1dc:	6878      	ldr	r0, [r7, #4]
 802f1de:	f000 fce3 	bl	802fba8 <USBD_SetFeature>
          break;
 802f1e2:	e009      	b.n	802f1f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 802f1e4:	6839      	ldr	r1, [r7, #0]
 802f1e6:	6878      	ldr	r0, [r7, #4]
 802f1e8:	f000 fd07 	bl	802fbfa <USBD_ClrFeature>
          break;
 802f1ec:	e004      	b.n	802f1f8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 802f1ee:	6839      	ldr	r1, [r7, #0]
 802f1f0:	6878      	ldr	r0, [r7, #4]
 802f1f2:	f000 fd5e 	bl	802fcb2 <USBD_CtlError>
          break;
 802f1f6:	bf00      	nop
      }
      break;
 802f1f8:	e004      	b.n	802f204 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 802f1fa:	6839      	ldr	r1, [r7, #0]
 802f1fc:	6878      	ldr	r0, [r7, #4]
 802f1fe:	f000 fd58 	bl	802fcb2 <USBD_CtlError>
      break;
 802f202:	bf00      	nop
  }

  return ret;
 802f204:	7bfb      	ldrb	r3, [r7, #15]
}
 802f206:	4618      	mov	r0, r3
 802f208:	3710      	adds	r7, #16
 802f20a:	46bd      	mov	sp, r7
 802f20c:	bd80      	pop	{r7, pc}
 802f20e:	bf00      	nop

0802f210 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802f210:	b580      	push	{r7, lr}
 802f212:	b084      	sub	sp, #16
 802f214:	af00      	add	r7, sp, #0
 802f216:	6078      	str	r0, [r7, #4]
 802f218:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 802f21a:	2300      	movs	r3, #0
 802f21c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802f21e:	683b      	ldr	r3, [r7, #0]
 802f220:	781b      	ldrb	r3, [r3, #0]
 802f222:	f003 0360 	and.w	r3, r3, #96	; 0x60
 802f226:	2b40      	cmp	r3, #64	; 0x40
 802f228:	d005      	beq.n	802f236 <USBD_StdItfReq+0x26>
 802f22a:	2b40      	cmp	r3, #64	; 0x40
 802f22c:	d852      	bhi.n	802f2d4 <USBD_StdItfReq+0xc4>
 802f22e:	2b00      	cmp	r3, #0
 802f230:	d001      	beq.n	802f236 <USBD_StdItfReq+0x26>
 802f232:	2b20      	cmp	r3, #32
 802f234:	d14e      	bne.n	802f2d4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 802f236:	687b      	ldr	r3, [r7, #4]
 802f238:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f23c:	b2db      	uxtb	r3, r3
 802f23e:	3b01      	subs	r3, #1
 802f240:	2b02      	cmp	r3, #2
 802f242:	d840      	bhi.n	802f2c6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 802f244:	683b      	ldr	r3, [r7, #0]
 802f246:	889b      	ldrh	r3, [r3, #4]
 802f248:	b2db      	uxtb	r3, r3
 802f24a:	2b01      	cmp	r3, #1
 802f24c:	d836      	bhi.n	802f2bc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 802f24e:	683b      	ldr	r3, [r7, #0]
 802f250:	889b      	ldrh	r3, [r3, #4]
 802f252:	b2db      	uxtb	r3, r3
 802f254:	4619      	mov	r1, r3
 802f256:	6878      	ldr	r0, [r7, #4]
 802f258:	f7ff fed9 	bl	802f00e <USBD_CoreFindIF>
 802f25c:	4603      	mov	r3, r0
 802f25e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 802f260:	7bbb      	ldrb	r3, [r7, #14]
 802f262:	2bff      	cmp	r3, #255	; 0xff
 802f264:	d01d      	beq.n	802f2a2 <USBD_StdItfReq+0x92>
 802f266:	7bbb      	ldrb	r3, [r7, #14]
 802f268:	2b00      	cmp	r3, #0
 802f26a:	d11a      	bne.n	802f2a2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 802f26c:	7bba      	ldrb	r2, [r7, #14]
 802f26e:	687b      	ldr	r3, [r7, #4]
 802f270:	32ae      	adds	r2, #174	; 0xae
 802f272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802f276:	689b      	ldr	r3, [r3, #8]
 802f278:	2b00      	cmp	r3, #0
 802f27a:	d00f      	beq.n	802f29c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 802f27c:	7bba      	ldrb	r2, [r7, #14]
 802f27e:	687b      	ldr	r3, [r7, #4]
 802f280:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 802f284:	7bba      	ldrb	r2, [r7, #14]
 802f286:	687b      	ldr	r3, [r7, #4]
 802f288:	32ae      	adds	r2, #174	; 0xae
 802f28a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802f28e:	689b      	ldr	r3, [r3, #8]
 802f290:	6839      	ldr	r1, [r7, #0]
 802f292:	6878      	ldr	r0, [r7, #4]
 802f294:	4798      	blx	r3
 802f296:	4603      	mov	r3, r0
 802f298:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 802f29a:	e004      	b.n	802f2a6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 802f29c:	2303      	movs	r3, #3
 802f29e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 802f2a0:	e001      	b.n	802f2a6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 802f2a2:	2303      	movs	r3, #3
 802f2a4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 802f2a6:	683b      	ldr	r3, [r7, #0]
 802f2a8:	88db      	ldrh	r3, [r3, #6]
 802f2aa:	2b00      	cmp	r3, #0
 802f2ac:	d110      	bne.n	802f2d0 <USBD_StdItfReq+0xc0>
 802f2ae:	7bfb      	ldrb	r3, [r7, #15]
 802f2b0:	2b00      	cmp	r3, #0
 802f2b2:	d10d      	bne.n	802f2d0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 802f2b4:	6878      	ldr	r0, [r7, #4]
 802f2b6:	f000 fdc7 	bl	802fe48 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 802f2ba:	e009      	b.n	802f2d0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 802f2bc:	6839      	ldr	r1, [r7, #0]
 802f2be:	6878      	ldr	r0, [r7, #4]
 802f2c0:	f000 fcf7 	bl	802fcb2 <USBD_CtlError>
          break;
 802f2c4:	e004      	b.n	802f2d0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 802f2c6:	6839      	ldr	r1, [r7, #0]
 802f2c8:	6878      	ldr	r0, [r7, #4]
 802f2ca:	f000 fcf2 	bl	802fcb2 <USBD_CtlError>
          break;
 802f2ce:	e000      	b.n	802f2d2 <USBD_StdItfReq+0xc2>
          break;
 802f2d0:	bf00      	nop
      }
      break;
 802f2d2:	e004      	b.n	802f2de <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 802f2d4:	6839      	ldr	r1, [r7, #0]
 802f2d6:	6878      	ldr	r0, [r7, #4]
 802f2d8:	f000 fceb 	bl	802fcb2 <USBD_CtlError>
      break;
 802f2dc:	bf00      	nop
  }

  return ret;
 802f2de:	7bfb      	ldrb	r3, [r7, #15]
}
 802f2e0:	4618      	mov	r0, r3
 802f2e2:	3710      	adds	r7, #16
 802f2e4:	46bd      	mov	sp, r7
 802f2e6:	bd80      	pop	{r7, pc}

0802f2e8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802f2e8:	b580      	push	{r7, lr}
 802f2ea:	b084      	sub	sp, #16
 802f2ec:	af00      	add	r7, sp, #0
 802f2ee:	6078      	str	r0, [r7, #4]
 802f2f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 802f2f2:	2300      	movs	r3, #0
 802f2f4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 802f2f6:	683b      	ldr	r3, [r7, #0]
 802f2f8:	889b      	ldrh	r3, [r3, #4]
 802f2fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802f2fc:	683b      	ldr	r3, [r7, #0]
 802f2fe:	781b      	ldrb	r3, [r3, #0]
 802f300:	f003 0360 	and.w	r3, r3, #96	; 0x60
 802f304:	2b40      	cmp	r3, #64	; 0x40
 802f306:	d007      	beq.n	802f318 <USBD_StdEPReq+0x30>
 802f308:	2b40      	cmp	r3, #64	; 0x40
 802f30a:	f200 817f 	bhi.w	802f60c <USBD_StdEPReq+0x324>
 802f30e:	2b00      	cmp	r3, #0
 802f310:	d02a      	beq.n	802f368 <USBD_StdEPReq+0x80>
 802f312:	2b20      	cmp	r3, #32
 802f314:	f040 817a 	bne.w	802f60c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 802f318:	7bbb      	ldrb	r3, [r7, #14]
 802f31a:	4619      	mov	r1, r3
 802f31c:	6878      	ldr	r0, [r7, #4]
 802f31e:	f7ff fe83 	bl	802f028 <USBD_CoreFindEP>
 802f322:	4603      	mov	r3, r0
 802f324:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 802f326:	7b7b      	ldrb	r3, [r7, #13]
 802f328:	2bff      	cmp	r3, #255	; 0xff
 802f32a:	f000 8174 	beq.w	802f616 <USBD_StdEPReq+0x32e>
 802f32e:	7b7b      	ldrb	r3, [r7, #13]
 802f330:	2b00      	cmp	r3, #0
 802f332:	f040 8170 	bne.w	802f616 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 802f336:	7b7a      	ldrb	r2, [r7, #13]
 802f338:	687b      	ldr	r3, [r7, #4]
 802f33a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 802f33e:	7b7a      	ldrb	r2, [r7, #13]
 802f340:	687b      	ldr	r3, [r7, #4]
 802f342:	32ae      	adds	r2, #174	; 0xae
 802f344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802f348:	689b      	ldr	r3, [r3, #8]
 802f34a:	2b00      	cmp	r3, #0
 802f34c:	f000 8163 	beq.w	802f616 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 802f350:	7b7a      	ldrb	r2, [r7, #13]
 802f352:	687b      	ldr	r3, [r7, #4]
 802f354:	32ae      	adds	r2, #174	; 0xae
 802f356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802f35a:	689b      	ldr	r3, [r3, #8]
 802f35c:	6839      	ldr	r1, [r7, #0]
 802f35e:	6878      	ldr	r0, [r7, #4]
 802f360:	4798      	blx	r3
 802f362:	4603      	mov	r3, r0
 802f364:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 802f366:	e156      	b.n	802f616 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 802f368:	683b      	ldr	r3, [r7, #0]
 802f36a:	785b      	ldrb	r3, [r3, #1]
 802f36c:	2b03      	cmp	r3, #3
 802f36e:	d008      	beq.n	802f382 <USBD_StdEPReq+0x9a>
 802f370:	2b03      	cmp	r3, #3
 802f372:	f300 8145 	bgt.w	802f600 <USBD_StdEPReq+0x318>
 802f376:	2b00      	cmp	r3, #0
 802f378:	f000 809b 	beq.w	802f4b2 <USBD_StdEPReq+0x1ca>
 802f37c:	2b01      	cmp	r3, #1
 802f37e:	d03c      	beq.n	802f3fa <USBD_StdEPReq+0x112>
 802f380:	e13e      	b.n	802f600 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 802f382:	687b      	ldr	r3, [r7, #4]
 802f384:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f388:	b2db      	uxtb	r3, r3
 802f38a:	2b02      	cmp	r3, #2
 802f38c:	d002      	beq.n	802f394 <USBD_StdEPReq+0xac>
 802f38e:	2b03      	cmp	r3, #3
 802f390:	d016      	beq.n	802f3c0 <USBD_StdEPReq+0xd8>
 802f392:	e02c      	b.n	802f3ee <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 802f394:	7bbb      	ldrb	r3, [r7, #14]
 802f396:	2b00      	cmp	r3, #0
 802f398:	d00d      	beq.n	802f3b6 <USBD_StdEPReq+0xce>
 802f39a:	7bbb      	ldrb	r3, [r7, #14]
 802f39c:	2b80      	cmp	r3, #128	; 0x80
 802f39e:	d00a      	beq.n	802f3b6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 802f3a0:	7bbb      	ldrb	r3, [r7, #14]
 802f3a2:	4619      	mov	r1, r3
 802f3a4:	6878      	ldr	r0, [r7, #4]
 802f3a6:	f001 fbd3 	bl	8030b50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 802f3aa:	2180      	movs	r1, #128	; 0x80
 802f3ac:	6878      	ldr	r0, [r7, #4]
 802f3ae:	f001 fbcf 	bl	8030b50 <USBD_LL_StallEP>
 802f3b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 802f3b4:	e020      	b.n	802f3f8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 802f3b6:	6839      	ldr	r1, [r7, #0]
 802f3b8:	6878      	ldr	r0, [r7, #4]
 802f3ba:	f000 fc7a 	bl	802fcb2 <USBD_CtlError>
              break;
 802f3be:	e01b      	b.n	802f3f8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 802f3c0:	683b      	ldr	r3, [r7, #0]
 802f3c2:	885b      	ldrh	r3, [r3, #2]
 802f3c4:	2b00      	cmp	r3, #0
 802f3c6:	d10e      	bne.n	802f3e6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 802f3c8:	7bbb      	ldrb	r3, [r7, #14]
 802f3ca:	2b00      	cmp	r3, #0
 802f3cc:	d00b      	beq.n	802f3e6 <USBD_StdEPReq+0xfe>
 802f3ce:	7bbb      	ldrb	r3, [r7, #14]
 802f3d0:	2b80      	cmp	r3, #128	; 0x80
 802f3d2:	d008      	beq.n	802f3e6 <USBD_StdEPReq+0xfe>
 802f3d4:	683b      	ldr	r3, [r7, #0]
 802f3d6:	88db      	ldrh	r3, [r3, #6]
 802f3d8:	2b00      	cmp	r3, #0
 802f3da:	d104      	bne.n	802f3e6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 802f3dc:	7bbb      	ldrb	r3, [r7, #14]
 802f3de:	4619      	mov	r1, r3
 802f3e0:	6878      	ldr	r0, [r7, #4]
 802f3e2:	f001 fbb5 	bl	8030b50 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 802f3e6:	6878      	ldr	r0, [r7, #4]
 802f3e8:	f000 fd2e 	bl	802fe48 <USBD_CtlSendStatus>

              break;
 802f3ec:	e004      	b.n	802f3f8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 802f3ee:	6839      	ldr	r1, [r7, #0]
 802f3f0:	6878      	ldr	r0, [r7, #4]
 802f3f2:	f000 fc5e 	bl	802fcb2 <USBD_CtlError>
              break;
 802f3f6:	bf00      	nop
          }
          break;
 802f3f8:	e107      	b.n	802f60a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 802f3fa:	687b      	ldr	r3, [r7, #4]
 802f3fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f400:	b2db      	uxtb	r3, r3
 802f402:	2b02      	cmp	r3, #2
 802f404:	d002      	beq.n	802f40c <USBD_StdEPReq+0x124>
 802f406:	2b03      	cmp	r3, #3
 802f408:	d016      	beq.n	802f438 <USBD_StdEPReq+0x150>
 802f40a:	e04b      	b.n	802f4a4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 802f40c:	7bbb      	ldrb	r3, [r7, #14]
 802f40e:	2b00      	cmp	r3, #0
 802f410:	d00d      	beq.n	802f42e <USBD_StdEPReq+0x146>
 802f412:	7bbb      	ldrb	r3, [r7, #14]
 802f414:	2b80      	cmp	r3, #128	; 0x80
 802f416:	d00a      	beq.n	802f42e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 802f418:	7bbb      	ldrb	r3, [r7, #14]
 802f41a:	4619      	mov	r1, r3
 802f41c:	6878      	ldr	r0, [r7, #4]
 802f41e:	f001 fb97 	bl	8030b50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 802f422:	2180      	movs	r1, #128	; 0x80
 802f424:	6878      	ldr	r0, [r7, #4]
 802f426:	f001 fb93 	bl	8030b50 <USBD_LL_StallEP>
 802f42a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 802f42c:	e040      	b.n	802f4b0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 802f42e:	6839      	ldr	r1, [r7, #0]
 802f430:	6878      	ldr	r0, [r7, #4]
 802f432:	f000 fc3e 	bl	802fcb2 <USBD_CtlError>
              break;
 802f436:	e03b      	b.n	802f4b0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 802f438:	683b      	ldr	r3, [r7, #0]
 802f43a:	885b      	ldrh	r3, [r3, #2]
 802f43c:	2b00      	cmp	r3, #0
 802f43e:	d136      	bne.n	802f4ae <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 802f440:	7bbb      	ldrb	r3, [r7, #14]
 802f442:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802f446:	2b00      	cmp	r3, #0
 802f448:	d004      	beq.n	802f454 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 802f44a:	7bbb      	ldrb	r3, [r7, #14]
 802f44c:	4619      	mov	r1, r3
 802f44e:	6878      	ldr	r0, [r7, #4]
 802f450:	f001 fb9d 	bl	8030b8e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 802f454:	6878      	ldr	r0, [r7, #4]
 802f456:	f000 fcf7 	bl	802fe48 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 802f45a:	7bbb      	ldrb	r3, [r7, #14]
 802f45c:	4619      	mov	r1, r3
 802f45e:	6878      	ldr	r0, [r7, #4]
 802f460:	f7ff fde2 	bl	802f028 <USBD_CoreFindEP>
 802f464:	4603      	mov	r3, r0
 802f466:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 802f468:	7b7b      	ldrb	r3, [r7, #13]
 802f46a:	2bff      	cmp	r3, #255	; 0xff
 802f46c:	d01f      	beq.n	802f4ae <USBD_StdEPReq+0x1c6>
 802f46e:	7b7b      	ldrb	r3, [r7, #13]
 802f470:	2b00      	cmp	r3, #0
 802f472:	d11c      	bne.n	802f4ae <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 802f474:	7b7a      	ldrb	r2, [r7, #13]
 802f476:	687b      	ldr	r3, [r7, #4]
 802f478:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 802f47c:	7b7a      	ldrb	r2, [r7, #13]
 802f47e:	687b      	ldr	r3, [r7, #4]
 802f480:	32ae      	adds	r2, #174	; 0xae
 802f482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802f486:	689b      	ldr	r3, [r3, #8]
 802f488:	2b00      	cmp	r3, #0
 802f48a:	d010      	beq.n	802f4ae <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 802f48c:	7b7a      	ldrb	r2, [r7, #13]
 802f48e:	687b      	ldr	r3, [r7, #4]
 802f490:	32ae      	adds	r2, #174	; 0xae
 802f492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802f496:	689b      	ldr	r3, [r3, #8]
 802f498:	6839      	ldr	r1, [r7, #0]
 802f49a:	6878      	ldr	r0, [r7, #4]
 802f49c:	4798      	blx	r3
 802f49e:	4603      	mov	r3, r0
 802f4a0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 802f4a2:	e004      	b.n	802f4ae <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 802f4a4:	6839      	ldr	r1, [r7, #0]
 802f4a6:	6878      	ldr	r0, [r7, #4]
 802f4a8:	f000 fc03 	bl	802fcb2 <USBD_CtlError>
              break;
 802f4ac:	e000      	b.n	802f4b0 <USBD_StdEPReq+0x1c8>
              break;
 802f4ae:	bf00      	nop
          }
          break;
 802f4b0:	e0ab      	b.n	802f60a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 802f4b2:	687b      	ldr	r3, [r7, #4]
 802f4b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f4b8:	b2db      	uxtb	r3, r3
 802f4ba:	2b02      	cmp	r3, #2
 802f4bc:	d002      	beq.n	802f4c4 <USBD_StdEPReq+0x1dc>
 802f4be:	2b03      	cmp	r3, #3
 802f4c0:	d032      	beq.n	802f528 <USBD_StdEPReq+0x240>
 802f4c2:	e097      	b.n	802f5f4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 802f4c4:	7bbb      	ldrb	r3, [r7, #14]
 802f4c6:	2b00      	cmp	r3, #0
 802f4c8:	d007      	beq.n	802f4da <USBD_StdEPReq+0x1f2>
 802f4ca:	7bbb      	ldrb	r3, [r7, #14]
 802f4cc:	2b80      	cmp	r3, #128	; 0x80
 802f4ce:	d004      	beq.n	802f4da <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 802f4d0:	6839      	ldr	r1, [r7, #0]
 802f4d2:	6878      	ldr	r0, [r7, #4]
 802f4d4:	f000 fbed 	bl	802fcb2 <USBD_CtlError>
                break;
 802f4d8:	e091      	b.n	802f5fe <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 802f4da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 802f4de:	2b00      	cmp	r3, #0
 802f4e0:	da0b      	bge.n	802f4fa <USBD_StdEPReq+0x212>
 802f4e2:	7bbb      	ldrb	r3, [r7, #14]
 802f4e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 802f4e8:	4613      	mov	r3, r2
 802f4ea:	009b      	lsls	r3, r3, #2
 802f4ec:	4413      	add	r3, r2
 802f4ee:	009b      	lsls	r3, r3, #2
 802f4f0:	3310      	adds	r3, #16
 802f4f2:	687a      	ldr	r2, [r7, #4]
 802f4f4:	4413      	add	r3, r2
 802f4f6:	3304      	adds	r3, #4
 802f4f8:	e00b      	b.n	802f512 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 802f4fa:	7bbb      	ldrb	r3, [r7, #14]
 802f4fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 802f500:	4613      	mov	r3, r2
 802f502:	009b      	lsls	r3, r3, #2
 802f504:	4413      	add	r3, r2
 802f506:	009b      	lsls	r3, r3, #2
 802f508:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 802f50c:	687a      	ldr	r2, [r7, #4]
 802f50e:	4413      	add	r3, r2
 802f510:	3304      	adds	r3, #4
 802f512:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 802f514:	68bb      	ldr	r3, [r7, #8]
 802f516:	2200      	movs	r2, #0
 802f518:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 802f51a:	68bb      	ldr	r3, [r7, #8]
 802f51c:	2202      	movs	r2, #2
 802f51e:	4619      	mov	r1, r3
 802f520:	6878      	ldr	r0, [r7, #4]
 802f522:	f000 fc37 	bl	802fd94 <USBD_CtlSendData>
              break;
 802f526:	e06a      	b.n	802f5fe <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 802f528:	f997 300e 	ldrsb.w	r3, [r7, #14]
 802f52c:	2b00      	cmp	r3, #0
 802f52e:	da11      	bge.n	802f554 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 802f530:	7bbb      	ldrb	r3, [r7, #14]
 802f532:	f003 020f 	and.w	r2, r3, #15
 802f536:	6879      	ldr	r1, [r7, #4]
 802f538:	4613      	mov	r3, r2
 802f53a:	009b      	lsls	r3, r3, #2
 802f53c:	4413      	add	r3, r2
 802f53e:	009b      	lsls	r3, r3, #2
 802f540:	440b      	add	r3, r1
 802f542:	3324      	adds	r3, #36	; 0x24
 802f544:	881b      	ldrh	r3, [r3, #0]
 802f546:	2b00      	cmp	r3, #0
 802f548:	d117      	bne.n	802f57a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 802f54a:	6839      	ldr	r1, [r7, #0]
 802f54c:	6878      	ldr	r0, [r7, #4]
 802f54e:	f000 fbb0 	bl	802fcb2 <USBD_CtlError>
                  break;
 802f552:	e054      	b.n	802f5fe <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 802f554:	7bbb      	ldrb	r3, [r7, #14]
 802f556:	f003 020f 	and.w	r2, r3, #15
 802f55a:	6879      	ldr	r1, [r7, #4]
 802f55c:	4613      	mov	r3, r2
 802f55e:	009b      	lsls	r3, r3, #2
 802f560:	4413      	add	r3, r2
 802f562:	009b      	lsls	r3, r3, #2
 802f564:	440b      	add	r3, r1
 802f566:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 802f56a:	881b      	ldrh	r3, [r3, #0]
 802f56c:	2b00      	cmp	r3, #0
 802f56e:	d104      	bne.n	802f57a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 802f570:	6839      	ldr	r1, [r7, #0]
 802f572:	6878      	ldr	r0, [r7, #4]
 802f574:	f000 fb9d 	bl	802fcb2 <USBD_CtlError>
                  break;
 802f578:	e041      	b.n	802f5fe <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 802f57a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 802f57e:	2b00      	cmp	r3, #0
 802f580:	da0b      	bge.n	802f59a <USBD_StdEPReq+0x2b2>
 802f582:	7bbb      	ldrb	r3, [r7, #14]
 802f584:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 802f588:	4613      	mov	r3, r2
 802f58a:	009b      	lsls	r3, r3, #2
 802f58c:	4413      	add	r3, r2
 802f58e:	009b      	lsls	r3, r3, #2
 802f590:	3310      	adds	r3, #16
 802f592:	687a      	ldr	r2, [r7, #4]
 802f594:	4413      	add	r3, r2
 802f596:	3304      	adds	r3, #4
 802f598:	e00b      	b.n	802f5b2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 802f59a:	7bbb      	ldrb	r3, [r7, #14]
 802f59c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 802f5a0:	4613      	mov	r3, r2
 802f5a2:	009b      	lsls	r3, r3, #2
 802f5a4:	4413      	add	r3, r2
 802f5a6:	009b      	lsls	r3, r3, #2
 802f5a8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 802f5ac:	687a      	ldr	r2, [r7, #4]
 802f5ae:	4413      	add	r3, r2
 802f5b0:	3304      	adds	r3, #4
 802f5b2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 802f5b4:	7bbb      	ldrb	r3, [r7, #14]
 802f5b6:	2b00      	cmp	r3, #0
 802f5b8:	d002      	beq.n	802f5c0 <USBD_StdEPReq+0x2d8>
 802f5ba:	7bbb      	ldrb	r3, [r7, #14]
 802f5bc:	2b80      	cmp	r3, #128	; 0x80
 802f5be:	d103      	bne.n	802f5c8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 802f5c0:	68bb      	ldr	r3, [r7, #8]
 802f5c2:	2200      	movs	r2, #0
 802f5c4:	601a      	str	r2, [r3, #0]
 802f5c6:	e00e      	b.n	802f5e6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 802f5c8:	7bbb      	ldrb	r3, [r7, #14]
 802f5ca:	4619      	mov	r1, r3
 802f5cc:	6878      	ldr	r0, [r7, #4]
 802f5ce:	f001 fafd 	bl	8030bcc <USBD_LL_IsStallEP>
 802f5d2:	4603      	mov	r3, r0
 802f5d4:	2b00      	cmp	r3, #0
 802f5d6:	d003      	beq.n	802f5e0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 802f5d8:	68bb      	ldr	r3, [r7, #8]
 802f5da:	2201      	movs	r2, #1
 802f5dc:	601a      	str	r2, [r3, #0]
 802f5de:	e002      	b.n	802f5e6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 802f5e0:	68bb      	ldr	r3, [r7, #8]
 802f5e2:	2200      	movs	r2, #0
 802f5e4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 802f5e6:	68bb      	ldr	r3, [r7, #8]
 802f5e8:	2202      	movs	r2, #2
 802f5ea:	4619      	mov	r1, r3
 802f5ec:	6878      	ldr	r0, [r7, #4]
 802f5ee:	f000 fbd1 	bl	802fd94 <USBD_CtlSendData>
              break;
 802f5f2:	e004      	b.n	802f5fe <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 802f5f4:	6839      	ldr	r1, [r7, #0]
 802f5f6:	6878      	ldr	r0, [r7, #4]
 802f5f8:	f000 fb5b 	bl	802fcb2 <USBD_CtlError>
              break;
 802f5fc:	bf00      	nop
          }
          break;
 802f5fe:	e004      	b.n	802f60a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 802f600:	6839      	ldr	r1, [r7, #0]
 802f602:	6878      	ldr	r0, [r7, #4]
 802f604:	f000 fb55 	bl	802fcb2 <USBD_CtlError>
          break;
 802f608:	bf00      	nop
      }
      break;
 802f60a:	e005      	b.n	802f618 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 802f60c:	6839      	ldr	r1, [r7, #0]
 802f60e:	6878      	ldr	r0, [r7, #4]
 802f610:	f000 fb4f 	bl	802fcb2 <USBD_CtlError>
      break;
 802f614:	e000      	b.n	802f618 <USBD_StdEPReq+0x330>
      break;
 802f616:	bf00      	nop
  }

  return ret;
 802f618:	7bfb      	ldrb	r3, [r7, #15]
}
 802f61a:	4618      	mov	r0, r3
 802f61c:	3710      	adds	r7, #16
 802f61e:	46bd      	mov	sp, r7
 802f620:	bd80      	pop	{r7, pc}
	...

0802f624 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802f624:	b580      	push	{r7, lr}
 802f626:	b084      	sub	sp, #16
 802f628:	af00      	add	r7, sp, #0
 802f62a:	6078      	str	r0, [r7, #4]
 802f62c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 802f62e:	2300      	movs	r3, #0
 802f630:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 802f632:	2300      	movs	r3, #0
 802f634:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 802f636:	2300      	movs	r3, #0
 802f638:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 802f63a:	683b      	ldr	r3, [r7, #0]
 802f63c:	885b      	ldrh	r3, [r3, #2]
 802f63e:	0a1b      	lsrs	r3, r3, #8
 802f640:	b29b      	uxth	r3, r3
 802f642:	3b01      	subs	r3, #1
 802f644:	2b06      	cmp	r3, #6
 802f646:	f200 8128 	bhi.w	802f89a <USBD_GetDescriptor+0x276>
 802f64a:	a201      	add	r2, pc, #4	; (adr r2, 802f650 <USBD_GetDescriptor+0x2c>)
 802f64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802f650:	0802f66d 	.word	0x0802f66d
 802f654:	0802f685 	.word	0x0802f685
 802f658:	0802f6c5 	.word	0x0802f6c5
 802f65c:	0802f89b 	.word	0x0802f89b
 802f660:	0802f89b 	.word	0x0802f89b
 802f664:	0802f83b 	.word	0x0802f83b
 802f668:	0802f867 	.word	0x0802f867
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 802f66c:	687b      	ldr	r3, [r7, #4]
 802f66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f672:	681b      	ldr	r3, [r3, #0]
 802f674:	687a      	ldr	r2, [r7, #4]
 802f676:	7c12      	ldrb	r2, [r2, #16]
 802f678:	f107 0108 	add.w	r1, r7, #8
 802f67c:	4610      	mov	r0, r2
 802f67e:	4798      	blx	r3
 802f680:	60f8      	str	r0, [r7, #12]
      break;
 802f682:	e112      	b.n	802f8aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 802f684:	687b      	ldr	r3, [r7, #4]
 802f686:	7c1b      	ldrb	r3, [r3, #16]
 802f688:	2b00      	cmp	r3, #0
 802f68a:	d10d      	bne.n	802f6a8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 802f68c:	687b      	ldr	r3, [r7, #4]
 802f68e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802f694:	f107 0208 	add.w	r2, r7, #8
 802f698:	4610      	mov	r0, r2
 802f69a:	4798      	blx	r3
 802f69c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 802f69e:	68fb      	ldr	r3, [r7, #12]
 802f6a0:	3301      	adds	r3, #1
 802f6a2:	2202      	movs	r2, #2
 802f6a4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 802f6a6:	e100      	b.n	802f8aa <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 802f6a8:	687b      	ldr	r3, [r7, #4]
 802f6aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f6ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802f6b0:	f107 0208 	add.w	r2, r7, #8
 802f6b4:	4610      	mov	r0, r2
 802f6b6:	4798      	blx	r3
 802f6b8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 802f6ba:	68fb      	ldr	r3, [r7, #12]
 802f6bc:	3301      	adds	r3, #1
 802f6be:	2202      	movs	r2, #2
 802f6c0:	701a      	strb	r2, [r3, #0]
      break;
 802f6c2:	e0f2      	b.n	802f8aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 802f6c4:	683b      	ldr	r3, [r7, #0]
 802f6c6:	885b      	ldrh	r3, [r3, #2]
 802f6c8:	b2db      	uxtb	r3, r3
 802f6ca:	2b05      	cmp	r3, #5
 802f6cc:	f200 80ac 	bhi.w	802f828 <USBD_GetDescriptor+0x204>
 802f6d0:	a201      	add	r2, pc, #4	; (adr r2, 802f6d8 <USBD_GetDescriptor+0xb4>)
 802f6d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802f6d6:	bf00      	nop
 802f6d8:	0802f6f1 	.word	0x0802f6f1
 802f6dc:	0802f725 	.word	0x0802f725
 802f6e0:	0802f759 	.word	0x0802f759
 802f6e4:	0802f78d 	.word	0x0802f78d
 802f6e8:	0802f7c1 	.word	0x0802f7c1
 802f6ec:	0802f7f5 	.word	0x0802f7f5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 802f6f0:	687b      	ldr	r3, [r7, #4]
 802f6f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f6f6:	685b      	ldr	r3, [r3, #4]
 802f6f8:	2b00      	cmp	r3, #0
 802f6fa:	d00b      	beq.n	802f714 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 802f6fc:	687b      	ldr	r3, [r7, #4]
 802f6fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f702:	685b      	ldr	r3, [r3, #4]
 802f704:	687a      	ldr	r2, [r7, #4]
 802f706:	7c12      	ldrb	r2, [r2, #16]
 802f708:	f107 0108 	add.w	r1, r7, #8
 802f70c:	4610      	mov	r0, r2
 802f70e:	4798      	blx	r3
 802f710:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 802f712:	e091      	b.n	802f838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 802f714:	6839      	ldr	r1, [r7, #0]
 802f716:	6878      	ldr	r0, [r7, #4]
 802f718:	f000 facb 	bl	802fcb2 <USBD_CtlError>
            err++;
 802f71c:	7afb      	ldrb	r3, [r7, #11]
 802f71e:	3301      	adds	r3, #1
 802f720:	72fb      	strb	r3, [r7, #11]
          break;
 802f722:	e089      	b.n	802f838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 802f724:	687b      	ldr	r3, [r7, #4]
 802f726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f72a:	689b      	ldr	r3, [r3, #8]
 802f72c:	2b00      	cmp	r3, #0
 802f72e:	d00b      	beq.n	802f748 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 802f730:	687b      	ldr	r3, [r7, #4]
 802f732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f736:	689b      	ldr	r3, [r3, #8]
 802f738:	687a      	ldr	r2, [r7, #4]
 802f73a:	7c12      	ldrb	r2, [r2, #16]
 802f73c:	f107 0108 	add.w	r1, r7, #8
 802f740:	4610      	mov	r0, r2
 802f742:	4798      	blx	r3
 802f744:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 802f746:	e077      	b.n	802f838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 802f748:	6839      	ldr	r1, [r7, #0]
 802f74a:	6878      	ldr	r0, [r7, #4]
 802f74c:	f000 fab1 	bl	802fcb2 <USBD_CtlError>
            err++;
 802f750:	7afb      	ldrb	r3, [r7, #11]
 802f752:	3301      	adds	r3, #1
 802f754:	72fb      	strb	r3, [r7, #11]
          break;
 802f756:	e06f      	b.n	802f838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 802f758:	687b      	ldr	r3, [r7, #4]
 802f75a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f75e:	68db      	ldr	r3, [r3, #12]
 802f760:	2b00      	cmp	r3, #0
 802f762:	d00b      	beq.n	802f77c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 802f764:	687b      	ldr	r3, [r7, #4]
 802f766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f76a:	68db      	ldr	r3, [r3, #12]
 802f76c:	687a      	ldr	r2, [r7, #4]
 802f76e:	7c12      	ldrb	r2, [r2, #16]
 802f770:	f107 0108 	add.w	r1, r7, #8
 802f774:	4610      	mov	r0, r2
 802f776:	4798      	blx	r3
 802f778:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 802f77a:	e05d      	b.n	802f838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 802f77c:	6839      	ldr	r1, [r7, #0]
 802f77e:	6878      	ldr	r0, [r7, #4]
 802f780:	f000 fa97 	bl	802fcb2 <USBD_CtlError>
            err++;
 802f784:	7afb      	ldrb	r3, [r7, #11]
 802f786:	3301      	adds	r3, #1
 802f788:	72fb      	strb	r3, [r7, #11]
          break;
 802f78a:	e055      	b.n	802f838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 802f78c:	687b      	ldr	r3, [r7, #4]
 802f78e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f792:	691b      	ldr	r3, [r3, #16]
 802f794:	2b00      	cmp	r3, #0
 802f796:	d00b      	beq.n	802f7b0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 802f798:	687b      	ldr	r3, [r7, #4]
 802f79a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f79e:	691b      	ldr	r3, [r3, #16]
 802f7a0:	687a      	ldr	r2, [r7, #4]
 802f7a2:	7c12      	ldrb	r2, [r2, #16]
 802f7a4:	f107 0108 	add.w	r1, r7, #8
 802f7a8:	4610      	mov	r0, r2
 802f7aa:	4798      	blx	r3
 802f7ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 802f7ae:	e043      	b.n	802f838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 802f7b0:	6839      	ldr	r1, [r7, #0]
 802f7b2:	6878      	ldr	r0, [r7, #4]
 802f7b4:	f000 fa7d 	bl	802fcb2 <USBD_CtlError>
            err++;
 802f7b8:	7afb      	ldrb	r3, [r7, #11]
 802f7ba:	3301      	adds	r3, #1
 802f7bc:	72fb      	strb	r3, [r7, #11]
          break;
 802f7be:	e03b      	b.n	802f838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 802f7c0:	687b      	ldr	r3, [r7, #4]
 802f7c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f7c6:	695b      	ldr	r3, [r3, #20]
 802f7c8:	2b00      	cmp	r3, #0
 802f7ca:	d00b      	beq.n	802f7e4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 802f7cc:	687b      	ldr	r3, [r7, #4]
 802f7ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f7d2:	695b      	ldr	r3, [r3, #20]
 802f7d4:	687a      	ldr	r2, [r7, #4]
 802f7d6:	7c12      	ldrb	r2, [r2, #16]
 802f7d8:	f107 0108 	add.w	r1, r7, #8
 802f7dc:	4610      	mov	r0, r2
 802f7de:	4798      	blx	r3
 802f7e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 802f7e2:	e029      	b.n	802f838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 802f7e4:	6839      	ldr	r1, [r7, #0]
 802f7e6:	6878      	ldr	r0, [r7, #4]
 802f7e8:	f000 fa63 	bl	802fcb2 <USBD_CtlError>
            err++;
 802f7ec:	7afb      	ldrb	r3, [r7, #11]
 802f7ee:	3301      	adds	r3, #1
 802f7f0:	72fb      	strb	r3, [r7, #11]
          break;
 802f7f2:	e021      	b.n	802f838 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 802f7f4:	687b      	ldr	r3, [r7, #4]
 802f7f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f7fa:	699b      	ldr	r3, [r3, #24]
 802f7fc:	2b00      	cmp	r3, #0
 802f7fe:	d00b      	beq.n	802f818 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 802f800:	687b      	ldr	r3, [r7, #4]
 802f802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 802f806:	699b      	ldr	r3, [r3, #24]
 802f808:	687a      	ldr	r2, [r7, #4]
 802f80a:	7c12      	ldrb	r2, [r2, #16]
 802f80c:	f107 0108 	add.w	r1, r7, #8
 802f810:	4610      	mov	r0, r2
 802f812:	4798      	blx	r3
 802f814:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 802f816:	e00f      	b.n	802f838 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 802f818:	6839      	ldr	r1, [r7, #0]
 802f81a:	6878      	ldr	r0, [r7, #4]
 802f81c:	f000 fa49 	bl	802fcb2 <USBD_CtlError>
            err++;
 802f820:	7afb      	ldrb	r3, [r7, #11]
 802f822:	3301      	adds	r3, #1
 802f824:	72fb      	strb	r3, [r7, #11]
          break;
 802f826:	e007      	b.n	802f838 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 802f828:	6839      	ldr	r1, [r7, #0]
 802f82a:	6878      	ldr	r0, [r7, #4]
 802f82c:	f000 fa41 	bl	802fcb2 <USBD_CtlError>
          err++;
 802f830:	7afb      	ldrb	r3, [r7, #11]
 802f832:	3301      	adds	r3, #1
 802f834:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 802f836:	bf00      	nop
      }
      break;
 802f838:	e037      	b.n	802f8aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 802f83a:	687b      	ldr	r3, [r7, #4]
 802f83c:	7c1b      	ldrb	r3, [r3, #16]
 802f83e:	2b00      	cmp	r3, #0
 802f840:	d109      	bne.n	802f856 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 802f842:	687b      	ldr	r3, [r7, #4]
 802f844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802f84a:	f107 0208 	add.w	r2, r7, #8
 802f84e:	4610      	mov	r0, r2
 802f850:	4798      	blx	r3
 802f852:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 802f854:	e029      	b.n	802f8aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 802f856:	6839      	ldr	r1, [r7, #0]
 802f858:	6878      	ldr	r0, [r7, #4]
 802f85a:	f000 fa2a 	bl	802fcb2 <USBD_CtlError>
        err++;
 802f85e:	7afb      	ldrb	r3, [r7, #11]
 802f860:	3301      	adds	r3, #1
 802f862:	72fb      	strb	r3, [r7, #11]
      break;
 802f864:	e021      	b.n	802f8aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 802f866:	687b      	ldr	r3, [r7, #4]
 802f868:	7c1b      	ldrb	r3, [r3, #16]
 802f86a:	2b00      	cmp	r3, #0
 802f86c:	d10d      	bne.n	802f88a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 802f86e:	687b      	ldr	r3, [r7, #4]
 802f870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802f874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802f876:	f107 0208 	add.w	r2, r7, #8
 802f87a:	4610      	mov	r0, r2
 802f87c:	4798      	blx	r3
 802f87e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 802f880:	68fb      	ldr	r3, [r7, #12]
 802f882:	3301      	adds	r3, #1
 802f884:	2207      	movs	r2, #7
 802f886:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 802f888:	e00f      	b.n	802f8aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 802f88a:	6839      	ldr	r1, [r7, #0]
 802f88c:	6878      	ldr	r0, [r7, #4]
 802f88e:	f000 fa10 	bl	802fcb2 <USBD_CtlError>
        err++;
 802f892:	7afb      	ldrb	r3, [r7, #11]
 802f894:	3301      	adds	r3, #1
 802f896:	72fb      	strb	r3, [r7, #11]
      break;
 802f898:	e007      	b.n	802f8aa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 802f89a:	6839      	ldr	r1, [r7, #0]
 802f89c:	6878      	ldr	r0, [r7, #4]
 802f89e:	f000 fa08 	bl	802fcb2 <USBD_CtlError>
      err++;
 802f8a2:	7afb      	ldrb	r3, [r7, #11]
 802f8a4:	3301      	adds	r3, #1
 802f8a6:	72fb      	strb	r3, [r7, #11]
      break;
 802f8a8:	bf00      	nop
  }

  if (err != 0U)
 802f8aa:	7afb      	ldrb	r3, [r7, #11]
 802f8ac:	2b00      	cmp	r3, #0
 802f8ae:	d11e      	bne.n	802f8ee <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 802f8b0:	683b      	ldr	r3, [r7, #0]
 802f8b2:	88db      	ldrh	r3, [r3, #6]
 802f8b4:	2b00      	cmp	r3, #0
 802f8b6:	d016      	beq.n	802f8e6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 802f8b8:	893b      	ldrh	r3, [r7, #8]
 802f8ba:	2b00      	cmp	r3, #0
 802f8bc:	d00e      	beq.n	802f8dc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 802f8be:	683b      	ldr	r3, [r7, #0]
 802f8c0:	88da      	ldrh	r2, [r3, #6]
 802f8c2:	893b      	ldrh	r3, [r7, #8]
 802f8c4:	4293      	cmp	r3, r2
 802f8c6:	bf28      	it	cs
 802f8c8:	4613      	movcs	r3, r2
 802f8ca:	b29b      	uxth	r3, r3
 802f8cc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 802f8ce:	893b      	ldrh	r3, [r7, #8]
 802f8d0:	461a      	mov	r2, r3
 802f8d2:	68f9      	ldr	r1, [r7, #12]
 802f8d4:	6878      	ldr	r0, [r7, #4]
 802f8d6:	f000 fa5d 	bl	802fd94 <USBD_CtlSendData>
 802f8da:	e009      	b.n	802f8f0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 802f8dc:	6839      	ldr	r1, [r7, #0]
 802f8de:	6878      	ldr	r0, [r7, #4]
 802f8e0:	f000 f9e7 	bl	802fcb2 <USBD_CtlError>
 802f8e4:	e004      	b.n	802f8f0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 802f8e6:	6878      	ldr	r0, [r7, #4]
 802f8e8:	f000 faae 	bl	802fe48 <USBD_CtlSendStatus>
 802f8ec:	e000      	b.n	802f8f0 <USBD_GetDescriptor+0x2cc>
    return;
 802f8ee:	bf00      	nop
  }
}
 802f8f0:	3710      	adds	r7, #16
 802f8f2:	46bd      	mov	sp, r7
 802f8f4:	bd80      	pop	{r7, pc}
 802f8f6:	bf00      	nop

0802f8f8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802f8f8:	b580      	push	{r7, lr}
 802f8fa:	b084      	sub	sp, #16
 802f8fc:	af00      	add	r7, sp, #0
 802f8fe:	6078      	str	r0, [r7, #4]
 802f900:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 802f902:	683b      	ldr	r3, [r7, #0]
 802f904:	889b      	ldrh	r3, [r3, #4]
 802f906:	2b00      	cmp	r3, #0
 802f908:	d131      	bne.n	802f96e <USBD_SetAddress+0x76>
 802f90a:	683b      	ldr	r3, [r7, #0]
 802f90c:	88db      	ldrh	r3, [r3, #6]
 802f90e:	2b00      	cmp	r3, #0
 802f910:	d12d      	bne.n	802f96e <USBD_SetAddress+0x76>
 802f912:	683b      	ldr	r3, [r7, #0]
 802f914:	885b      	ldrh	r3, [r3, #2]
 802f916:	2b7f      	cmp	r3, #127	; 0x7f
 802f918:	d829      	bhi.n	802f96e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 802f91a:	683b      	ldr	r3, [r7, #0]
 802f91c:	885b      	ldrh	r3, [r3, #2]
 802f91e:	b2db      	uxtb	r3, r3
 802f920:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802f924:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802f926:	687b      	ldr	r3, [r7, #4]
 802f928:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f92c:	b2db      	uxtb	r3, r3
 802f92e:	2b03      	cmp	r3, #3
 802f930:	d104      	bne.n	802f93c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 802f932:	6839      	ldr	r1, [r7, #0]
 802f934:	6878      	ldr	r0, [r7, #4]
 802f936:	f000 f9bc 	bl	802fcb2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802f93a:	e01d      	b.n	802f978 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 802f93c:	687b      	ldr	r3, [r7, #4]
 802f93e:	7bfa      	ldrb	r2, [r7, #15]
 802f940:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 802f944:	7bfb      	ldrb	r3, [r7, #15]
 802f946:	4619      	mov	r1, r3
 802f948:	6878      	ldr	r0, [r7, #4]
 802f94a:	f001 f96b 	bl	8030c24 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 802f94e:	6878      	ldr	r0, [r7, #4]
 802f950:	f000 fa7a 	bl	802fe48 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 802f954:	7bfb      	ldrb	r3, [r7, #15]
 802f956:	2b00      	cmp	r3, #0
 802f958:	d004      	beq.n	802f964 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 802f95a:	687b      	ldr	r3, [r7, #4]
 802f95c:	2202      	movs	r2, #2
 802f95e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802f962:	e009      	b.n	802f978 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 802f964:	687b      	ldr	r3, [r7, #4]
 802f966:	2201      	movs	r2, #1
 802f968:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802f96c:	e004      	b.n	802f978 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 802f96e:	6839      	ldr	r1, [r7, #0]
 802f970:	6878      	ldr	r0, [r7, #4]
 802f972:	f000 f99e 	bl	802fcb2 <USBD_CtlError>
  }
}
 802f976:	bf00      	nop
 802f978:	bf00      	nop
 802f97a:	3710      	adds	r7, #16
 802f97c:	46bd      	mov	sp, r7
 802f97e:	bd80      	pop	{r7, pc}

0802f980 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802f980:	b580      	push	{r7, lr}
 802f982:	b084      	sub	sp, #16
 802f984:	af00      	add	r7, sp, #0
 802f986:	6078      	str	r0, [r7, #4]
 802f988:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 802f98a:	2300      	movs	r3, #0
 802f98c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 802f98e:	683b      	ldr	r3, [r7, #0]
 802f990:	885b      	ldrh	r3, [r3, #2]
 802f992:	b2da      	uxtb	r2, r3
 802f994:	4b4e      	ldr	r3, [pc, #312]	; (802fad0 <USBD_SetConfig+0x150>)
 802f996:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 802f998:	4b4d      	ldr	r3, [pc, #308]	; (802fad0 <USBD_SetConfig+0x150>)
 802f99a:	781b      	ldrb	r3, [r3, #0]
 802f99c:	2b01      	cmp	r3, #1
 802f99e:	d905      	bls.n	802f9ac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 802f9a0:	6839      	ldr	r1, [r7, #0]
 802f9a2:	6878      	ldr	r0, [r7, #4]
 802f9a4:	f000 f985 	bl	802fcb2 <USBD_CtlError>
    return USBD_FAIL;
 802f9a8:	2303      	movs	r3, #3
 802f9aa:	e08c      	b.n	802fac6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 802f9ac:	687b      	ldr	r3, [r7, #4]
 802f9ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802f9b2:	b2db      	uxtb	r3, r3
 802f9b4:	2b02      	cmp	r3, #2
 802f9b6:	d002      	beq.n	802f9be <USBD_SetConfig+0x3e>
 802f9b8:	2b03      	cmp	r3, #3
 802f9ba:	d029      	beq.n	802fa10 <USBD_SetConfig+0x90>
 802f9bc:	e075      	b.n	802faaa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 802f9be:	4b44      	ldr	r3, [pc, #272]	; (802fad0 <USBD_SetConfig+0x150>)
 802f9c0:	781b      	ldrb	r3, [r3, #0]
 802f9c2:	2b00      	cmp	r3, #0
 802f9c4:	d020      	beq.n	802fa08 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 802f9c6:	4b42      	ldr	r3, [pc, #264]	; (802fad0 <USBD_SetConfig+0x150>)
 802f9c8:	781b      	ldrb	r3, [r3, #0]
 802f9ca:	461a      	mov	r2, r3
 802f9cc:	687b      	ldr	r3, [r7, #4]
 802f9ce:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 802f9d0:	4b3f      	ldr	r3, [pc, #252]	; (802fad0 <USBD_SetConfig+0x150>)
 802f9d2:	781b      	ldrb	r3, [r3, #0]
 802f9d4:	4619      	mov	r1, r3
 802f9d6:	6878      	ldr	r0, [r7, #4]
 802f9d8:	f7fe ffe7 	bl	802e9aa <USBD_SetClassConfig>
 802f9dc:	4603      	mov	r3, r0
 802f9de:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 802f9e0:	7bfb      	ldrb	r3, [r7, #15]
 802f9e2:	2b00      	cmp	r3, #0
 802f9e4:	d008      	beq.n	802f9f8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 802f9e6:	6839      	ldr	r1, [r7, #0]
 802f9e8:	6878      	ldr	r0, [r7, #4]
 802f9ea:	f000 f962 	bl	802fcb2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 802f9ee:	687b      	ldr	r3, [r7, #4]
 802f9f0:	2202      	movs	r2, #2
 802f9f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 802f9f6:	e065      	b.n	802fac4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 802f9f8:	6878      	ldr	r0, [r7, #4]
 802f9fa:	f000 fa25 	bl	802fe48 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 802f9fe:	687b      	ldr	r3, [r7, #4]
 802fa00:	2203      	movs	r2, #3
 802fa02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 802fa06:	e05d      	b.n	802fac4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 802fa08:	6878      	ldr	r0, [r7, #4]
 802fa0a:	f000 fa1d 	bl	802fe48 <USBD_CtlSendStatus>
      break;
 802fa0e:	e059      	b.n	802fac4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 802fa10:	4b2f      	ldr	r3, [pc, #188]	; (802fad0 <USBD_SetConfig+0x150>)
 802fa12:	781b      	ldrb	r3, [r3, #0]
 802fa14:	2b00      	cmp	r3, #0
 802fa16:	d112      	bne.n	802fa3e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 802fa18:	687b      	ldr	r3, [r7, #4]
 802fa1a:	2202      	movs	r2, #2
 802fa1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 802fa20:	4b2b      	ldr	r3, [pc, #172]	; (802fad0 <USBD_SetConfig+0x150>)
 802fa22:	781b      	ldrb	r3, [r3, #0]
 802fa24:	461a      	mov	r2, r3
 802fa26:	687b      	ldr	r3, [r7, #4]
 802fa28:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 802fa2a:	4b29      	ldr	r3, [pc, #164]	; (802fad0 <USBD_SetConfig+0x150>)
 802fa2c:	781b      	ldrb	r3, [r3, #0]
 802fa2e:	4619      	mov	r1, r3
 802fa30:	6878      	ldr	r0, [r7, #4]
 802fa32:	f7fe ffd6 	bl	802e9e2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 802fa36:	6878      	ldr	r0, [r7, #4]
 802fa38:	f000 fa06 	bl	802fe48 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 802fa3c:	e042      	b.n	802fac4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 802fa3e:	4b24      	ldr	r3, [pc, #144]	; (802fad0 <USBD_SetConfig+0x150>)
 802fa40:	781b      	ldrb	r3, [r3, #0]
 802fa42:	461a      	mov	r2, r3
 802fa44:	687b      	ldr	r3, [r7, #4]
 802fa46:	685b      	ldr	r3, [r3, #4]
 802fa48:	429a      	cmp	r2, r3
 802fa4a:	d02a      	beq.n	802faa2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 802fa4c:	687b      	ldr	r3, [r7, #4]
 802fa4e:	685b      	ldr	r3, [r3, #4]
 802fa50:	b2db      	uxtb	r3, r3
 802fa52:	4619      	mov	r1, r3
 802fa54:	6878      	ldr	r0, [r7, #4]
 802fa56:	f7fe ffc4 	bl	802e9e2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 802fa5a:	4b1d      	ldr	r3, [pc, #116]	; (802fad0 <USBD_SetConfig+0x150>)
 802fa5c:	781b      	ldrb	r3, [r3, #0]
 802fa5e:	461a      	mov	r2, r3
 802fa60:	687b      	ldr	r3, [r7, #4]
 802fa62:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 802fa64:	4b1a      	ldr	r3, [pc, #104]	; (802fad0 <USBD_SetConfig+0x150>)
 802fa66:	781b      	ldrb	r3, [r3, #0]
 802fa68:	4619      	mov	r1, r3
 802fa6a:	6878      	ldr	r0, [r7, #4]
 802fa6c:	f7fe ff9d 	bl	802e9aa <USBD_SetClassConfig>
 802fa70:	4603      	mov	r3, r0
 802fa72:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 802fa74:	7bfb      	ldrb	r3, [r7, #15]
 802fa76:	2b00      	cmp	r3, #0
 802fa78:	d00f      	beq.n	802fa9a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 802fa7a:	6839      	ldr	r1, [r7, #0]
 802fa7c:	6878      	ldr	r0, [r7, #4]
 802fa7e:	f000 f918 	bl	802fcb2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 802fa82:	687b      	ldr	r3, [r7, #4]
 802fa84:	685b      	ldr	r3, [r3, #4]
 802fa86:	b2db      	uxtb	r3, r3
 802fa88:	4619      	mov	r1, r3
 802fa8a:	6878      	ldr	r0, [r7, #4]
 802fa8c:	f7fe ffa9 	bl	802e9e2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 802fa90:	687b      	ldr	r3, [r7, #4]
 802fa92:	2202      	movs	r2, #2
 802fa94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 802fa98:	e014      	b.n	802fac4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 802fa9a:	6878      	ldr	r0, [r7, #4]
 802fa9c:	f000 f9d4 	bl	802fe48 <USBD_CtlSendStatus>
      break;
 802faa0:	e010      	b.n	802fac4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 802faa2:	6878      	ldr	r0, [r7, #4]
 802faa4:	f000 f9d0 	bl	802fe48 <USBD_CtlSendStatus>
      break;
 802faa8:	e00c      	b.n	802fac4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 802faaa:	6839      	ldr	r1, [r7, #0]
 802faac:	6878      	ldr	r0, [r7, #4]
 802faae:	f000 f900 	bl	802fcb2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 802fab2:	4b07      	ldr	r3, [pc, #28]	; (802fad0 <USBD_SetConfig+0x150>)
 802fab4:	781b      	ldrb	r3, [r3, #0]
 802fab6:	4619      	mov	r1, r3
 802fab8:	6878      	ldr	r0, [r7, #4]
 802faba:	f7fe ff92 	bl	802e9e2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 802fabe:	2303      	movs	r3, #3
 802fac0:	73fb      	strb	r3, [r7, #15]
      break;
 802fac2:	bf00      	nop
  }

  return ret;
 802fac4:	7bfb      	ldrb	r3, [r7, #15]
}
 802fac6:	4618      	mov	r0, r3
 802fac8:	3710      	adds	r7, #16
 802faca:	46bd      	mov	sp, r7
 802facc:	bd80      	pop	{r7, pc}
 802face:	bf00      	nop
 802fad0:	2000521c 	.word	0x2000521c

0802fad4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802fad4:	b580      	push	{r7, lr}
 802fad6:	b082      	sub	sp, #8
 802fad8:	af00      	add	r7, sp, #0
 802fada:	6078      	str	r0, [r7, #4]
 802fadc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 802fade:	683b      	ldr	r3, [r7, #0]
 802fae0:	88db      	ldrh	r3, [r3, #6]
 802fae2:	2b01      	cmp	r3, #1
 802fae4:	d004      	beq.n	802faf0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 802fae6:	6839      	ldr	r1, [r7, #0]
 802fae8:	6878      	ldr	r0, [r7, #4]
 802faea:	f000 f8e2 	bl	802fcb2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 802faee:	e023      	b.n	802fb38 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 802faf0:	687b      	ldr	r3, [r7, #4]
 802faf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802faf6:	b2db      	uxtb	r3, r3
 802faf8:	2b02      	cmp	r3, #2
 802fafa:	dc02      	bgt.n	802fb02 <USBD_GetConfig+0x2e>
 802fafc:	2b00      	cmp	r3, #0
 802fafe:	dc03      	bgt.n	802fb08 <USBD_GetConfig+0x34>
 802fb00:	e015      	b.n	802fb2e <USBD_GetConfig+0x5a>
 802fb02:	2b03      	cmp	r3, #3
 802fb04:	d00b      	beq.n	802fb1e <USBD_GetConfig+0x4a>
 802fb06:	e012      	b.n	802fb2e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 802fb08:	687b      	ldr	r3, [r7, #4]
 802fb0a:	2200      	movs	r2, #0
 802fb0c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 802fb0e:	687b      	ldr	r3, [r7, #4]
 802fb10:	3308      	adds	r3, #8
 802fb12:	2201      	movs	r2, #1
 802fb14:	4619      	mov	r1, r3
 802fb16:	6878      	ldr	r0, [r7, #4]
 802fb18:	f000 f93c 	bl	802fd94 <USBD_CtlSendData>
        break;
 802fb1c:	e00c      	b.n	802fb38 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 802fb1e:	687b      	ldr	r3, [r7, #4]
 802fb20:	3304      	adds	r3, #4
 802fb22:	2201      	movs	r2, #1
 802fb24:	4619      	mov	r1, r3
 802fb26:	6878      	ldr	r0, [r7, #4]
 802fb28:	f000 f934 	bl	802fd94 <USBD_CtlSendData>
        break;
 802fb2c:	e004      	b.n	802fb38 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 802fb2e:	6839      	ldr	r1, [r7, #0]
 802fb30:	6878      	ldr	r0, [r7, #4]
 802fb32:	f000 f8be 	bl	802fcb2 <USBD_CtlError>
        break;
 802fb36:	bf00      	nop
}
 802fb38:	bf00      	nop
 802fb3a:	3708      	adds	r7, #8
 802fb3c:	46bd      	mov	sp, r7
 802fb3e:	bd80      	pop	{r7, pc}

0802fb40 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802fb40:	b580      	push	{r7, lr}
 802fb42:	b082      	sub	sp, #8
 802fb44:	af00      	add	r7, sp, #0
 802fb46:	6078      	str	r0, [r7, #4]
 802fb48:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 802fb4a:	687b      	ldr	r3, [r7, #4]
 802fb4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802fb50:	b2db      	uxtb	r3, r3
 802fb52:	3b01      	subs	r3, #1
 802fb54:	2b02      	cmp	r3, #2
 802fb56:	d81e      	bhi.n	802fb96 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 802fb58:	683b      	ldr	r3, [r7, #0]
 802fb5a:	88db      	ldrh	r3, [r3, #6]
 802fb5c:	2b02      	cmp	r3, #2
 802fb5e:	d004      	beq.n	802fb6a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 802fb60:	6839      	ldr	r1, [r7, #0]
 802fb62:	6878      	ldr	r0, [r7, #4]
 802fb64:	f000 f8a5 	bl	802fcb2 <USBD_CtlError>
        break;
 802fb68:	e01a      	b.n	802fba0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 802fb6a:	687b      	ldr	r3, [r7, #4]
 802fb6c:	2201      	movs	r2, #1
 802fb6e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 802fb70:	687b      	ldr	r3, [r7, #4]
 802fb72:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 802fb76:	2b00      	cmp	r3, #0
 802fb78:	d005      	beq.n	802fb86 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 802fb7a:	687b      	ldr	r3, [r7, #4]
 802fb7c:	68db      	ldr	r3, [r3, #12]
 802fb7e:	f043 0202 	orr.w	r2, r3, #2
 802fb82:	687b      	ldr	r3, [r7, #4]
 802fb84:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 802fb86:	687b      	ldr	r3, [r7, #4]
 802fb88:	330c      	adds	r3, #12
 802fb8a:	2202      	movs	r2, #2
 802fb8c:	4619      	mov	r1, r3
 802fb8e:	6878      	ldr	r0, [r7, #4]
 802fb90:	f000 f900 	bl	802fd94 <USBD_CtlSendData>
      break;
 802fb94:	e004      	b.n	802fba0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 802fb96:	6839      	ldr	r1, [r7, #0]
 802fb98:	6878      	ldr	r0, [r7, #4]
 802fb9a:	f000 f88a 	bl	802fcb2 <USBD_CtlError>
      break;
 802fb9e:	bf00      	nop
  }
}
 802fba0:	bf00      	nop
 802fba2:	3708      	adds	r7, #8
 802fba4:	46bd      	mov	sp, r7
 802fba6:	bd80      	pop	{r7, pc}

0802fba8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802fba8:	b580      	push	{r7, lr}
 802fbaa:	b082      	sub	sp, #8
 802fbac:	af00      	add	r7, sp, #0
 802fbae:	6078      	str	r0, [r7, #4]
 802fbb0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 802fbb2:	683b      	ldr	r3, [r7, #0]
 802fbb4:	885b      	ldrh	r3, [r3, #2]
 802fbb6:	2b01      	cmp	r3, #1
 802fbb8:	d107      	bne.n	802fbca <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 802fbba:	687b      	ldr	r3, [r7, #4]
 802fbbc:	2201      	movs	r2, #1
 802fbbe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 802fbc2:	6878      	ldr	r0, [r7, #4]
 802fbc4:	f000 f940 	bl	802fe48 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 802fbc8:	e013      	b.n	802fbf2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 802fbca:	683b      	ldr	r3, [r7, #0]
 802fbcc:	885b      	ldrh	r3, [r3, #2]
 802fbce:	2b02      	cmp	r3, #2
 802fbd0:	d10b      	bne.n	802fbea <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 802fbd2:	683b      	ldr	r3, [r7, #0]
 802fbd4:	889b      	ldrh	r3, [r3, #4]
 802fbd6:	0a1b      	lsrs	r3, r3, #8
 802fbd8:	b29b      	uxth	r3, r3
 802fbda:	b2da      	uxtb	r2, r3
 802fbdc:	687b      	ldr	r3, [r7, #4]
 802fbde:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 802fbe2:	6878      	ldr	r0, [r7, #4]
 802fbe4:	f000 f930 	bl	802fe48 <USBD_CtlSendStatus>
}
 802fbe8:	e003      	b.n	802fbf2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 802fbea:	6839      	ldr	r1, [r7, #0]
 802fbec:	6878      	ldr	r0, [r7, #4]
 802fbee:	f000 f860 	bl	802fcb2 <USBD_CtlError>
}
 802fbf2:	bf00      	nop
 802fbf4:	3708      	adds	r7, #8
 802fbf6:	46bd      	mov	sp, r7
 802fbf8:	bd80      	pop	{r7, pc}

0802fbfa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802fbfa:	b580      	push	{r7, lr}
 802fbfc:	b082      	sub	sp, #8
 802fbfe:	af00      	add	r7, sp, #0
 802fc00:	6078      	str	r0, [r7, #4]
 802fc02:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 802fc04:	687b      	ldr	r3, [r7, #4]
 802fc06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802fc0a:	b2db      	uxtb	r3, r3
 802fc0c:	3b01      	subs	r3, #1
 802fc0e:	2b02      	cmp	r3, #2
 802fc10:	d80b      	bhi.n	802fc2a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 802fc12:	683b      	ldr	r3, [r7, #0]
 802fc14:	885b      	ldrh	r3, [r3, #2]
 802fc16:	2b01      	cmp	r3, #1
 802fc18:	d10c      	bne.n	802fc34 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 802fc1a:	687b      	ldr	r3, [r7, #4]
 802fc1c:	2200      	movs	r2, #0
 802fc1e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 802fc22:	6878      	ldr	r0, [r7, #4]
 802fc24:	f000 f910 	bl	802fe48 <USBD_CtlSendStatus>
      }
      break;
 802fc28:	e004      	b.n	802fc34 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 802fc2a:	6839      	ldr	r1, [r7, #0]
 802fc2c:	6878      	ldr	r0, [r7, #4]
 802fc2e:	f000 f840 	bl	802fcb2 <USBD_CtlError>
      break;
 802fc32:	e000      	b.n	802fc36 <USBD_ClrFeature+0x3c>
      break;
 802fc34:	bf00      	nop
  }
}
 802fc36:	bf00      	nop
 802fc38:	3708      	adds	r7, #8
 802fc3a:	46bd      	mov	sp, r7
 802fc3c:	bd80      	pop	{r7, pc}

0802fc3e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 802fc3e:	b580      	push	{r7, lr}
 802fc40:	b084      	sub	sp, #16
 802fc42:	af00      	add	r7, sp, #0
 802fc44:	6078      	str	r0, [r7, #4]
 802fc46:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 802fc48:	683b      	ldr	r3, [r7, #0]
 802fc4a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 802fc4c:	68fb      	ldr	r3, [r7, #12]
 802fc4e:	781a      	ldrb	r2, [r3, #0]
 802fc50:	687b      	ldr	r3, [r7, #4]
 802fc52:	701a      	strb	r2, [r3, #0]

  pbuff++;
 802fc54:	68fb      	ldr	r3, [r7, #12]
 802fc56:	3301      	adds	r3, #1
 802fc58:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 802fc5a:	68fb      	ldr	r3, [r7, #12]
 802fc5c:	781a      	ldrb	r2, [r3, #0]
 802fc5e:	687b      	ldr	r3, [r7, #4]
 802fc60:	705a      	strb	r2, [r3, #1]

  pbuff++;
 802fc62:	68fb      	ldr	r3, [r7, #12]
 802fc64:	3301      	adds	r3, #1
 802fc66:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 802fc68:	68f8      	ldr	r0, [r7, #12]
 802fc6a:	f7ff fa41 	bl	802f0f0 <SWAPBYTE>
 802fc6e:	4603      	mov	r3, r0
 802fc70:	461a      	mov	r2, r3
 802fc72:	687b      	ldr	r3, [r7, #4]
 802fc74:	805a      	strh	r2, [r3, #2]

  pbuff++;
 802fc76:	68fb      	ldr	r3, [r7, #12]
 802fc78:	3301      	adds	r3, #1
 802fc7a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 802fc7c:	68fb      	ldr	r3, [r7, #12]
 802fc7e:	3301      	adds	r3, #1
 802fc80:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 802fc82:	68f8      	ldr	r0, [r7, #12]
 802fc84:	f7ff fa34 	bl	802f0f0 <SWAPBYTE>
 802fc88:	4603      	mov	r3, r0
 802fc8a:	461a      	mov	r2, r3
 802fc8c:	687b      	ldr	r3, [r7, #4]
 802fc8e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 802fc90:	68fb      	ldr	r3, [r7, #12]
 802fc92:	3301      	adds	r3, #1
 802fc94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 802fc96:	68fb      	ldr	r3, [r7, #12]
 802fc98:	3301      	adds	r3, #1
 802fc9a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 802fc9c:	68f8      	ldr	r0, [r7, #12]
 802fc9e:	f7ff fa27 	bl	802f0f0 <SWAPBYTE>
 802fca2:	4603      	mov	r3, r0
 802fca4:	461a      	mov	r2, r3
 802fca6:	687b      	ldr	r3, [r7, #4]
 802fca8:	80da      	strh	r2, [r3, #6]
}
 802fcaa:	bf00      	nop
 802fcac:	3710      	adds	r7, #16
 802fcae:	46bd      	mov	sp, r7
 802fcb0:	bd80      	pop	{r7, pc}

0802fcb2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802fcb2:	b580      	push	{r7, lr}
 802fcb4:	b082      	sub	sp, #8
 802fcb6:	af00      	add	r7, sp, #0
 802fcb8:	6078      	str	r0, [r7, #4]
 802fcba:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 802fcbc:	2180      	movs	r1, #128	; 0x80
 802fcbe:	6878      	ldr	r0, [r7, #4]
 802fcc0:	f000 ff46 	bl	8030b50 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 802fcc4:	2100      	movs	r1, #0
 802fcc6:	6878      	ldr	r0, [r7, #4]
 802fcc8:	f000 ff42 	bl	8030b50 <USBD_LL_StallEP>
}
 802fccc:	bf00      	nop
 802fcce:	3708      	adds	r7, #8
 802fcd0:	46bd      	mov	sp, r7
 802fcd2:	bd80      	pop	{r7, pc}

0802fcd4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 802fcd4:	b580      	push	{r7, lr}
 802fcd6:	b086      	sub	sp, #24
 802fcd8:	af00      	add	r7, sp, #0
 802fcda:	60f8      	str	r0, [r7, #12]
 802fcdc:	60b9      	str	r1, [r7, #8]
 802fcde:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 802fce0:	2300      	movs	r3, #0
 802fce2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 802fce4:	68fb      	ldr	r3, [r7, #12]
 802fce6:	2b00      	cmp	r3, #0
 802fce8:	d036      	beq.n	802fd58 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 802fcea:	68fb      	ldr	r3, [r7, #12]
 802fcec:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 802fcee:	6938      	ldr	r0, [r7, #16]
 802fcf0:	f000 f836 	bl	802fd60 <USBD_GetLen>
 802fcf4:	4603      	mov	r3, r0
 802fcf6:	3301      	adds	r3, #1
 802fcf8:	b29b      	uxth	r3, r3
 802fcfa:	005b      	lsls	r3, r3, #1
 802fcfc:	b29a      	uxth	r2, r3
 802fcfe:	687b      	ldr	r3, [r7, #4]
 802fd00:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 802fd02:	7dfb      	ldrb	r3, [r7, #23]
 802fd04:	68ba      	ldr	r2, [r7, #8]
 802fd06:	4413      	add	r3, r2
 802fd08:	687a      	ldr	r2, [r7, #4]
 802fd0a:	7812      	ldrb	r2, [r2, #0]
 802fd0c:	701a      	strb	r2, [r3, #0]
  idx++;
 802fd0e:	7dfb      	ldrb	r3, [r7, #23]
 802fd10:	3301      	adds	r3, #1
 802fd12:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 802fd14:	7dfb      	ldrb	r3, [r7, #23]
 802fd16:	68ba      	ldr	r2, [r7, #8]
 802fd18:	4413      	add	r3, r2
 802fd1a:	2203      	movs	r2, #3
 802fd1c:	701a      	strb	r2, [r3, #0]
  idx++;
 802fd1e:	7dfb      	ldrb	r3, [r7, #23]
 802fd20:	3301      	adds	r3, #1
 802fd22:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 802fd24:	e013      	b.n	802fd4e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 802fd26:	7dfb      	ldrb	r3, [r7, #23]
 802fd28:	68ba      	ldr	r2, [r7, #8]
 802fd2a:	4413      	add	r3, r2
 802fd2c:	693a      	ldr	r2, [r7, #16]
 802fd2e:	7812      	ldrb	r2, [r2, #0]
 802fd30:	701a      	strb	r2, [r3, #0]
    pdesc++;
 802fd32:	693b      	ldr	r3, [r7, #16]
 802fd34:	3301      	adds	r3, #1
 802fd36:	613b      	str	r3, [r7, #16]
    idx++;
 802fd38:	7dfb      	ldrb	r3, [r7, #23]
 802fd3a:	3301      	adds	r3, #1
 802fd3c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 802fd3e:	7dfb      	ldrb	r3, [r7, #23]
 802fd40:	68ba      	ldr	r2, [r7, #8]
 802fd42:	4413      	add	r3, r2
 802fd44:	2200      	movs	r2, #0
 802fd46:	701a      	strb	r2, [r3, #0]
    idx++;
 802fd48:	7dfb      	ldrb	r3, [r7, #23]
 802fd4a:	3301      	adds	r3, #1
 802fd4c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 802fd4e:	693b      	ldr	r3, [r7, #16]
 802fd50:	781b      	ldrb	r3, [r3, #0]
 802fd52:	2b00      	cmp	r3, #0
 802fd54:	d1e7      	bne.n	802fd26 <USBD_GetString+0x52>
 802fd56:	e000      	b.n	802fd5a <USBD_GetString+0x86>
    return;
 802fd58:	bf00      	nop
  }
}
 802fd5a:	3718      	adds	r7, #24
 802fd5c:	46bd      	mov	sp, r7
 802fd5e:	bd80      	pop	{r7, pc}

0802fd60 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 802fd60:	b480      	push	{r7}
 802fd62:	b085      	sub	sp, #20
 802fd64:	af00      	add	r7, sp, #0
 802fd66:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 802fd68:	2300      	movs	r3, #0
 802fd6a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 802fd6c:	687b      	ldr	r3, [r7, #4]
 802fd6e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 802fd70:	e005      	b.n	802fd7e <USBD_GetLen+0x1e>
  {
    len++;
 802fd72:	7bfb      	ldrb	r3, [r7, #15]
 802fd74:	3301      	adds	r3, #1
 802fd76:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 802fd78:	68bb      	ldr	r3, [r7, #8]
 802fd7a:	3301      	adds	r3, #1
 802fd7c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 802fd7e:	68bb      	ldr	r3, [r7, #8]
 802fd80:	781b      	ldrb	r3, [r3, #0]
 802fd82:	2b00      	cmp	r3, #0
 802fd84:	d1f5      	bne.n	802fd72 <USBD_GetLen+0x12>
  }

  return len;
 802fd86:	7bfb      	ldrb	r3, [r7, #15]
}
 802fd88:	4618      	mov	r0, r3
 802fd8a:	3714      	adds	r7, #20
 802fd8c:	46bd      	mov	sp, r7
 802fd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fd92:	4770      	bx	lr

0802fd94 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 802fd94:	b580      	push	{r7, lr}
 802fd96:	b084      	sub	sp, #16
 802fd98:	af00      	add	r7, sp, #0
 802fd9a:	60f8      	str	r0, [r7, #12]
 802fd9c:	60b9      	str	r1, [r7, #8]
 802fd9e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 802fda0:	68fb      	ldr	r3, [r7, #12]
 802fda2:	2202      	movs	r2, #2
 802fda4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 802fda8:	68fb      	ldr	r3, [r7, #12]
 802fdaa:	687a      	ldr	r2, [r7, #4]
 802fdac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 802fdae:	68fb      	ldr	r3, [r7, #12]
 802fdb0:	687a      	ldr	r2, [r7, #4]
 802fdb2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 802fdb4:	687b      	ldr	r3, [r7, #4]
 802fdb6:	68ba      	ldr	r2, [r7, #8]
 802fdb8:	2100      	movs	r1, #0
 802fdba:	68f8      	ldr	r0, [r7, #12]
 802fdbc:	f000 ff51 	bl	8030c62 <USBD_LL_Transmit>

  return USBD_OK;
 802fdc0:	2300      	movs	r3, #0
}
 802fdc2:	4618      	mov	r0, r3
 802fdc4:	3710      	adds	r7, #16
 802fdc6:	46bd      	mov	sp, r7
 802fdc8:	bd80      	pop	{r7, pc}

0802fdca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 802fdca:	b580      	push	{r7, lr}
 802fdcc:	b084      	sub	sp, #16
 802fdce:	af00      	add	r7, sp, #0
 802fdd0:	60f8      	str	r0, [r7, #12]
 802fdd2:	60b9      	str	r1, [r7, #8]
 802fdd4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 802fdd6:	687b      	ldr	r3, [r7, #4]
 802fdd8:	68ba      	ldr	r2, [r7, #8]
 802fdda:	2100      	movs	r1, #0
 802fddc:	68f8      	ldr	r0, [r7, #12]
 802fdde:	f000 ff40 	bl	8030c62 <USBD_LL_Transmit>

  return USBD_OK;
 802fde2:	2300      	movs	r3, #0
}
 802fde4:	4618      	mov	r0, r3
 802fde6:	3710      	adds	r7, #16
 802fde8:	46bd      	mov	sp, r7
 802fdea:	bd80      	pop	{r7, pc}

0802fdec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 802fdec:	b580      	push	{r7, lr}
 802fdee:	b084      	sub	sp, #16
 802fdf0:	af00      	add	r7, sp, #0
 802fdf2:	60f8      	str	r0, [r7, #12]
 802fdf4:	60b9      	str	r1, [r7, #8]
 802fdf6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 802fdf8:	68fb      	ldr	r3, [r7, #12]
 802fdfa:	2203      	movs	r2, #3
 802fdfc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 802fe00:	68fb      	ldr	r3, [r7, #12]
 802fe02:	687a      	ldr	r2, [r7, #4]
 802fe04:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 802fe08:	68fb      	ldr	r3, [r7, #12]
 802fe0a:	687a      	ldr	r2, [r7, #4]
 802fe0c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 802fe10:	687b      	ldr	r3, [r7, #4]
 802fe12:	68ba      	ldr	r2, [r7, #8]
 802fe14:	2100      	movs	r1, #0
 802fe16:	68f8      	ldr	r0, [r7, #12]
 802fe18:	f000 ff44 	bl	8030ca4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 802fe1c:	2300      	movs	r3, #0
}
 802fe1e:	4618      	mov	r0, r3
 802fe20:	3710      	adds	r7, #16
 802fe22:	46bd      	mov	sp, r7
 802fe24:	bd80      	pop	{r7, pc}

0802fe26 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 802fe26:	b580      	push	{r7, lr}
 802fe28:	b084      	sub	sp, #16
 802fe2a:	af00      	add	r7, sp, #0
 802fe2c:	60f8      	str	r0, [r7, #12]
 802fe2e:	60b9      	str	r1, [r7, #8]
 802fe30:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 802fe32:	687b      	ldr	r3, [r7, #4]
 802fe34:	68ba      	ldr	r2, [r7, #8]
 802fe36:	2100      	movs	r1, #0
 802fe38:	68f8      	ldr	r0, [r7, #12]
 802fe3a:	f000 ff33 	bl	8030ca4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 802fe3e:	2300      	movs	r3, #0
}
 802fe40:	4618      	mov	r0, r3
 802fe42:	3710      	adds	r7, #16
 802fe44:	46bd      	mov	sp, r7
 802fe46:	bd80      	pop	{r7, pc}

0802fe48 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 802fe48:	b580      	push	{r7, lr}
 802fe4a:	b082      	sub	sp, #8
 802fe4c:	af00      	add	r7, sp, #0
 802fe4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 802fe50:	687b      	ldr	r3, [r7, #4]
 802fe52:	2204      	movs	r2, #4
 802fe54:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 802fe58:	2300      	movs	r3, #0
 802fe5a:	2200      	movs	r2, #0
 802fe5c:	2100      	movs	r1, #0
 802fe5e:	6878      	ldr	r0, [r7, #4]
 802fe60:	f000 feff 	bl	8030c62 <USBD_LL_Transmit>

  return USBD_OK;
 802fe64:	2300      	movs	r3, #0
}
 802fe66:	4618      	mov	r0, r3
 802fe68:	3708      	adds	r7, #8
 802fe6a:	46bd      	mov	sp, r7
 802fe6c:	bd80      	pop	{r7, pc}

0802fe6e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 802fe6e:	b580      	push	{r7, lr}
 802fe70:	b082      	sub	sp, #8
 802fe72:	af00      	add	r7, sp, #0
 802fe74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 802fe76:	687b      	ldr	r3, [r7, #4]
 802fe78:	2205      	movs	r2, #5
 802fe7a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 802fe7e:	2300      	movs	r3, #0
 802fe80:	2200      	movs	r2, #0
 802fe82:	2100      	movs	r1, #0
 802fe84:	6878      	ldr	r0, [r7, #4]
 802fe86:	f000 ff0d 	bl	8030ca4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 802fe8a:	2300      	movs	r3, #0
}
 802fe8c:	4618      	mov	r0, r3
 802fe8e:	3708      	adds	r7, #8
 802fe90:	46bd      	mov	sp, r7
 802fe92:	bd80      	pop	{r7, pc}

0802fe94 <USBD_GetRxCount>:
  * @param  pdev: device instance
  * @param  ep_addr: endpoint address
  * @retval Rx Data blength
  */
uint32_t USBD_GetRxCount(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 802fe94:	b580      	push	{r7, lr}
 802fe96:	b082      	sub	sp, #8
 802fe98:	af00      	add	r7, sp, #0
 802fe9a:	6078      	str	r0, [r7, #4]
 802fe9c:	460b      	mov	r3, r1
 802fe9e:	70fb      	strb	r3, [r7, #3]
  return USBD_LL_GetRxDataSize(pdev, ep_addr);
 802fea0:	78fb      	ldrb	r3, [r7, #3]
 802fea2:	4619      	mov	r1, r3
 802fea4:	6878      	ldr	r0, [r7, #4]
 802fea6:	f000 ff1e 	bl	8030ce6 <USBD_LL_GetRxDataSize>
 802feaa:	4603      	mov	r3, r0
}
 802feac:	4618      	mov	r0, r3
 802feae:	3708      	adds	r7, #8
 802feb0:	46bd      	mov	sp, r7
 802feb2:	bd80      	pop	{r7, pc}

0802feb4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 802feb4:	b580      	push	{r7, lr}
 802feb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 802feb8:	2201      	movs	r2, #1
 802feba:	4924      	ldr	r1, [pc, #144]	; (802ff4c <MX_USB_DEVICE_Init+0x98>)
 802febc:	4824      	ldr	r0, [pc, #144]	; (802ff50 <MX_USB_DEVICE_Init+0x9c>)
 802febe:	f7fe fcf7 	bl	802e8b0 <USBD_Init>
 802fec2:	4603      	mov	r3, r0
 802fec4:	2b00      	cmp	r3, #0
 802fec6:	d001      	beq.n	802fecc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 802fec8:	f7f3 fd5a 	bl	8023980 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 802fecc:	4921      	ldr	r1, [pc, #132]	; (802ff54 <MX_USB_DEVICE_Init+0xa0>)
 802fece:	4820      	ldr	r0, [pc, #128]	; (802ff50 <MX_USB_DEVICE_Init+0x9c>)
 802fed0:	f7fe fd1e 	bl	802e910 <USBD_RegisterClass>
 802fed4:	4603      	mov	r3, r0
 802fed6:	2b00      	cmp	r3, #0
 802fed8:	d001      	beq.n	802fede <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 802feda:	f7f3 fd51 	bl	8023980 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 802fede:	491e      	ldr	r1, [pc, #120]	; (802ff58 <MX_USB_DEVICE_Init+0xa4>)
 802fee0:	481b      	ldr	r0, [pc, #108]	; (802ff50 <MX_USB_DEVICE_Init+0x9c>)
 802fee2:	f7fe fc0f 	bl	802e704 <USBD_CDC_RegisterInterface>
 802fee6:	4603      	mov	r3, r0
 802fee8:	2b00      	cmp	r3, #0
 802feea:	d001      	beq.n	802fef0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 802feec:	f7f3 fd48 	bl	8023980 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 802fef0:	4817      	ldr	r0, [pc, #92]	; (802ff50 <MX_USB_DEVICE_Init+0x9c>)
 802fef2:	f7fe fd43 	bl	802e97c <USBD_Start>
 802fef6:	4603      	mov	r3, r0
 802fef8:	2b00      	cmp	r3, #0
 802fefa:	d001      	beq.n	802ff00 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 802fefc:	f7f3 fd40 	bl	8023980 <Error_Handler>
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 802ff00:	2200      	movs	r2, #0
 802ff02:	4916      	ldr	r1, [pc, #88]	; (802ff5c <MX_USB_DEVICE_Init+0xa8>)
 802ff04:	4816      	ldr	r0, [pc, #88]	; (802ff60 <MX_USB_DEVICE_Init+0xac>)
 802ff06:	f7fe fcd3 	bl	802e8b0 <USBD_Init>
 802ff0a:	4603      	mov	r3, r0
 802ff0c:	2b00      	cmp	r3, #0
 802ff0e:	d001      	beq.n	802ff14 <MX_USB_DEVICE_Init+0x60>
  {
    Error_Handler();
 802ff10:	f7f3 fd36 	bl	8023980 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 802ff14:	490f      	ldr	r1, [pc, #60]	; (802ff54 <MX_USB_DEVICE_Init+0xa0>)
 802ff16:	4812      	ldr	r0, [pc, #72]	; (802ff60 <MX_USB_DEVICE_Init+0xac>)
 802ff18:	f7fe fcfa 	bl	802e910 <USBD_RegisterClass>
 802ff1c:	4603      	mov	r3, r0
 802ff1e:	2b00      	cmp	r3, #0
 802ff20:	d001      	beq.n	802ff26 <MX_USB_DEVICE_Init+0x72>
  {
    Error_Handler();
 802ff22:	f7f3 fd2d 	bl	8023980 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 802ff26:	490f      	ldr	r1, [pc, #60]	; (802ff64 <MX_USB_DEVICE_Init+0xb0>)
 802ff28:	480d      	ldr	r0, [pc, #52]	; (802ff60 <MX_USB_DEVICE_Init+0xac>)
 802ff2a:	f7fe fbeb 	bl	802e704 <USBD_CDC_RegisterInterface>
 802ff2e:	4603      	mov	r3, r0
 802ff30:	2b00      	cmp	r3, #0
 802ff32:	d001      	beq.n	802ff38 <MX_USB_DEVICE_Init+0x84>
  {
    Error_Handler();
 802ff34:	f7f3 fd24 	bl	8023980 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 802ff38:	4809      	ldr	r0, [pc, #36]	; (802ff60 <MX_USB_DEVICE_Init+0xac>)
 802ff3a:	f7fe fd1f 	bl	802e97c <USBD_Start>
 802ff3e:	4603      	mov	r3, r0
 802ff40:	2b00      	cmp	r3, #0
 802ff42:	d001      	beq.n	802ff48 <MX_USB_DEVICE_Init+0x94>
  {
    Error_Handler();
 802ff44:	f7f3 fd1c 	bl	8023980 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 802ff48:	bf00      	nop
 802ff4a:	bd80      	pop	{r7, pc}
 802ff4c:	20000228 	.word	0x20000228
 802ff50:	20005220 	.word	0x20005220
 802ff54:	20000150 	.word	0x20000150
 802ff58:	200001e4 	.word	0x200001e4
 802ff5c:	200001f8 	.word	0x200001f8
 802ff60:	200054fc 	.word	0x200054fc
 802ff64:	200001d0 	.word	0x200001d0

0802ff68 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 802ff68:	b580      	push	{r7, lr}
 802ff6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 802ff6c:	2200      	movs	r2, #0
 802ff6e:	4905      	ldr	r1, [pc, #20]	; (802ff84 <CDC_Init_FS+0x1c>)
 802ff70:	4805      	ldr	r0, [pc, #20]	; (802ff88 <CDC_Init_FS+0x20>)
 802ff72:	f7fe fbe1 	bl	802e738 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 802ff76:	4905      	ldr	r1, [pc, #20]	; (802ff8c <CDC_Init_FS+0x24>)
 802ff78:	4803      	ldr	r0, [pc, #12]	; (802ff88 <CDC_Init_FS+0x20>)
 802ff7a:	f7fe fbff 	bl	802e77c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 802ff7e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 802ff80:	4618      	mov	r0, r3
 802ff82:	bd80      	pop	{r7, pc}
 802ff84:	20005fd8 	.word	0x20005fd8
 802ff88:	200054fc 	.word	0x200054fc
 802ff8c:	200057d8 	.word	0x200057d8

0802ff90 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 802ff90:	b480      	push	{r7}
 802ff92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 802ff94:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 802ff96:	4618      	mov	r0, r3
 802ff98:	46bd      	mov	sp, r7
 802ff9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ff9e:	4770      	bx	lr

0802ffa0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 802ffa0:	b480      	push	{r7}
 802ffa2:	b083      	sub	sp, #12
 802ffa4:	af00      	add	r7, sp, #0
 802ffa6:	4603      	mov	r3, r0
 802ffa8:	6039      	str	r1, [r7, #0]
 802ffaa:	71fb      	strb	r3, [r7, #7]
 802ffac:	4613      	mov	r3, r2
 802ffae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 802ffb0:	79fb      	ldrb	r3, [r7, #7]
 802ffb2:	2b23      	cmp	r3, #35	; 0x23
 802ffb4:	d84a      	bhi.n	803004c <CDC_Control_FS+0xac>
 802ffb6:	a201      	add	r2, pc, #4	; (adr r2, 802ffbc <CDC_Control_FS+0x1c>)
 802ffb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802ffbc:	0803004d 	.word	0x0803004d
 802ffc0:	0803004d 	.word	0x0803004d
 802ffc4:	0803004d 	.word	0x0803004d
 802ffc8:	0803004d 	.word	0x0803004d
 802ffcc:	0803004d 	.word	0x0803004d
 802ffd0:	0803004d 	.word	0x0803004d
 802ffd4:	0803004d 	.word	0x0803004d
 802ffd8:	0803004d 	.word	0x0803004d
 802ffdc:	0803004d 	.word	0x0803004d
 802ffe0:	0803004d 	.word	0x0803004d
 802ffe4:	0803004d 	.word	0x0803004d
 802ffe8:	0803004d 	.word	0x0803004d
 802ffec:	0803004d 	.word	0x0803004d
 802fff0:	0803004d 	.word	0x0803004d
 802fff4:	0803004d 	.word	0x0803004d
 802fff8:	0803004d 	.word	0x0803004d
 802fffc:	0803004d 	.word	0x0803004d
 8030000:	0803004d 	.word	0x0803004d
 8030004:	0803004d 	.word	0x0803004d
 8030008:	0803004d 	.word	0x0803004d
 803000c:	0803004d 	.word	0x0803004d
 8030010:	0803004d 	.word	0x0803004d
 8030014:	0803004d 	.word	0x0803004d
 8030018:	0803004d 	.word	0x0803004d
 803001c:	0803004d 	.word	0x0803004d
 8030020:	0803004d 	.word	0x0803004d
 8030024:	0803004d 	.word	0x0803004d
 8030028:	0803004d 	.word	0x0803004d
 803002c:	0803004d 	.word	0x0803004d
 8030030:	0803004d 	.word	0x0803004d
 8030034:	0803004d 	.word	0x0803004d
 8030038:	0803004d 	.word	0x0803004d
 803003c:	0803004d 	.word	0x0803004d
 8030040:	0803004d 	.word	0x0803004d
 8030044:	0803004d 	.word	0x0803004d
 8030048:	0803004d 	.word	0x0803004d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 803004c:	bf00      	nop
  }

  return (USBD_OK);
 803004e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8030050:	4618      	mov	r0, r3
 8030052:	370c      	adds	r7, #12
 8030054:	46bd      	mov	sp, r7
 8030056:	f85d 7b04 	ldr.w	r7, [sp], #4
 803005a:	4770      	bx	lr

0803005c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 803005c:	b580      	push	{r7, lr}
 803005e:	b082      	sub	sp, #8
 8030060:	af00      	add	r7, sp, #0
 8030062:	6078      	str	r0, [r7, #4]
 8030064:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8030066:	6879      	ldr	r1, [r7, #4]
 8030068:	4805      	ldr	r0, [pc, #20]	; (8030080 <CDC_Receive_FS+0x24>)
 803006a:	f7fe fb87 	bl	802e77c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 803006e:	4804      	ldr	r0, [pc, #16]	; (8030080 <CDC_Receive_FS+0x24>)
 8030070:	f7fe fbe8 	bl	802e844 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8030074:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8030076:	4618      	mov	r0, r3
 8030078:	3708      	adds	r7, #8
 803007a:	46bd      	mov	sp, r7
 803007c:	bd80      	pop	{r7, pc}
 803007e:	bf00      	nop
 8030080:	200054fc 	.word	0x200054fc

08030084 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8030084:	b480      	push	{r7}
 8030086:	b087      	sub	sp, #28
 8030088:	af00      	add	r7, sp, #0
 803008a:	60f8      	str	r0, [r7, #12]
 803008c:	60b9      	str	r1, [r7, #8]
 803008e:	4613      	mov	r3, r2
 8030090:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8030092:	2300      	movs	r3, #0
 8030094:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8030096:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803009a:	4618      	mov	r0, r3
 803009c:	371c      	adds	r7, #28
 803009e:	46bd      	mov	sp, r7
 80300a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80300a4:	4770      	bx	lr
	...

080300a8 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 80300a8:	b580      	push	{r7, lr}
 80300aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 80300ac:	2200      	movs	r2, #0
 80300ae:	4905      	ldr	r1, [pc, #20]	; (80300c4 <CDC_Init_HS+0x1c>)
 80300b0:	4805      	ldr	r0, [pc, #20]	; (80300c8 <CDC_Init_HS+0x20>)
 80300b2:	f7fe fb41 	bl	802e738 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 80300b6:	4905      	ldr	r1, [pc, #20]	; (80300cc <CDC_Init_HS+0x24>)
 80300b8:	4803      	ldr	r0, [pc, #12]	; (80300c8 <CDC_Init_HS+0x20>)
 80300ba:	f7fe fb5f 	bl	802e77c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80300be:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80300c0:	4618      	mov	r0, r3
 80300c2:	bd80      	pop	{r7, pc}
 80300c4:	20006fd8 	.word	0x20006fd8
 80300c8:	20005220 	.word	0x20005220
 80300cc:	200067d8 	.word	0x200067d8

080300d0 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 80300d0:	b480      	push	{r7}
 80300d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 80300d4:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 80300d6:	4618      	mov	r0, r3
 80300d8:	46bd      	mov	sp, r7
 80300da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80300de:	4770      	bx	lr

080300e0 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80300e0:	b480      	push	{r7}
 80300e2:	b083      	sub	sp, #12
 80300e4:	af00      	add	r7, sp, #0
 80300e6:	4603      	mov	r3, r0
 80300e8:	6039      	str	r1, [r7, #0]
 80300ea:	71fb      	strb	r3, [r7, #7]
 80300ec:	4613      	mov	r3, r2
 80300ee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 80300f0:	79fb      	ldrb	r3, [r7, #7]
 80300f2:	2b23      	cmp	r3, #35	; 0x23
 80300f4:	d84a      	bhi.n	803018c <CDC_Control_HS+0xac>
 80300f6:	a201      	add	r2, pc, #4	; (adr r2, 80300fc <CDC_Control_HS+0x1c>)
 80300f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80300fc:	0803018d 	.word	0x0803018d
 8030100:	0803018d 	.word	0x0803018d
 8030104:	0803018d 	.word	0x0803018d
 8030108:	0803018d 	.word	0x0803018d
 803010c:	0803018d 	.word	0x0803018d
 8030110:	0803018d 	.word	0x0803018d
 8030114:	0803018d 	.word	0x0803018d
 8030118:	0803018d 	.word	0x0803018d
 803011c:	0803018d 	.word	0x0803018d
 8030120:	0803018d 	.word	0x0803018d
 8030124:	0803018d 	.word	0x0803018d
 8030128:	0803018d 	.word	0x0803018d
 803012c:	0803018d 	.word	0x0803018d
 8030130:	0803018d 	.word	0x0803018d
 8030134:	0803018d 	.word	0x0803018d
 8030138:	0803018d 	.word	0x0803018d
 803013c:	0803018d 	.word	0x0803018d
 8030140:	0803018d 	.word	0x0803018d
 8030144:	0803018d 	.word	0x0803018d
 8030148:	0803018d 	.word	0x0803018d
 803014c:	0803018d 	.word	0x0803018d
 8030150:	0803018d 	.word	0x0803018d
 8030154:	0803018d 	.word	0x0803018d
 8030158:	0803018d 	.word	0x0803018d
 803015c:	0803018d 	.word	0x0803018d
 8030160:	0803018d 	.word	0x0803018d
 8030164:	0803018d 	.word	0x0803018d
 8030168:	0803018d 	.word	0x0803018d
 803016c:	0803018d 	.word	0x0803018d
 8030170:	0803018d 	.word	0x0803018d
 8030174:	0803018d 	.word	0x0803018d
 8030178:	0803018d 	.word	0x0803018d
 803017c:	0803018d 	.word	0x0803018d
 8030180:	0803018d 	.word	0x0803018d
 8030184:	0803018d 	.word	0x0803018d
 8030188:	0803018d 	.word	0x0803018d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 803018c:	bf00      	nop
  }

  return (USBD_OK);
 803018e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8030190:	4618      	mov	r0, r3
 8030192:	370c      	adds	r7, #12
 8030194:	46bd      	mov	sp, r7
 8030196:	f85d 7b04 	ldr.w	r7, [sp], #4
 803019a:	4770      	bx	lr

0803019c <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 803019c:	b580      	push	{r7, lr}
 803019e:	b082      	sub	sp, #8
 80301a0:	af00      	add	r7, sp, #0
 80301a2:	6078      	str	r0, [r7, #4]
 80301a4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  EP3_OUT_Callback(Buf, *Len);
 80301a6:	683b      	ldr	r3, [r7, #0]
 80301a8:	681b      	ldr	r3, [r3, #0]
 80301aa:	4619      	mov	r1, r3
 80301ac:	6878      	ldr	r0, [r7, #4]
 80301ae:	f7f2 faef 	bl	8022790 <EP3_OUT_Callback>

  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 80301b2:	6879      	ldr	r1, [r7, #4]
 80301b4:	4805      	ldr	r0, [pc, #20]	; (80301cc <CDC_Receive_HS+0x30>)
 80301b6:	f7fe fae1 	bl	802e77c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 80301ba:	4804      	ldr	r0, [pc, #16]	; (80301cc <CDC_Receive_HS+0x30>)
 80301bc:	f7fe fb42 	bl	802e844 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80301c0:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 80301c2:	4618      	mov	r0, r3
 80301c4:	3708      	adds	r7, #8
 80301c6:	46bd      	mov	sp, r7
 80301c8:	bd80      	pop	{r7, pc}
 80301ca:	bf00      	nop
 80301cc:	20005220 	.word	0x20005220

080301d0 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 80301d0:	b580      	push	{r7, lr}
 80301d2:	b084      	sub	sp, #16
 80301d4:	af00      	add	r7, sp, #0
 80301d6:	6078      	str	r0, [r7, #4]
 80301d8:	460b      	mov	r3, r1
 80301da:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80301dc:	2300      	movs	r3, #0
 80301de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 80301e0:	4b10      	ldr	r3, [pc, #64]	; (8030224 <CDC_Transmit_HS+0x54>)
 80301e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80301e6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80301e8:	68bb      	ldr	r3, [r7, #8]
 80301ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80301ee:	2b00      	cmp	r3, #0
 80301f0:	d001      	beq.n	80301f6 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 80301f2:	2301      	movs	r3, #1
 80301f4:	e012      	b.n	803021c <CDC_Transmit_HS+0x4c>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 80301f6:	887b      	ldrh	r3, [r7, #2]
 80301f8:	461a      	mov	r2, r3
 80301fa:	6879      	ldr	r1, [r7, #4]
 80301fc:	4809      	ldr	r0, [pc, #36]	; (8030224 <CDC_Transmit_HS+0x54>)
 80301fe:	f7fe fa9b 	bl	802e738 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8030202:	4808      	ldr	r0, [pc, #32]	; (8030224 <CDC_Transmit_HS+0x54>)
 8030204:	f7fe fad8 	bl	802e7b8 <USBD_CDC_TransmitPacket>
 8030208:	4603      	mov	r3, r0
 803020a:	73fb      	strb	r3, [r7, #15]
  HAL_Delay(500);
 803020c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8030210:	f7f7 f998 	bl	8027544 <HAL_Delay>
  printf("CDC_Transmit_HS \r\n");
 8030214:	4804      	ldr	r0, [pc, #16]	; (8030228 <CDC_Transmit_HS+0x58>)
 8030216:	f000 fee5 	bl	8030fe4 <puts>
  /* USER CODE END 12 */
  return result;
 803021a:	7bfb      	ldrb	r3, [r7, #15]
}
 803021c:	4618      	mov	r0, r3
 803021e:	3710      	adds	r7, #16
 8030220:	46bd      	mov	sp, r7
 8030222:	bd80      	pop	{r7, pc}
 8030224:	20005220 	.word	0x20005220
 8030228:	08032b3c 	.word	0x08032b3c

0803022c <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 803022c:	b580      	push	{r7, lr}
 803022e:	b086      	sub	sp, #24
 8030230:	af00      	add	r7, sp, #0
 8030232:	60f8      	str	r0, [r7, #12]
 8030234:	60b9      	str	r1, [r7, #8]
 8030236:	4613      	mov	r3, r2
 8030238:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 803023a:	2300      	movs	r3, #0
 803023c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  EP1_IN_Callback();
 803023e:	f7f2 fa01 	bl	8022644 <EP1_IN_Callback>
  printf("EP1_IN \r\n");
 8030242:	4804      	ldr	r0, [pc, #16]	; (8030254 <CDC_TransmitCplt_HS+0x28>)
 8030244:	f000 fece 	bl	8030fe4 <puts>
  /* USER CODE END 14 */
  return result;
 8030248:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 803024c:	4618      	mov	r0, r3
 803024e:	3718      	adds	r7, #24
 8030250:	46bd      	mov	sp, r7
 8030252:	bd80      	pop	{r7, pc}
 8030254:	08032b50 	.word	0x08032b50

08030258 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8030258:	b480      	push	{r7}
 803025a:	b083      	sub	sp, #12
 803025c:	af00      	add	r7, sp, #0
 803025e:	4603      	mov	r3, r0
 8030260:	6039      	str	r1, [r7, #0]
 8030262:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8030264:	683b      	ldr	r3, [r7, #0]
 8030266:	2212      	movs	r2, #18
 8030268:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 803026a:	4b03      	ldr	r3, [pc, #12]	; (8030278 <USBD_HS_DeviceDescriptor+0x20>)
}
 803026c:	4618      	mov	r0, r3
 803026e:	370c      	adds	r7, #12
 8030270:	46bd      	mov	sp, r7
 8030272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030276:	4770      	bx	lr
 8030278:	20000244 	.word	0x20000244

0803027c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 803027c:	b480      	push	{r7}
 803027e:	b083      	sub	sp, #12
 8030280:	af00      	add	r7, sp, #0
 8030282:	4603      	mov	r3, r0
 8030284:	6039      	str	r1, [r7, #0]
 8030286:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8030288:	683b      	ldr	r3, [r7, #0]
 803028a:	2204      	movs	r2, #4
 803028c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 803028e:	4b03      	ldr	r3, [pc, #12]	; (803029c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8030290:	4618      	mov	r0, r3
 8030292:	370c      	adds	r7, #12
 8030294:	46bd      	mov	sp, r7
 8030296:	f85d 7b04 	ldr.w	r7, [sp], #4
 803029a:	4770      	bx	lr
 803029c:	20000258 	.word	0x20000258

080302a0 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80302a0:	b580      	push	{r7, lr}
 80302a2:	b082      	sub	sp, #8
 80302a4:	af00      	add	r7, sp, #0
 80302a6:	4603      	mov	r3, r0
 80302a8:	6039      	str	r1, [r7, #0]
 80302aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80302ac:	79fb      	ldrb	r3, [r7, #7]
 80302ae:	2b00      	cmp	r3, #0
 80302b0:	d105      	bne.n	80302be <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80302b2:	683a      	ldr	r2, [r7, #0]
 80302b4:	4907      	ldr	r1, [pc, #28]	; (80302d4 <USBD_HS_ProductStrDescriptor+0x34>)
 80302b6:	4808      	ldr	r0, [pc, #32]	; (80302d8 <USBD_HS_ProductStrDescriptor+0x38>)
 80302b8:	f7ff fd0c 	bl	802fcd4 <USBD_GetString>
 80302bc:	e004      	b.n	80302c8 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80302be:	683a      	ldr	r2, [r7, #0]
 80302c0:	4904      	ldr	r1, [pc, #16]	; (80302d4 <USBD_HS_ProductStrDescriptor+0x34>)
 80302c2:	4805      	ldr	r0, [pc, #20]	; (80302d8 <USBD_HS_ProductStrDescriptor+0x38>)
 80302c4:	f7ff fd06 	bl	802fcd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80302c8:	4b02      	ldr	r3, [pc, #8]	; (80302d4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 80302ca:	4618      	mov	r0, r3
 80302cc:	3708      	adds	r7, #8
 80302ce:	46bd      	mov	sp, r7
 80302d0:	bd80      	pop	{r7, pc}
 80302d2:	bf00      	nop
 80302d4:	200077d8 	.word	0x200077d8
 80302d8:	08032b5c 	.word	0x08032b5c

080302dc <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80302dc:	b580      	push	{r7, lr}
 80302de:	b082      	sub	sp, #8
 80302e0:	af00      	add	r7, sp, #0
 80302e2:	4603      	mov	r3, r0
 80302e4:	6039      	str	r1, [r7, #0]
 80302e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80302e8:	683a      	ldr	r2, [r7, #0]
 80302ea:	4904      	ldr	r1, [pc, #16]	; (80302fc <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80302ec:	4804      	ldr	r0, [pc, #16]	; (8030300 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80302ee:	f7ff fcf1 	bl	802fcd4 <USBD_GetString>
  return USBD_StrDesc;
 80302f2:	4b02      	ldr	r3, [pc, #8]	; (80302fc <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80302f4:	4618      	mov	r0, r3
 80302f6:	3708      	adds	r7, #8
 80302f8:	46bd      	mov	sp, r7
 80302fa:	bd80      	pop	{r7, pc}
 80302fc:	200077d8 	.word	0x200077d8
 8030300:	08032b74 	.word	0x08032b74

08030304 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8030304:	b580      	push	{r7, lr}
 8030306:	b082      	sub	sp, #8
 8030308:	af00      	add	r7, sp, #0
 803030a:	4603      	mov	r3, r0
 803030c:	6039      	str	r1, [r7, #0]
 803030e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8030310:	683b      	ldr	r3, [r7, #0]
 8030312:	221a      	movs	r2, #26
 8030314:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8030316:	f000 f8e7 	bl	80304e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 803031a:	4b02      	ldr	r3, [pc, #8]	; (8030324 <USBD_HS_SerialStrDescriptor+0x20>)
}
 803031c:	4618      	mov	r0, r3
 803031e:	3708      	adds	r7, #8
 8030320:	46bd      	mov	sp, r7
 8030322:	bd80      	pop	{r7, pc}
 8030324:	2000025c 	.word	0x2000025c

08030328 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8030328:	b580      	push	{r7, lr}
 803032a:	b082      	sub	sp, #8
 803032c:	af00      	add	r7, sp, #0
 803032e:	4603      	mov	r3, r0
 8030330:	6039      	str	r1, [r7, #0]
 8030332:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8030334:	79fb      	ldrb	r3, [r7, #7]
 8030336:	2b00      	cmp	r3, #0
 8030338:	d105      	bne.n	8030346 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 803033a:	683a      	ldr	r2, [r7, #0]
 803033c:	4907      	ldr	r1, [pc, #28]	; (803035c <USBD_HS_ConfigStrDescriptor+0x34>)
 803033e:	4808      	ldr	r0, [pc, #32]	; (8030360 <USBD_HS_ConfigStrDescriptor+0x38>)
 8030340:	f7ff fcc8 	bl	802fcd4 <USBD_GetString>
 8030344:	e004      	b.n	8030350 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8030346:	683a      	ldr	r2, [r7, #0]
 8030348:	4904      	ldr	r1, [pc, #16]	; (803035c <USBD_HS_ConfigStrDescriptor+0x34>)
 803034a:	4805      	ldr	r0, [pc, #20]	; (8030360 <USBD_HS_ConfigStrDescriptor+0x38>)
 803034c:	f7ff fcc2 	bl	802fcd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8030350:	4b02      	ldr	r3, [pc, #8]	; (803035c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8030352:	4618      	mov	r0, r3
 8030354:	3708      	adds	r7, #8
 8030356:	46bd      	mov	sp, r7
 8030358:	bd80      	pop	{r7, pc}
 803035a:	bf00      	nop
 803035c:	200077d8 	.word	0x200077d8
 8030360:	08032b88 	.word	0x08032b88

08030364 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8030364:	b580      	push	{r7, lr}
 8030366:	b082      	sub	sp, #8
 8030368:	af00      	add	r7, sp, #0
 803036a:	4603      	mov	r3, r0
 803036c:	6039      	str	r1, [r7, #0]
 803036e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8030370:	79fb      	ldrb	r3, [r7, #7]
 8030372:	2b00      	cmp	r3, #0
 8030374:	d105      	bne.n	8030382 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8030376:	683a      	ldr	r2, [r7, #0]
 8030378:	4907      	ldr	r1, [pc, #28]	; (8030398 <USBD_HS_InterfaceStrDescriptor+0x34>)
 803037a:	4808      	ldr	r0, [pc, #32]	; (803039c <USBD_HS_InterfaceStrDescriptor+0x38>)
 803037c:	f7ff fcaa 	bl	802fcd4 <USBD_GetString>
 8030380:	e004      	b.n	803038c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8030382:	683a      	ldr	r2, [r7, #0]
 8030384:	4904      	ldr	r1, [pc, #16]	; (8030398 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8030386:	4805      	ldr	r0, [pc, #20]	; (803039c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8030388:	f7ff fca4 	bl	802fcd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 803038c:	4b02      	ldr	r3, [pc, #8]	; (8030398 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 803038e:	4618      	mov	r0, r3
 8030390:	3708      	adds	r7, #8
 8030392:	46bd      	mov	sp, r7
 8030394:	bd80      	pop	{r7, pc}
 8030396:	bf00      	nop
 8030398:	200077d8 	.word	0x200077d8
 803039c:	08032b94 	.word	0x08032b94

080303a0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80303a0:	b480      	push	{r7}
 80303a2:	b083      	sub	sp, #12
 80303a4:	af00      	add	r7, sp, #0
 80303a6:	4603      	mov	r3, r0
 80303a8:	6039      	str	r1, [r7, #0]
 80303aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80303ac:	683b      	ldr	r3, [r7, #0]
 80303ae:	2212      	movs	r2, #18
 80303b0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80303b2:	4b03      	ldr	r3, [pc, #12]	; (80303c0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80303b4:	4618      	mov	r0, r3
 80303b6:	370c      	adds	r7, #12
 80303b8:	46bd      	mov	sp, r7
 80303ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80303be:	4770      	bx	lr
 80303c0:	20000214 	.word	0x20000214

080303c4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80303c4:	b480      	push	{r7}
 80303c6:	b083      	sub	sp, #12
 80303c8:	af00      	add	r7, sp, #0
 80303ca:	4603      	mov	r3, r0
 80303cc:	6039      	str	r1, [r7, #0]
 80303ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80303d0:	683b      	ldr	r3, [r7, #0]
 80303d2:	2204      	movs	r2, #4
 80303d4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80303d6:	4b03      	ldr	r3, [pc, #12]	; (80303e4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80303d8:	4618      	mov	r0, r3
 80303da:	370c      	adds	r7, #12
 80303dc:	46bd      	mov	sp, r7
 80303de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80303e2:	4770      	bx	lr
 80303e4:	20000258 	.word	0x20000258

080303e8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80303e8:	b580      	push	{r7, lr}
 80303ea:	b082      	sub	sp, #8
 80303ec:	af00      	add	r7, sp, #0
 80303ee:	4603      	mov	r3, r0
 80303f0:	6039      	str	r1, [r7, #0]
 80303f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80303f4:	79fb      	ldrb	r3, [r7, #7]
 80303f6:	2b00      	cmp	r3, #0
 80303f8:	d105      	bne.n	8030406 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80303fa:	683a      	ldr	r2, [r7, #0]
 80303fc:	4907      	ldr	r1, [pc, #28]	; (803041c <USBD_FS_ProductStrDescriptor+0x34>)
 80303fe:	4808      	ldr	r0, [pc, #32]	; (8030420 <USBD_FS_ProductStrDescriptor+0x38>)
 8030400:	f7ff fc68 	bl	802fcd4 <USBD_GetString>
 8030404:	e004      	b.n	8030410 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8030406:	683a      	ldr	r2, [r7, #0]
 8030408:	4904      	ldr	r1, [pc, #16]	; (803041c <USBD_FS_ProductStrDescriptor+0x34>)
 803040a:	4805      	ldr	r0, [pc, #20]	; (8030420 <USBD_FS_ProductStrDescriptor+0x38>)
 803040c:	f7ff fc62 	bl	802fcd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8030410:	4b02      	ldr	r3, [pc, #8]	; (803041c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8030412:	4618      	mov	r0, r3
 8030414:	3708      	adds	r7, #8
 8030416:	46bd      	mov	sp, r7
 8030418:	bd80      	pop	{r7, pc}
 803041a:	bf00      	nop
 803041c:	200077d8 	.word	0x200077d8
 8030420:	08032b5c 	.word	0x08032b5c

08030424 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8030424:	b580      	push	{r7, lr}
 8030426:	b082      	sub	sp, #8
 8030428:	af00      	add	r7, sp, #0
 803042a:	4603      	mov	r3, r0
 803042c:	6039      	str	r1, [r7, #0]
 803042e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8030430:	683a      	ldr	r2, [r7, #0]
 8030432:	4904      	ldr	r1, [pc, #16]	; (8030444 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8030434:	4804      	ldr	r0, [pc, #16]	; (8030448 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8030436:	f7ff fc4d 	bl	802fcd4 <USBD_GetString>
  return USBD_StrDesc;
 803043a:	4b02      	ldr	r3, [pc, #8]	; (8030444 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 803043c:	4618      	mov	r0, r3
 803043e:	3708      	adds	r7, #8
 8030440:	46bd      	mov	sp, r7
 8030442:	bd80      	pop	{r7, pc}
 8030444:	200077d8 	.word	0x200077d8
 8030448:	08032b74 	.word	0x08032b74

0803044c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 803044c:	b580      	push	{r7, lr}
 803044e:	b082      	sub	sp, #8
 8030450:	af00      	add	r7, sp, #0
 8030452:	4603      	mov	r3, r0
 8030454:	6039      	str	r1, [r7, #0]
 8030456:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8030458:	683b      	ldr	r3, [r7, #0]
 803045a:	221a      	movs	r2, #26
 803045c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 803045e:	f000 f843 	bl	80304e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8030462:	4b02      	ldr	r3, [pc, #8]	; (803046c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8030464:	4618      	mov	r0, r3
 8030466:	3708      	adds	r7, #8
 8030468:	46bd      	mov	sp, r7
 803046a:	bd80      	pop	{r7, pc}
 803046c:	2000025c 	.word	0x2000025c

08030470 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8030470:	b580      	push	{r7, lr}
 8030472:	b082      	sub	sp, #8
 8030474:	af00      	add	r7, sp, #0
 8030476:	4603      	mov	r3, r0
 8030478:	6039      	str	r1, [r7, #0]
 803047a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 803047c:	79fb      	ldrb	r3, [r7, #7]
 803047e:	2b00      	cmp	r3, #0
 8030480:	d105      	bne.n	803048e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8030482:	683a      	ldr	r2, [r7, #0]
 8030484:	4907      	ldr	r1, [pc, #28]	; (80304a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8030486:	4808      	ldr	r0, [pc, #32]	; (80304a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8030488:	f7ff fc24 	bl	802fcd4 <USBD_GetString>
 803048c:	e004      	b.n	8030498 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 803048e:	683a      	ldr	r2, [r7, #0]
 8030490:	4904      	ldr	r1, [pc, #16]	; (80304a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8030492:	4805      	ldr	r0, [pc, #20]	; (80304a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8030494:	f7ff fc1e 	bl	802fcd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8030498:	4b02      	ldr	r3, [pc, #8]	; (80304a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 803049a:	4618      	mov	r0, r3
 803049c:	3708      	adds	r7, #8
 803049e:	46bd      	mov	sp, r7
 80304a0:	bd80      	pop	{r7, pc}
 80304a2:	bf00      	nop
 80304a4:	200077d8 	.word	0x200077d8
 80304a8:	08032b88 	.word	0x08032b88

080304ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80304ac:	b580      	push	{r7, lr}
 80304ae:	b082      	sub	sp, #8
 80304b0:	af00      	add	r7, sp, #0
 80304b2:	4603      	mov	r3, r0
 80304b4:	6039      	str	r1, [r7, #0]
 80304b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80304b8:	79fb      	ldrb	r3, [r7, #7]
 80304ba:	2b00      	cmp	r3, #0
 80304bc:	d105      	bne.n	80304ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80304be:	683a      	ldr	r2, [r7, #0]
 80304c0:	4907      	ldr	r1, [pc, #28]	; (80304e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80304c2:	4808      	ldr	r0, [pc, #32]	; (80304e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80304c4:	f7ff fc06 	bl	802fcd4 <USBD_GetString>
 80304c8:	e004      	b.n	80304d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80304ca:	683a      	ldr	r2, [r7, #0]
 80304cc:	4904      	ldr	r1, [pc, #16]	; (80304e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80304ce:	4805      	ldr	r0, [pc, #20]	; (80304e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80304d0:	f7ff fc00 	bl	802fcd4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80304d4:	4b02      	ldr	r3, [pc, #8]	; (80304e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80304d6:	4618      	mov	r0, r3
 80304d8:	3708      	adds	r7, #8
 80304da:	46bd      	mov	sp, r7
 80304dc:	bd80      	pop	{r7, pc}
 80304de:	bf00      	nop
 80304e0:	200077d8 	.word	0x200077d8
 80304e4:	08032b94 	.word	0x08032b94

080304e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80304e8:	b580      	push	{r7, lr}
 80304ea:	b084      	sub	sp, #16
 80304ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 80304ee:	68fa      	ldr	r2, [r7, #12]
 80304f0:	68bb      	ldr	r3, [r7, #8]
 80304f2:	4413      	add	r3, r2
 80304f4:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80304f6:	68fb      	ldr	r3, [r7, #12]
 80304f8:	2b00      	cmp	r3, #0
 80304fa:	d009      	beq.n	8030510 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80304fc:	2208      	movs	r2, #8
 80304fe:	4906      	ldr	r1, [pc, #24]	; (8030518 <Get_SerialNum+0x30>)
 8030500:	68f8      	ldr	r0, [r7, #12]
 8030502:	f000 f80d 	bl	8030520 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8030506:	2204      	movs	r2, #4
 8030508:	4904      	ldr	r1, [pc, #16]	; (803051c <Get_SerialNum+0x34>)
 803050a:	6878      	ldr	r0, [r7, #4]
 803050c:	f000 f808 	bl	8030520 <IntToUnicode>
  }
}
 8030510:	bf00      	nop
 8030512:	3710      	adds	r7, #16
 8030514:	46bd      	mov	sp, r7
 8030516:	bd80      	pop	{r7, pc}
 8030518:	2000025e 	.word	0x2000025e
 803051c:	2000026e 	.word	0x2000026e

08030520 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8030520:	b480      	push	{r7}
 8030522:	b087      	sub	sp, #28
 8030524:	af00      	add	r7, sp, #0
 8030526:	60f8      	str	r0, [r7, #12]
 8030528:	60b9      	str	r1, [r7, #8]
 803052a:	4613      	mov	r3, r2
 803052c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 803052e:	2300      	movs	r3, #0
 8030530:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8030532:	2300      	movs	r3, #0
 8030534:	75fb      	strb	r3, [r7, #23]
 8030536:	e027      	b.n	8030588 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8030538:	68fb      	ldr	r3, [r7, #12]
 803053a:	0f1b      	lsrs	r3, r3, #28
 803053c:	2b09      	cmp	r3, #9
 803053e:	d80b      	bhi.n	8030558 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8030540:	68fb      	ldr	r3, [r7, #12]
 8030542:	0f1b      	lsrs	r3, r3, #28
 8030544:	b2da      	uxtb	r2, r3
 8030546:	7dfb      	ldrb	r3, [r7, #23]
 8030548:	005b      	lsls	r3, r3, #1
 803054a:	4619      	mov	r1, r3
 803054c:	68bb      	ldr	r3, [r7, #8]
 803054e:	440b      	add	r3, r1
 8030550:	3230      	adds	r2, #48	; 0x30
 8030552:	b2d2      	uxtb	r2, r2
 8030554:	701a      	strb	r2, [r3, #0]
 8030556:	e00a      	b.n	803056e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8030558:	68fb      	ldr	r3, [r7, #12]
 803055a:	0f1b      	lsrs	r3, r3, #28
 803055c:	b2da      	uxtb	r2, r3
 803055e:	7dfb      	ldrb	r3, [r7, #23]
 8030560:	005b      	lsls	r3, r3, #1
 8030562:	4619      	mov	r1, r3
 8030564:	68bb      	ldr	r3, [r7, #8]
 8030566:	440b      	add	r3, r1
 8030568:	3237      	adds	r2, #55	; 0x37
 803056a:	b2d2      	uxtb	r2, r2
 803056c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 803056e:	68fb      	ldr	r3, [r7, #12]
 8030570:	011b      	lsls	r3, r3, #4
 8030572:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8030574:	7dfb      	ldrb	r3, [r7, #23]
 8030576:	005b      	lsls	r3, r3, #1
 8030578:	3301      	adds	r3, #1
 803057a:	68ba      	ldr	r2, [r7, #8]
 803057c:	4413      	add	r3, r2
 803057e:	2200      	movs	r2, #0
 8030580:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8030582:	7dfb      	ldrb	r3, [r7, #23]
 8030584:	3301      	adds	r3, #1
 8030586:	75fb      	strb	r3, [r7, #23]
 8030588:	7dfa      	ldrb	r2, [r7, #23]
 803058a:	79fb      	ldrb	r3, [r7, #7]
 803058c:	429a      	cmp	r2, r3
 803058e:	d3d3      	bcc.n	8030538 <IntToUnicode+0x18>
  }
}
 8030590:	bf00      	nop
 8030592:	bf00      	nop
 8030594:	371c      	adds	r7, #28
 8030596:	46bd      	mov	sp, r7
 8030598:	f85d 7b04 	ldr.w	r7, [sp], #4
 803059c:	4770      	bx	lr
	...

080305a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80305a0:	b580      	push	{r7, lr}
 80305a2:	b08e      	sub	sp, #56	; 0x38
 80305a4:	af00      	add	r7, sp, #0
 80305a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80305a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80305ac:	2200      	movs	r2, #0
 80305ae:	601a      	str	r2, [r3, #0]
 80305b0:	605a      	str	r2, [r3, #4]
 80305b2:	609a      	str	r2, [r3, #8]
 80305b4:	60da      	str	r2, [r3, #12]
 80305b6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80305b8:	687b      	ldr	r3, [r7, #4]
 80305ba:	681b      	ldr	r3, [r3, #0]
 80305bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80305c0:	d13b      	bne.n	803063a <HAL_PCD_MspInit+0x9a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80305c2:	2300      	movs	r3, #0
 80305c4:	623b      	str	r3, [r7, #32]
 80305c6:	4b69      	ldr	r3, [pc, #420]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 80305c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80305ca:	4a68      	ldr	r2, [pc, #416]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 80305cc:	f043 0301 	orr.w	r3, r3, #1
 80305d0:	6313      	str	r3, [r2, #48]	; 0x30
 80305d2:	4b66      	ldr	r3, [pc, #408]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 80305d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80305d6:	f003 0301 	and.w	r3, r3, #1
 80305da:	623b      	str	r3, [r7, #32]
 80305dc:	6a3b      	ldr	r3, [r7, #32]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80305de:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80305e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80305e4:	2302      	movs	r3, #2
 80305e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80305e8:	2300      	movs	r3, #0
 80305ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80305ec:	2303      	movs	r3, #3
 80305ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80305f0:	230a      	movs	r3, #10
 80305f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80305f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80305f8:	4619      	mov	r1, r3
 80305fa:	485d      	ldr	r0, [pc, #372]	; (8030770 <HAL_PCD_MspInit+0x1d0>)
 80305fc:	f7f7 fd58 	bl	80280b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8030600:	4b5a      	ldr	r3, [pc, #360]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8030604:	4a59      	ldr	r2, [pc, #356]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030606:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 803060a:	6353      	str	r3, [r2, #52]	; 0x34
 803060c:	2300      	movs	r3, #0
 803060e:	61fb      	str	r3, [r7, #28]
 8030610:	4b56      	ldr	r3, [pc, #344]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8030614:	4a55      	ldr	r2, [pc, #340]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030616:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 803061a:	6453      	str	r3, [r2, #68]	; 0x44
 803061c:	4b53      	ldr	r3, [pc, #332]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 803061e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8030620:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8030624:	61fb      	str	r3, [r7, #28]
 8030626:	69fb      	ldr	r3, [r7, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8030628:	2200      	movs	r2, #0
 803062a:	2100      	movs	r1, #0
 803062c:	2043      	movs	r0, #67	; 0x43
 803062e:	f7f7 f8dc 	bl	80277ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8030632:	2043      	movs	r0, #67	; 0x43
 8030634:	f7f7 f8f5 	bl	8027822 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8030638:	e094      	b.n	8030764 <HAL_PCD_MspInit+0x1c4>
  else if(pcdHandle->Instance==USB_OTG_HS)
 803063a:	687b      	ldr	r3, [r7, #4]
 803063c:	681b      	ldr	r3, [r3, #0]
 803063e:	4a4d      	ldr	r2, [pc, #308]	; (8030774 <HAL_PCD_MspInit+0x1d4>)
 8030640:	4293      	cmp	r3, r2
 8030642:	f040 808f 	bne.w	8030764 <HAL_PCD_MspInit+0x1c4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8030646:	2300      	movs	r3, #0
 8030648:	61bb      	str	r3, [r7, #24]
 803064a:	4b48      	ldr	r3, [pc, #288]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 803064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803064e:	4a47      	ldr	r2, [pc, #284]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030650:	f043 0304 	orr.w	r3, r3, #4
 8030654:	6313      	str	r3, [r2, #48]	; 0x30
 8030656:	4b45      	ldr	r3, [pc, #276]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803065a:	f003 0304 	and.w	r3, r3, #4
 803065e:	61bb      	str	r3, [r7, #24]
 8030660:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8030662:	2300      	movs	r3, #0
 8030664:	617b      	str	r3, [r7, #20]
 8030666:	4b41      	ldr	r3, [pc, #260]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803066a:	4a40      	ldr	r2, [pc, #256]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 803066c:	f043 0301 	orr.w	r3, r3, #1
 8030670:	6313      	str	r3, [r2, #48]	; 0x30
 8030672:	4b3e      	ldr	r3, [pc, #248]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8030676:	f003 0301 	and.w	r3, r3, #1
 803067a:	617b      	str	r3, [r7, #20]
 803067c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 803067e:	2300      	movs	r3, #0
 8030680:	613b      	str	r3, [r7, #16]
 8030682:	4b3a      	ldr	r3, [pc, #232]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8030686:	4a39      	ldr	r2, [pc, #228]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030688:	f043 0302 	orr.w	r3, r3, #2
 803068c:	6313      	str	r3, [r2, #48]	; 0x30
 803068e:	4b37      	ldr	r3, [pc, #220]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8030692:	f003 0302 	and.w	r3, r3, #2
 8030696:	613b      	str	r3, [r7, #16]
 8030698:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 803069a:	230d      	movs	r3, #13
 803069c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 803069e:	2302      	movs	r3, #2
 80306a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80306a2:	2300      	movs	r3, #0
 80306a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80306a6:	2303      	movs	r3, #3
 80306a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80306aa:	230a      	movs	r3, #10
 80306ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80306ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80306b2:	4619      	mov	r1, r3
 80306b4:	4830      	ldr	r0, [pc, #192]	; (8030778 <HAL_PCD_MspInit+0x1d8>)
 80306b6:	f7f7 fcfb 	bl	80280b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80306ba:	2328      	movs	r3, #40	; 0x28
 80306bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80306be:	2302      	movs	r3, #2
 80306c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80306c2:	2300      	movs	r3, #0
 80306c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80306c6:	2303      	movs	r3, #3
 80306c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80306ca:	230a      	movs	r3, #10
 80306cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80306ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80306d2:	4619      	mov	r1, r3
 80306d4:	4826      	ldr	r0, [pc, #152]	; (8030770 <HAL_PCD_MspInit+0x1d0>)
 80306d6:	f7f7 fceb 	bl	80280b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80306da:	f643 4323 	movw	r3, #15395	; 0x3c23
 80306de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80306e0:	2302      	movs	r3, #2
 80306e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80306e4:	2300      	movs	r3, #0
 80306e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80306e8:	2303      	movs	r3, #3
 80306ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80306ec:	230a      	movs	r3, #10
 80306ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80306f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80306f4:	4619      	mov	r1, r3
 80306f6:	4821      	ldr	r0, [pc, #132]	; (803077c <HAL_PCD_MspInit+0x1dc>)
 80306f8:	f7f7 fcda 	bl	80280b0 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80306fc:	2300      	movs	r3, #0
 80306fe:	60fb      	str	r3, [r7, #12]
 8030700:	4b1a      	ldr	r3, [pc, #104]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8030704:	4a19      	ldr	r2, [pc, #100]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030706:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 803070a:	6313      	str	r3, [r2, #48]	; 0x30
 803070c:	4b17      	ldr	r3, [pc, #92]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 803070e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8030710:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8030714:	60fb      	str	r3, [r7, #12]
 8030716:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 8030718:	2300      	movs	r3, #0
 803071a:	60bb      	str	r3, [r7, #8]
 803071c:	4b13      	ldr	r3, [pc, #76]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 803071e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8030720:	4a12      	ldr	r2, [pc, #72]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 8030722:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8030726:	6313      	str	r3, [r2, #48]	; 0x30
 8030728:	4b10      	ldr	r3, [pc, #64]	; (803076c <HAL_PCD_MspInit+0x1cc>)
 803072a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 803072c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8030730:	60bb      	str	r3, [r7, #8]
 8030732:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(OTG_HS_EP1_OUT_IRQn, 0, 0);
 8030734:	2200      	movs	r2, #0
 8030736:	2100      	movs	r1, #0
 8030738:	204a      	movs	r0, #74	; 0x4a
 803073a:	f7f7 f856 	bl	80277ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_EP1_OUT_IRQn);
 803073e:	204a      	movs	r0, #74	; 0x4a
 8030740:	f7f7 f86f 	bl	8027822 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_HS_EP1_IN_IRQn, 0, 0);
 8030744:	2200      	movs	r2, #0
 8030746:	2100      	movs	r1, #0
 8030748:	204b      	movs	r0, #75	; 0x4b
 803074a:	f7f7 f84e 	bl	80277ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_EP1_IN_IRQn);
 803074e:	204b      	movs	r0, #75	; 0x4b
 8030750:	f7f7 f867 	bl	8027822 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8030754:	2200      	movs	r2, #0
 8030756:	2100      	movs	r1, #0
 8030758:	204d      	movs	r0, #77	; 0x4d
 803075a:	f7f7 f846 	bl	80277ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 803075e:	204d      	movs	r0, #77	; 0x4d
 8030760:	f7f7 f85f 	bl	8027822 <HAL_NVIC_EnableIRQ>
}
 8030764:	bf00      	nop
 8030766:	3738      	adds	r7, #56	; 0x38
 8030768:	46bd      	mov	sp, r7
 803076a:	bd80      	pop	{r7, pc}
 803076c:	40023800 	.word	0x40023800
 8030770:	40020000 	.word	0x40020000
 8030774:	40040000 	.word	0x40040000
 8030778:	40020800 	.word	0x40020800
 803077c:	40020400 	.word	0x40020400

08030780 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8030780:	b580      	push	{r7, lr}
 8030782:	b082      	sub	sp, #8
 8030784:	af00      	add	r7, sp, #0
 8030786:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8030788:	687b      	ldr	r3, [r7, #4]
 803078a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 803078e:	687b      	ldr	r3, [r7, #4]
 8030790:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8030794:	4619      	mov	r1, r3
 8030796:	4610      	mov	r0, r2
 8030798:	f7fe f93d 	bl	802ea16 <USBD_LL_SetupStage>
}
 803079c:	bf00      	nop
 803079e:	3708      	adds	r7, #8
 80307a0:	46bd      	mov	sp, r7
 80307a2:	bd80      	pop	{r7, pc}

080307a4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80307a4:	b580      	push	{r7, lr}
 80307a6:	b082      	sub	sp, #8
 80307a8:	af00      	add	r7, sp, #0
 80307aa:	6078      	str	r0, [r7, #4]
 80307ac:	460b      	mov	r3, r1
 80307ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80307b0:	687b      	ldr	r3, [r7, #4]
 80307b2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80307b6:	78fa      	ldrb	r2, [r7, #3]
 80307b8:	6879      	ldr	r1, [r7, #4]
 80307ba:	4613      	mov	r3, r2
 80307bc:	00db      	lsls	r3, r3, #3
 80307be:	4413      	add	r3, r2
 80307c0:	009b      	lsls	r3, r3, #2
 80307c2:	440b      	add	r3, r1
 80307c4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80307c8:	681a      	ldr	r2, [r3, #0]
 80307ca:	78fb      	ldrb	r3, [r7, #3]
 80307cc:	4619      	mov	r1, r3
 80307ce:	f7fe f977 	bl	802eac0 <USBD_LL_DataOutStage>
}
 80307d2:	bf00      	nop
 80307d4:	3708      	adds	r7, #8
 80307d6:	46bd      	mov	sp, r7
 80307d8:	bd80      	pop	{r7, pc}

080307da <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80307da:	b580      	push	{r7, lr}
 80307dc:	b082      	sub	sp, #8
 80307de:	af00      	add	r7, sp, #0
 80307e0:	6078      	str	r0, [r7, #4]
 80307e2:	460b      	mov	r3, r1
 80307e4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80307e6:	687b      	ldr	r3, [r7, #4]
 80307e8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80307ec:	78fa      	ldrb	r2, [r7, #3]
 80307ee:	6879      	ldr	r1, [r7, #4]
 80307f0:	4613      	mov	r3, r2
 80307f2:	00db      	lsls	r3, r3, #3
 80307f4:	4413      	add	r3, r2
 80307f6:	009b      	lsls	r3, r3, #2
 80307f8:	440b      	add	r3, r1
 80307fa:	334c      	adds	r3, #76	; 0x4c
 80307fc:	681a      	ldr	r2, [r3, #0]
 80307fe:	78fb      	ldrb	r3, [r7, #3]
 8030800:	4619      	mov	r1, r3
 8030802:	f7fe fa10 	bl	802ec26 <USBD_LL_DataInStage>
}
 8030806:	bf00      	nop
 8030808:	3708      	adds	r7, #8
 803080a:	46bd      	mov	sp, r7
 803080c:	bd80      	pop	{r7, pc}

0803080e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 803080e:	b580      	push	{r7, lr}
 8030810:	b082      	sub	sp, #8
 8030812:	af00      	add	r7, sp, #0
 8030814:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8030816:	687b      	ldr	r3, [r7, #4]
 8030818:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 803081c:	4618      	mov	r0, r3
 803081e:	f7fe fb44 	bl	802eeaa <USBD_LL_SOF>
}
 8030822:	bf00      	nop
 8030824:	3708      	adds	r7, #8
 8030826:	46bd      	mov	sp, r7
 8030828:	bd80      	pop	{r7, pc}

0803082a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 803082a:	b580      	push	{r7, lr}
 803082c:	b084      	sub	sp, #16
 803082e:	af00      	add	r7, sp, #0
 8030830:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8030832:	2301      	movs	r3, #1
 8030834:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8030836:	687b      	ldr	r3, [r7, #4]
 8030838:	68db      	ldr	r3, [r3, #12]
 803083a:	2b00      	cmp	r3, #0
 803083c:	d102      	bne.n	8030844 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 803083e:	2300      	movs	r3, #0
 8030840:	73fb      	strb	r3, [r7, #15]
 8030842:	e008      	b.n	8030856 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8030844:	687b      	ldr	r3, [r7, #4]
 8030846:	68db      	ldr	r3, [r3, #12]
 8030848:	2b02      	cmp	r3, #2
 803084a:	d102      	bne.n	8030852 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 803084c:	2301      	movs	r3, #1
 803084e:	73fb      	strb	r3, [r7, #15]
 8030850:	e001      	b.n	8030856 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8030852:	f7f3 f895 	bl	8023980 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8030856:	687b      	ldr	r3, [r7, #4]
 8030858:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 803085c:	7bfa      	ldrb	r2, [r7, #15]
 803085e:	4611      	mov	r1, r2
 8030860:	4618      	mov	r0, r3
 8030862:	f7fe fae4 	bl	802ee2e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8030866:	687b      	ldr	r3, [r7, #4]
 8030868:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 803086c:	4618      	mov	r0, r3
 803086e:	f7fe fa8c 	bl	802ed8a <USBD_LL_Reset>
}
 8030872:	bf00      	nop
 8030874:	3710      	adds	r7, #16
 8030876:	46bd      	mov	sp, r7
 8030878:	bd80      	pop	{r7, pc}
	...

0803087c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 803087c:	b580      	push	{r7, lr}
 803087e:	b082      	sub	sp, #8
 8030880:	af00      	add	r7, sp, #0
 8030882:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8030884:	687b      	ldr	r3, [r7, #4]
 8030886:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 803088a:	4618      	mov	r0, r3
 803088c:	f7fe fadf 	bl	802ee4e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8030890:	687b      	ldr	r3, [r7, #4]
 8030892:	681b      	ldr	r3, [r3, #0]
 8030894:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8030898:	681b      	ldr	r3, [r3, #0]
 803089a:	687a      	ldr	r2, [r7, #4]
 803089c:	6812      	ldr	r2, [r2, #0]
 803089e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80308a2:	f043 0301 	orr.w	r3, r3, #1
 80308a6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80308a8:	687b      	ldr	r3, [r7, #4]
 80308aa:	6a1b      	ldr	r3, [r3, #32]
 80308ac:	2b00      	cmp	r3, #0
 80308ae:	d005      	beq.n	80308bc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80308b0:	4b04      	ldr	r3, [pc, #16]	; (80308c4 <HAL_PCD_SuspendCallback+0x48>)
 80308b2:	691b      	ldr	r3, [r3, #16]
 80308b4:	4a03      	ldr	r2, [pc, #12]	; (80308c4 <HAL_PCD_SuspendCallback+0x48>)
 80308b6:	f043 0306 	orr.w	r3, r3, #6
 80308ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80308bc:	bf00      	nop
 80308be:	3708      	adds	r7, #8
 80308c0:	46bd      	mov	sp, r7
 80308c2:	bd80      	pop	{r7, pc}
 80308c4:	e000ed00 	.word	0xe000ed00

080308c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80308c8:	b580      	push	{r7, lr}
 80308ca:	b082      	sub	sp, #8
 80308cc:	af00      	add	r7, sp, #0
 80308ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80308d0:	687b      	ldr	r3, [r7, #4]
 80308d2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80308d6:	4618      	mov	r0, r3
 80308d8:	f7fe facf 	bl	802ee7a <USBD_LL_Resume>
}
 80308dc:	bf00      	nop
 80308de:	3708      	adds	r7, #8
 80308e0:	46bd      	mov	sp, r7
 80308e2:	bd80      	pop	{r7, pc}

080308e4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80308e4:	b580      	push	{r7, lr}
 80308e6:	b082      	sub	sp, #8
 80308e8:	af00      	add	r7, sp, #0
 80308ea:	6078      	str	r0, [r7, #4]
 80308ec:	460b      	mov	r3, r1
 80308ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80308f0:	687b      	ldr	r3, [r7, #4]
 80308f2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80308f6:	78fa      	ldrb	r2, [r7, #3]
 80308f8:	4611      	mov	r1, r2
 80308fa:	4618      	mov	r0, r3
 80308fc:	f7fe fb27 	bl	802ef4e <USBD_LL_IsoOUTIncomplete>
}
 8030900:	bf00      	nop
 8030902:	3708      	adds	r7, #8
 8030904:	46bd      	mov	sp, r7
 8030906:	bd80      	pop	{r7, pc}

08030908 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8030908:	b580      	push	{r7, lr}
 803090a:	b082      	sub	sp, #8
 803090c:	af00      	add	r7, sp, #0
 803090e:	6078      	str	r0, [r7, #4]
 8030910:	460b      	mov	r3, r1
 8030912:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8030914:	687b      	ldr	r3, [r7, #4]
 8030916:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 803091a:	78fa      	ldrb	r2, [r7, #3]
 803091c:	4611      	mov	r1, r2
 803091e:	4618      	mov	r0, r3
 8030920:	f7fe fae3 	bl	802eeea <USBD_LL_IsoINIncomplete>
}
 8030924:	bf00      	nop
 8030926:	3708      	adds	r7, #8
 8030928:	46bd      	mov	sp, r7
 803092a:	bd80      	pop	{r7, pc}

0803092c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 803092c:	b580      	push	{r7, lr}
 803092e:	b082      	sub	sp, #8
 8030930:	af00      	add	r7, sp, #0
 8030932:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8030934:	687b      	ldr	r3, [r7, #4]
 8030936:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 803093a:	4618      	mov	r0, r3
 803093c:	f7fe fb39 	bl	802efb2 <USBD_LL_DevConnected>
}
 8030940:	bf00      	nop
 8030942:	3708      	adds	r7, #8
 8030944:	46bd      	mov	sp, r7
 8030946:	bd80      	pop	{r7, pc}

08030948 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8030948:	b580      	push	{r7, lr}
 803094a:	b082      	sub	sp, #8
 803094c:	af00      	add	r7, sp, #0
 803094e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8030950:	687b      	ldr	r3, [r7, #4]
 8030952:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8030956:	4618      	mov	r0, r3
 8030958:	f7fe fb36 	bl	802efc8 <USBD_LL_DevDisconnected>
}
 803095c:	bf00      	nop
 803095e:	3708      	adds	r7, #8
 8030960:	46bd      	mov	sp, r7
 8030962:	bd80      	pop	{r7, pc}

08030964 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8030964:	b580      	push	{r7, lr}
 8030966:	b082      	sub	sp, #8
 8030968:	af00      	add	r7, sp, #0
 803096a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 803096c:	687b      	ldr	r3, [r7, #4]
 803096e:	781b      	ldrb	r3, [r3, #0]
 8030970:	2b00      	cmp	r3, #0
 8030972:	d13c      	bne.n	80309ee <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8030974:	4a43      	ldr	r2, [pc, #268]	; (8030a84 <USBD_LL_Init+0x120>)
 8030976:	687b      	ldr	r3, [r7, #4]
 8030978:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 803097c:	687b      	ldr	r3, [r7, #4]
 803097e:	4a41      	ldr	r2, [pc, #260]	; (8030a84 <USBD_LL_Init+0x120>)
 8030980:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8030984:	4b3f      	ldr	r3, [pc, #252]	; (8030a84 <USBD_LL_Init+0x120>)
 8030986:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 803098a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 803098c:	4b3d      	ldr	r3, [pc, #244]	; (8030a84 <USBD_LL_Init+0x120>)
 803098e:	2204      	movs	r2, #4
 8030990:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8030992:	4b3c      	ldr	r3, [pc, #240]	; (8030a84 <USBD_LL_Init+0x120>)
 8030994:	2202      	movs	r2, #2
 8030996:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8030998:	4b3a      	ldr	r3, [pc, #232]	; (8030a84 <USBD_LL_Init+0x120>)
 803099a:	2200      	movs	r2, #0
 803099c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 803099e:	4b39      	ldr	r3, [pc, #228]	; (8030a84 <USBD_LL_Init+0x120>)
 80309a0:	2202      	movs	r2, #2
 80309a2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80309a4:	4b37      	ldr	r3, [pc, #220]	; (8030a84 <USBD_LL_Init+0x120>)
 80309a6:	2200      	movs	r2, #0
 80309a8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80309aa:	4b36      	ldr	r3, [pc, #216]	; (8030a84 <USBD_LL_Init+0x120>)
 80309ac:	2200      	movs	r2, #0
 80309ae:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80309b0:	4b34      	ldr	r3, [pc, #208]	; (8030a84 <USBD_LL_Init+0x120>)
 80309b2:	2200      	movs	r2, #0
 80309b4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80309b6:	4b33      	ldr	r3, [pc, #204]	; (8030a84 <USBD_LL_Init+0x120>)
 80309b8:	2200      	movs	r2, #0
 80309ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80309bc:	4b31      	ldr	r3, [pc, #196]	; (8030a84 <USBD_LL_Init+0x120>)
 80309be:	2200      	movs	r2, #0
 80309c0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80309c2:	4830      	ldr	r0, [pc, #192]	; (8030a84 <USBD_LL_Init+0x120>)
 80309c4:	f7f7 ff51 	bl	802886a <HAL_PCD_Init>
 80309c8:	4603      	mov	r3, r0
 80309ca:	2b00      	cmp	r3, #0
 80309cc:	d001      	beq.n	80309d2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80309ce:	f7f2 ffd7 	bl	8023980 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80309d2:	2180      	movs	r1, #128	; 0x80
 80309d4:	482b      	ldr	r0, [pc, #172]	; (8030a84 <USBD_LL_Init+0x120>)
 80309d6:	f7f9 f9a8 	bl	8029d2a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80309da:	2240      	movs	r2, #64	; 0x40
 80309dc:	2100      	movs	r1, #0
 80309de:	4829      	ldr	r0, [pc, #164]	; (8030a84 <USBD_LL_Init+0x120>)
 80309e0:	f7f9 f95c 	bl	8029c9c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80309e4:	2280      	movs	r2, #128	; 0x80
 80309e6:	2101      	movs	r1, #1
 80309e8:	4826      	ldr	r0, [pc, #152]	; (8030a84 <USBD_LL_Init+0x120>)
 80309ea:	f7f9 f957 	bl	8029c9c <HAL_PCDEx_SetTxFiFo>
  }
  if (pdev->id == DEVICE_HS) {
 80309ee:	687b      	ldr	r3, [r7, #4]
 80309f0:	781b      	ldrb	r3, [r3, #0]
 80309f2:	2b01      	cmp	r3, #1
 80309f4:	d140      	bne.n	8030a78 <USBD_LL_Init+0x114>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80309f6:	4a24      	ldr	r2, [pc, #144]	; (8030a88 <USBD_LL_Init+0x124>)
 80309f8:	687b      	ldr	r3, [r7, #4]
 80309fa:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 80309fe:	687b      	ldr	r3, [r7, #4]
 8030a00:	4a21      	ldr	r2, [pc, #132]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a02:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8030a06:	4b20      	ldr	r3, [pc, #128]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a08:	4a20      	ldr	r2, [pc, #128]	; (8030a8c <USBD_LL_Init+0x128>)
 8030a0a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 8030a0c:	4b1e      	ldr	r3, [pc, #120]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a0e:	2206      	movs	r2, #6
 8030a10:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 8030a12:	4b1d      	ldr	r3, [pc, #116]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a14:	2200      	movs	r2, #0
 8030a16:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8030a18:	4b1b      	ldr	r3, [pc, #108]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a1a:	2200      	movs	r2, #0
 8030a1c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8030a1e:	4b1a      	ldr	r3, [pc, #104]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a20:	2201      	movs	r2, #1
 8030a22:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8030a24:	4b18      	ldr	r3, [pc, #96]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a26:	2200      	movs	r2, #0
 8030a28:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8030a2a:	4b17      	ldr	r3, [pc, #92]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a2c:	2200      	movs	r2, #0
 8030a2e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8030a30:	4b15      	ldr	r3, [pc, #84]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a32:	2200      	movs	r2, #0
 8030a34:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8030a36:	4b14      	ldr	r3, [pc, #80]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a38:	2200      	movs	r2, #0
 8030a3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8030a3c:	4b12      	ldr	r3, [pc, #72]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a3e:	2200      	movs	r2, #0
 8030a40:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8030a42:	4b11      	ldr	r3, [pc, #68]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a44:	2200      	movs	r2, #0
 8030a46:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8030a48:	480f      	ldr	r0, [pc, #60]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a4a:	f7f7 ff0e 	bl	802886a <HAL_PCD_Init>
 8030a4e:	4603      	mov	r3, r0
 8030a50:	2b00      	cmp	r3, #0
 8030a52:	d001      	beq.n	8030a58 <USBD_LL_Init+0xf4>
  {
    Error_Handler( );
 8030a54:	f7f2 ff94 	bl	8023980 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8030a58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8030a5c:	480a      	ldr	r0, [pc, #40]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a5e:	f7f9 f964 	bl	8029d2a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8030a62:	2280      	movs	r2, #128	; 0x80
 8030a64:	2100      	movs	r1, #0
 8030a66:	4808      	ldr	r0, [pc, #32]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a68:	f7f9 f918 	bl	8029c9c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8030a6c:	f44f 72ba 	mov.w	r2, #372	; 0x174
 8030a70:	2101      	movs	r1, #1
 8030a72:	4805      	ldr	r0, [pc, #20]	; (8030a88 <USBD_LL_Init+0x124>)
 8030a74:	f7f9 f912 	bl	8029c9c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8030a78:	2300      	movs	r3, #0
}
 8030a7a:	4618      	mov	r0, r3
 8030a7c:	3708      	adds	r7, #8
 8030a7e:	46bd      	mov	sp, r7
 8030a80:	bd80      	pop	{r7, pc}
 8030a82:	bf00      	nop
 8030a84:	200079d8 	.word	0x200079d8
 8030a88:	20007ee4 	.word	0x20007ee4
 8030a8c:	40040000 	.word	0x40040000

08030a90 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8030a90:	b580      	push	{r7, lr}
 8030a92:	b084      	sub	sp, #16
 8030a94:	af00      	add	r7, sp, #0
 8030a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8030a98:	2300      	movs	r3, #0
 8030a9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030a9c:	2300      	movs	r3, #0
 8030a9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8030aa0:	687b      	ldr	r3, [r7, #4]
 8030aa2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8030aa6:	4618      	mov	r0, r3
 8030aa8:	f7f7 fffc 	bl	8028aa4 <HAL_PCD_Start>
 8030aac:	4603      	mov	r3, r0
 8030aae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8030ab0:	7bfb      	ldrb	r3, [r7, #15]
 8030ab2:	4618      	mov	r0, r3
 8030ab4:	f000 f942 	bl	8030d3c <USBD_Get_USB_Status>
 8030ab8:	4603      	mov	r3, r0
 8030aba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8030abc:	7bbb      	ldrb	r3, [r7, #14]
}
 8030abe:	4618      	mov	r0, r3
 8030ac0:	3710      	adds	r7, #16
 8030ac2:	46bd      	mov	sp, r7
 8030ac4:	bd80      	pop	{r7, pc}

08030ac6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8030ac6:	b580      	push	{r7, lr}
 8030ac8:	b084      	sub	sp, #16
 8030aca:	af00      	add	r7, sp, #0
 8030acc:	6078      	str	r0, [r7, #4]
 8030ace:	4608      	mov	r0, r1
 8030ad0:	4611      	mov	r1, r2
 8030ad2:	461a      	mov	r2, r3
 8030ad4:	4603      	mov	r3, r0
 8030ad6:	70fb      	strb	r3, [r7, #3]
 8030ad8:	460b      	mov	r3, r1
 8030ada:	70bb      	strb	r3, [r7, #2]
 8030adc:	4613      	mov	r3, r2
 8030ade:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8030ae0:	2300      	movs	r3, #0
 8030ae2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030ae4:	2300      	movs	r3, #0
 8030ae6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8030ae8:	687b      	ldr	r3, [r7, #4]
 8030aea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8030aee:	78bb      	ldrb	r3, [r7, #2]
 8030af0:	883a      	ldrh	r2, [r7, #0]
 8030af2:	78f9      	ldrb	r1, [r7, #3]
 8030af4:	f7f8 fccd 	bl	8029492 <HAL_PCD_EP_Open>
 8030af8:	4603      	mov	r3, r0
 8030afa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8030afc:	7bfb      	ldrb	r3, [r7, #15]
 8030afe:	4618      	mov	r0, r3
 8030b00:	f000 f91c 	bl	8030d3c <USBD_Get_USB_Status>
 8030b04:	4603      	mov	r3, r0
 8030b06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8030b08:	7bbb      	ldrb	r3, [r7, #14]
}
 8030b0a:	4618      	mov	r0, r3
 8030b0c:	3710      	adds	r7, #16
 8030b0e:	46bd      	mov	sp, r7
 8030b10:	bd80      	pop	{r7, pc}

08030b12 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8030b12:	b580      	push	{r7, lr}
 8030b14:	b084      	sub	sp, #16
 8030b16:	af00      	add	r7, sp, #0
 8030b18:	6078      	str	r0, [r7, #4]
 8030b1a:	460b      	mov	r3, r1
 8030b1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8030b1e:	2300      	movs	r3, #0
 8030b20:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030b22:	2300      	movs	r3, #0
 8030b24:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8030b26:	687b      	ldr	r3, [r7, #4]
 8030b28:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8030b2c:	78fa      	ldrb	r2, [r7, #3]
 8030b2e:	4611      	mov	r1, r2
 8030b30:	4618      	mov	r0, r3
 8030b32:	f7f8 fd16 	bl	8029562 <HAL_PCD_EP_Close>
 8030b36:	4603      	mov	r3, r0
 8030b38:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8030b3a:	7bfb      	ldrb	r3, [r7, #15]
 8030b3c:	4618      	mov	r0, r3
 8030b3e:	f000 f8fd 	bl	8030d3c <USBD_Get_USB_Status>
 8030b42:	4603      	mov	r3, r0
 8030b44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8030b46:	7bbb      	ldrb	r3, [r7, #14]
}
 8030b48:	4618      	mov	r0, r3
 8030b4a:	3710      	adds	r7, #16
 8030b4c:	46bd      	mov	sp, r7
 8030b4e:	bd80      	pop	{r7, pc}

08030b50 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8030b50:	b580      	push	{r7, lr}
 8030b52:	b084      	sub	sp, #16
 8030b54:	af00      	add	r7, sp, #0
 8030b56:	6078      	str	r0, [r7, #4]
 8030b58:	460b      	mov	r3, r1
 8030b5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8030b5c:	2300      	movs	r3, #0
 8030b5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030b60:	2300      	movs	r3, #0
 8030b62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8030b64:	687b      	ldr	r3, [r7, #4]
 8030b66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8030b6a:	78fa      	ldrb	r2, [r7, #3]
 8030b6c:	4611      	mov	r1, r2
 8030b6e:	4618      	mov	r0, r3
 8030b70:	f7f8 fdee 	bl	8029750 <HAL_PCD_EP_SetStall>
 8030b74:	4603      	mov	r3, r0
 8030b76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8030b78:	7bfb      	ldrb	r3, [r7, #15]
 8030b7a:	4618      	mov	r0, r3
 8030b7c:	f000 f8de 	bl	8030d3c <USBD_Get_USB_Status>
 8030b80:	4603      	mov	r3, r0
 8030b82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8030b84:	7bbb      	ldrb	r3, [r7, #14]
}
 8030b86:	4618      	mov	r0, r3
 8030b88:	3710      	adds	r7, #16
 8030b8a:	46bd      	mov	sp, r7
 8030b8c:	bd80      	pop	{r7, pc}

08030b8e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8030b8e:	b580      	push	{r7, lr}
 8030b90:	b084      	sub	sp, #16
 8030b92:	af00      	add	r7, sp, #0
 8030b94:	6078      	str	r0, [r7, #4]
 8030b96:	460b      	mov	r3, r1
 8030b98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8030b9a:	2300      	movs	r3, #0
 8030b9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030b9e:	2300      	movs	r3, #0
 8030ba0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8030ba2:	687b      	ldr	r3, [r7, #4]
 8030ba4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8030ba8:	78fa      	ldrb	r2, [r7, #3]
 8030baa:	4611      	mov	r1, r2
 8030bac:	4618      	mov	r0, r3
 8030bae:	f7f8 fe33 	bl	8029818 <HAL_PCD_EP_ClrStall>
 8030bb2:	4603      	mov	r3, r0
 8030bb4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8030bb6:	7bfb      	ldrb	r3, [r7, #15]
 8030bb8:	4618      	mov	r0, r3
 8030bba:	f000 f8bf 	bl	8030d3c <USBD_Get_USB_Status>
 8030bbe:	4603      	mov	r3, r0
 8030bc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8030bc2:	7bbb      	ldrb	r3, [r7, #14]
}
 8030bc4:	4618      	mov	r0, r3
 8030bc6:	3710      	adds	r7, #16
 8030bc8:	46bd      	mov	sp, r7
 8030bca:	bd80      	pop	{r7, pc}

08030bcc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8030bcc:	b480      	push	{r7}
 8030bce:	b085      	sub	sp, #20
 8030bd0:	af00      	add	r7, sp, #0
 8030bd2:	6078      	str	r0, [r7, #4]
 8030bd4:	460b      	mov	r3, r1
 8030bd6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8030bd8:	687b      	ldr	r3, [r7, #4]
 8030bda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8030bde:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8030be0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8030be4:	2b00      	cmp	r3, #0
 8030be6:	da0b      	bge.n	8030c00 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8030be8:	78fb      	ldrb	r3, [r7, #3]
 8030bea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8030bee:	68f9      	ldr	r1, [r7, #12]
 8030bf0:	4613      	mov	r3, r2
 8030bf2:	00db      	lsls	r3, r3, #3
 8030bf4:	4413      	add	r3, r2
 8030bf6:	009b      	lsls	r3, r3, #2
 8030bf8:	440b      	add	r3, r1
 8030bfa:	333e      	adds	r3, #62	; 0x3e
 8030bfc:	781b      	ldrb	r3, [r3, #0]
 8030bfe:	e00b      	b.n	8030c18 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8030c00:	78fb      	ldrb	r3, [r7, #3]
 8030c02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8030c06:	68f9      	ldr	r1, [r7, #12]
 8030c08:	4613      	mov	r3, r2
 8030c0a:	00db      	lsls	r3, r3, #3
 8030c0c:	4413      	add	r3, r2
 8030c0e:	009b      	lsls	r3, r3, #2
 8030c10:	440b      	add	r3, r1
 8030c12:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8030c16:	781b      	ldrb	r3, [r3, #0]
  }
}
 8030c18:	4618      	mov	r0, r3
 8030c1a:	3714      	adds	r7, #20
 8030c1c:	46bd      	mov	sp, r7
 8030c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030c22:	4770      	bx	lr

08030c24 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8030c24:	b580      	push	{r7, lr}
 8030c26:	b084      	sub	sp, #16
 8030c28:	af00      	add	r7, sp, #0
 8030c2a:	6078      	str	r0, [r7, #4]
 8030c2c:	460b      	mov	r3, r1
 8030c2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8030c30:	2300      	movs	r3, #0
 8030c32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030c34:	2300      	movs	r3, #0
 8030c36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8030c38:	687b      	ldr	r3, [r7, #4]
 8030c3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8030c3e:	78fa      	ldrb	r2, [r7, #3]
 8030c40:	4611      	mov	r1, r2
 8030c42:	4618      	mov	r0, r3
 8030c44:	f7f8 fc00 	bl	8029448 <HAL_PCD_SetAddress>
 8030c48:	4603      	mov	r3, r0
 8030c4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8030c4c:	7bfb      	ldrb	r3, [r7, #15]
 8030c4e:	4618      	mov	r0, r3
 8030c50:	f000 f874 	bl	8030d3c <USBD_Get_USB_Status>
 8030c54:	4603      	mov	r3, r0
 8030c56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8030c58:	7bbb      	ldrb	r3, [r7, #14]
}
 8030c5a:	4618      	mov	r0, r3
 8030c5c:	3710      	adds	r7, #16
 8030c5e:	46bd      	mov	sp, r7
 8030c60:	bd80      	pop	{r7, pc}

08030c62 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8030c62:	b580      	push	{r7, lr}
 8030c64:	b086      	sub	sp, #24
 8030c66:	af00      	add	r7, sp, #0
 8030c68:	60f8      	str	r0, [r7, #12]
 8030c6a:	607a      	str	r2, [r7, #4]
 8030c6c:	603b      	str	r3, [r7, #0]
 8030c6e:	460b      	mov	r3, r1
 8030c70:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8030c72:	2300      	movs	r3, #0
 8030c74:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030c76:	2300      	movs	r3, #0
 8030c78:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8030c7a:	68fb      	ldr	r3, [r7, #12]
 8030c7c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8030c80:	7af9      	ldrb	r1, [r7, #11]
 8030c82:	683b      	ldr	r3, [r7, #0]
 8030c84:	687a      	ldr	r2, [r7, #4]
 8030c86:	f7f8 fd19 	bl	80296bc <HAL_PCD_EP_Transmit>
 8030c8a:	4603      	mov	r3, r0
 8030c8c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8030c8e:	7dfb      	ldrb	r3, [r7, #23]
 8030c90:	4618      	mov	r0, r3
 8030c92:	f000 f853 	bl	8030d3c <USBD_Get_USB_Status>
 8030c96:	4603      	mov	r3, r0
 8030c98:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8030c9a:	7dbb      	ldrb	r3, [r7, #22]
}
 8030c9c:	4618      	mov	r0, r3
 8030c9e:	3718      	adds	r7, #24
 8030ca0:	46bd      	mov	sp, r7
 8030ca2:	bd80      	pop	{r7, pc}

08030ca4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8030ca4:	b580      	push	{r7, lr}
 8030ca6:	b086      	sub	sp, #24
 8030ca8:	af00      	add	r7, sp, #0
 8030caa:	60f8      	str	r0, [r7, #12]
 8030cac:	607a      	str	r2, [r7, #4]
 8030cae:	603b      	str	r3, [r7, #0]
 8030cb0:	460b      	mov	r3, r1
 8030cb2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8030cb4:	2300      	movs	r3, #0
 8030cb6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030cb8:	2300      	movs	r3, #0
 8030cba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8030cbc:	68fb      	ldr	r3, [r7, #12]
 8030cbe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8030cc2:	7af9      	ldrb	r1, [r7, #11]
 8030cc4:	683b      	ldr	r3, [r7, #0]
 8030cc6:	687a      	ldr	r2, [r7, #4]
 8030cc8:	f7f8 fc95 	bl	80295f6 <HAL_PCD_EP_Receive>
 8030ccc:	4603      	mov	r3, r0
 8030cce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8030cd0:	7dfb      	ldrb	r3, [r7, #23]
 8030cd2:	4618      	mov	r0, r3
 8030cd4:	f000 f832 	bl	8030d3c <USBD_Get_USB_Status>
 8030cd8:	4603      	mov	r3, r0
 8030cda:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8030cdc:	7dbb      	ldrb	r3, [r7, #22]
}
 8030cde:	4618      	mov	r0, r3
 8030ce0:	3718      	adds	r7, #24
 8030ce2:	46bd      	mov	sp, r7
 8030ce4:	bd80      	pop	{r7, pc}

08030ce6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8030ce6:	b580      	push	{r7, lr}
 8030ce8:	b082      	sub	sp, #8
 8030cea:	af00      	add	r7, sp, #0
 8030cec:	6078      	str	r0, [r7, #4]
 8030cee:	460b      	mov	r3, r1
 8030cf0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8030cf2:	687b      	ldr	r3, [r7, #4]
 8030cf4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8030cf8:	78fa      	ldrb	r2, [r7, #3]
 8030cfa:	4611      	mov	r1, r2
 8030cfc:	4618      	mov	r0, r3
 8030cfe:	f7f8 fcc5 	bl	802968c <HAL_PCD_EP_GetRxCount>
 8030d02:	4603      	mov	r3, r0
}
 8030d04:	4618      	mov	r0, r3
 8030d06:	3708      	adds	r7, #8
 8030d08:	46bd      	mov	sp, r7
 8030d0a:	bd80      	pop	{r7, pc}

08030d0c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8030d0c:	b480      	push	{r7}
 8030d0e:	b083      	sub	sp, #12
 8030d10:	af00      	add	r7, sp, #0
 8030d12:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8030d14:	4b03      	ldr	r3, [pc, #12]	; (8030d24 <USBD_static_malloc+0x18>)
}
 8030d16:	4618      	mov	r0, r3
 8030d18:	370c      	adds	r7, #12
 8030d1a:	46bd      	mov	sp, r7
 8030d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030d20:	4770      	bx	lr
 8030d22:	bf00      	nop
 8030d24:	200083f0 	.word	0x200083f0

08030d28 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8030d28:	b480      	push	{r7}
 8030d2a:	b083      	sub	sp, #12
 8030d2c:	af00      	add	r7, sp, #0
 8030d2e:	6078      	str	r0, [r7, #4]

}
 8030d30:	bf00      	nop
 8030d32:	370c      	adds	r7, #12
 8030d34:	46bd      	mov	sp, r7
 8030d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030d3a:	4770      	bx	lr

08030d3c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8030d3c:	b480      	push	{r7}
 8030d3e:	b085      	sub	sp, #20
 8030d40:	af00      	add	r7, sp, #0
 8030d42:	4603      	mov	r3, r0
 8030d44:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8030d46:	2300      	movs	r3, #0
 8030d48:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8030d4a:	79fb      	ldrb	r3, [r7, #7]
 8030d4c:	2b03      	cmp	r3, #3
 8030d4e:	d817      	bhi.n	8030d80 <USBD_Get_USB_Status+0x44>
 8030d50:	a201      	add	r2, pc, #4	; (adr r2, 8030d58 <USBD_Get_USB_Status+0x1c>)
 8030d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8030d56:	bf00      	nop
 8030d58:	08030d69 	.word	0x08030d69
 8030d5c:	08030d6f 	.word	0x08030d6f
 8030d60:	08030d75 	.word	0x08030d75
 8030d64:	08030d7b 	.word	0x08030d7b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8030d68:	2300      	movs	r3, #0
 8030d6a:	73fb      	strb	r3, [r7, #15]
    break;
 8030d6c:	e00b      	b.n	8030d86 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8030d6e:	2303      	movs	r3, #3
 8030d70:	73fb      	strb	r3, [r7, #15]
    break;
 8030d72:	e008      	b.n	8030d86 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8030d74:	2301      	movs	r3, #1
 8030d76:	73fb      	strb	r3, [r7, #15]
    break;
 8030d78:	e005      	b.n	8030d86 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8030d7a:	2303      	movs	r3, #3
 8030d7c:	73fb      	strb	r3, [r7, #15]
    break;
 8030d7e:	e002      	b.n	8030d86 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8030d80:	2303      	movs	r3, #3
 8030d82:	73fb      	strb	r3, [r7, #15]
    break;
 8030d84:	bf00      	nop
  }
  return usb_status;
 8030d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8030d88:	4618      	mov	r0, r3
 8030d8a:	3714      	adds	r7, #20
 8030d8c:	46bd      	mov	sp, r7
 8030d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8030d92:	4770      	bx	lr

08030d94 <std>:
 8030d94:	2300      	movs	r3, #0
 8030d96:	b510      	push	{r4, lr}
 8030d98:	4604      	mov	r4, r0
 8030d9a:	e9c0 3300 	strd	r3, r3, [r0]
 8030d9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8030da2:	6083      	str	r3, [r0, #8]
 8030da4:	8181      	strh	r1, [r0, #12]
 8030da6:	6643      	str	r3, [r0, #100]	; 0x64
 8030da8:	81c2      	strh	r2, [r0, #14]
 8030daa:	6183      	str	r3, [r0, #24]
 8030dac:	4619      	mov	r1, r3
 8030dae:	2208      	movs	r2, #8
 8030db0:	305c      	adds	r0, #92	; 0x5c
 8030db2:	f000 f9f7 	bl	80311a4 <memset>
 8030db6:	4b0d      	ldr	r3, [pc, #52]	; (8030dec <std+0x58>)
 8030db8:	6263      	str	r3, [r4, #36]	; 0x24
 8030dba:	4b0d      	ldr	r3, [pc, #52]	; (8030df0 <std+0x5c>)
 8030dbc:	62a3      	str	r3, [r4, #40]	; 0x28
 8030dbe:	4b0d      	ldr	r3, [pc, #52]	; (8030df4 <std+0x60>)
 8030dc0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8030dc2:	4b0d      	ldr	r3, [pc, #52]	; (8030df8 <std+0x64>)
 8030dc4:	6323      	str	r3, [r4, #48]	; 0x30
 8030dc6:	4b0d      	ldr	r3, [pc, #52]	; (8030dfc <std+0x68>)
 8030dc8:	6224      	str	r4, [r4, #32]
 8030dca:	429c      	cmp	r4, r3
 8030dcc:	d006      	beq.n	8030ddc <std+0x48>
 8030dce:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8030dd2:	4294      	cmp	r4, r2
 8030dd4:	d002      	beq.n	8030ddc <std+0x48>
 8030dd6:	33d0      	adds	r3, #208	; 0xd0
 8030dd8:	429c      	cmp	r4, r3
 8030dda:	d105      	bne.n	8030de8 <std+0x54>
 8030ddc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8030de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8030de4:	f000 ba56 	b.w	8031294 <__retarget_lock_init_recursive>
 8030de8:	bd10      	pop	{r4, pc}
 8030dea:	bf00      	nop
 8030dec:	08030ff5 	.word	0x08030ff5
 8030df0:	08031017 	.word	0x08031017
 8030df4:	0803104f 	.word	0x0803104f
 8030df8:	08031073 	.word	0x08031073
 8030dfc:	20008610 	.word	0x20008610

08030e00 <stdio_exit_handler>:
 8030e00:	4a02      	ldr	r2, [pc, #8]	; (8030e0c <stdio_exit_handler+0xc>)
 8030e02:	4903      	ldr	r1, [pc, #12]	; (8030e10 <stdio_exit_handler+0x10>)
 8030e04:	4803      	ldr	r0, [pc, #12]	; (8030e14 <stdio_exit_handler+0x14>)
 8030e06:	f000 b869 	b.w	8030edc <_fwalk_sglue>
 8030e0a:	bf00      	nop
 8030e0c:	20000278 	.word	0x20000278
 8030e10:	08031b5d 	.word	0x08031b5d
 8030e14:	20000284 	.word	0x20000284

08030e18 <cleanup_stdio>:
 8030e18:	6841      	ldr	r1, [r0, #4]
 8030e1a:	4b0c      	ldr	r3, [pc, #48]	; (8030e4c <cleanup_stdio+0x34>)
 8030e1c:	4299      	cmp	r1, r3
 8030e1e:	b510      	push	{r4, lr}
 8030e20:	4604      	mov	r4, r0
 8030e22:	d001      	beq.n	8030e28 <cleanup_stdio+0x10>
 8030e24:	f000 fe9a 	bl	8031b5c <_fflush_r>
 8030e28:	68a1      	ldr	r1, [r4, #8]
 8030e2a:	4b09      	ldr	r3, [pc, #36]	; (8030e50 <cleanup_stdio+0x38>)
 8030e2c:	4299      	cmp	r1, r3
 8030e2e:	d002      	beq.n	8030e36 <cleanup_stdio+0x1e>
 8030e30:	4620      	mov	r0, r4
 8030e32:	f000 fe93 	bl	8031b5c <_fflush_r>
 8030e36:	68e1      	ldr	r1, [r4, #12]
 8030e38:	4b06      	ldr	r3, [pc, #24]	; (8030e54 <cleanup_stdio+0x3c>)
 8030e3a:	4299      	cmp	r1, r3
 8030e3c:	d004      	beq.n	8030e48 <cleanup_stdio+0x30>
 8030e3e:	4620      	mov	r0, r4
 8030e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8030e44:	f000 be8a 	b.w	8031b5c <_fflush_r>
 8030e48:	bd10      	pop	{r4, pc}
 8030e4a:	bf00      	nop
 8030e4c:	20008610 	.word	0x20008610
 8030e50:	20008678 	.word	0x20008678
 8030e54:	200086e0 	.word	0x200086e0

08030e58 <global_stdio_init.part.0>:
 8030e58:	b510      	push	{r4, lr}
 8030e5a:	4b0b      	ldr	r3, [pc, #44]	; (8030e88 <global_stdio_init.part.0+0x30>)
 8030e5c:	4c0b      	ldr	r4, [pc, #44]	; (8030e8c <global_stdio_init.part.0+0x34>)
 8030e5e:	4a0c      	ldr	r2, [pc, #48]	; (8030e90 <global_stdio_init.part.0+0x38>)
 8030e60:	601a      	str	r2, [r3, #0]
 8030e62:	4620      	mov	r0, r4
 8030e64:	2200      	movs	r2, #0
 8030e66:	2104      	movs	r1, #4
 8030e68:	f7ff ff94 	bl	8030d94 <std>
 8030e6c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8030e70:	2201      	movs	r2, #1
 8030e72:	2109      	movs	r1, #9
 8030e74:	f7ff ff8e 	bl	8030d94 <std>
 8030e78:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8030e7c:	2202      	movs	r2, #2
 8030e7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8030e82:	2112      	movs	r1, #18
 8030e84:	f7ff bf86 	b.w	8030d94 <std>
 8030e88:	20008748 	.word	0x20008748
 8030e8c:	20008610 	.word	0x20008610
 8030e90:	08030e01 	.word	0x08030e01

08030e94 <__sfp_lock_acquire>:
 8030e94:	4801      	ldr	r0, [pc, #4]	; (8030e9c <__sfp_lock_acquire+0x8>)
 8030e96:	f000 b9fe 	b.w	8031296 <__retarget_lock_acquire_recursive>
 8030e9a:	bf00      	nop
 8030e9c:	20008751 	.word	0x20008751

08030ea0 <__sfp_lock_release>:
 8030ea0:	4801      	ldr	r0, [pc, #4]	; (8030ea8 <__sfp_lock_release+0x8>)
 8030ea2:	f000 b9f9 	b.w	8031298 <__retarget_lock_release_recursive>
 8030ea6:	bf00      	nop
 8030ea8:	20008751 	.word	0x20008751

08030eac <__sinit>:
 8030eac:	b510      	push	{r4, lr}
 8030eae:	4604      	mov	r4, r0
 8030eb0:	f7ff fff0 	bl	8030e94 <__sfp_lock_acquire>
 8030eb4:	6a23      	ldr	r3, [r4, #32]
 8030eb6:	b11b      	cbz	r3, 8030ec0 <__sinit+0x14>
 8030eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8030ebc:	f7ff bff0 	b.w	8030ea0 <__sfp_lock_release>
 8030ec0:	4b04      	ldr	r3, [pc, #16]	; (8030ed4 <__sinit+0x28>)
 8030ec2:	6223      	str	r3, [r4, #32]
 8030ec4:	4b04      	ldr	r3, [pc, #16]	; (8030ed8 <__sinit+0x2c>)
 8030ec6:	681b      	ldr	r3, [r3, #0]
 8030ec8:	2b00      	cmp	r3, #0
 8030eca:	d1f5      	bne.n	8030eb8 <__sinit+0xc>
 8030ecc:	f7ff ffc4 	bl	8030e58 <global_stdio_init.part.0>
 8030ed0:	e7f2      	b.n	8030eb8 <__sinit+0xc>
 8030ed2:	bf00      	nop
 8030ed4:	08030e19 	.word	0x08030e19
 8030ed8:	20008748 	.word	0x20008748

08030edc <_fwalk_sglue>:
 8030edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8030ee0:	4607      	mov	r7, r0
 8030ee2:	4688      	mov	r8, r1
 8030ee4:	4614      	mov	r4, r2
 8030ee6:	2600      	movs	r6, #0
 8030ee8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8030eec:	f1b9 0901 	subs.w	r9, r9, #1
 8030ef0:	d505      	bpl.n	8030efe <_fwalk_sglue+0x22>
 8030ef2:	6824      	ldr	r4, [r4, #0]
 8030ef4:	2c00      	cmp	r4, #0
 8030ef6:	d1f7      	bne.n	8030ee8 <_fwalk_sglue+0xc>
 8030ef8:	4630      	mov	r0, r6
 8030efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8030efe:	89ab      	ldrh	r3, [r5, #12]
 8030f00:	2b01      	cmp	r3, #1
 8030f02:	d907      	bls.n	8030f14 <_fwalk_sglue+0x38>
 8030f04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8030f08:	3301      	adds	r3, #1
 8030f0a:	d003      	beq.n	8030f14 <_fwalk_sglue+0x38>
 8030f0c:	4629      	mov	r1, r5
 8030f0e:	4638      	mov	r0, r7
 8030f10:	47c0      	blx	r8
 8030f12:	4306      	orrs	r6, r0
 8030f14:	3568      	adds	r5, #104	; 0x68
 8030f16:	e7e9      	b.n	8030eec <_fwalk_sglue+0x10>

08030f18 <iprintf>:
 8030f18:	b40f      	push	{r0, r1, r2, r3}
 8030f1a:	b507      	push	{r0, r1, r2, lr}
 8030f1c:	4906      	ldr	r1, [pc, #24]	; (8030f38 <iprintf+0x20>)
 8030f1e:	ab04      	add	r3, sp, #16
 8030f20:	6808      	ldr	r0, [r1, #0]
 8030f22:	f853 2b04 	ldr.w	r2, [r3], #4
 8030f26:	6881      	ldr	r1, [r0, #8]
 8030f28:	9301      	str	r3, [sp, #4]
 8030f2a:	f000 fae7 	bl	80314fc <_vfiprintf_r>
 8030f2e:	b003      	add	sp, #12
 8030f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8030f34:	b004      	add	sp, #16
 8030f36:	4770      	bx	lr
 8030f38:	200002d0 	.word	0x200002d0

08030f3c <_puts_r>:
 8030f3c:	6a03      	ldr	r3, [r0, #32]
 8030f3e:	b570      	push	{r4, r5, r6, lr}
 8030f40:	6884      	ldr	r4, [r0, #8]
 8030f42:	4605      	mov	r5, r0
 8030f44:	460e      	mov	r6, r1
 8030f46:	b90b      	cbnz	r3, 8030f4c <_puts_r+0x10>
 8030f48:	f7ff ffb0 	bl	8030eac <__sinit>
 8030f4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8030f4e:	07db      	lsls	r3, r3, #31
 8030f50:	d405      	bmi.n	8030f5e <_puts_r+0x22>
 8030f52:	89a3      	ldrh	r3, [r4, #12]
 8030f54:	0598      	lsls	r0, r3, #22
 8030f56:	d402      	bmi.n	8030f5e <_puts_r+0x22>
 8030f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8030f5a:	f000 f99c 	bl	8031296 <__retarget_lock_acquire_recursive>
 8030f5e:	89a3      	ldrh	r3, [r4, #12]
 8030f60:	0719      	lsls	r1, r3, #28
 8030f62:	d513      	bpl.n	8030f8c <_puts_r+0x50>
 8030f64:	6923      	ldr	r3, [r4, #16]
 8030f66:	b18b      	cbz	r3, 8030f8c <_puts_r+0x50>
 8030f68:	3e01      	subs	r6, #1
 8030f6a:	68a3      	ldr	r3, [r4, #8]
 8030f6c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8030f70:	3b01      	subs	r3, #1
 8030f72:	60a3      	str	r3, [r4, #8]
 8030f74:	b9e9      	cbnz	r1, 8030fb2 <_puts_r+0x76>
 8030f76:	2b00      	cmp	r3, #0
 8030f78:	da2e      	bge.n	8030fd8 <_puts_r+0x9c>
 8030f7a:	4622      	mov	r2, r4
 8030f7c:	210a      	movs	r1, #10
 8030f7e:	4628      	mov	r0, r5
 8030f80:	f000 f87b 	bl	803107a <__swbuf_r>
 8030f84:	3001      	adds	r0, #1
 8030f86:	d007      	beq.n	8030f98 <_puts_r+0x5c>
 8030f88:	250a      	movs	r5, #10
 8030f8a:	e007      	b.n	8030f9c <_puts_r+0x60>
 8030f8c:	4621      	mov	r1, r4
 8030f8e:	4628      	mov	r0, r5
 8030f90:	f000 f8b0 	bl	80310f4 <__swsetup_r>
 8030f94:	2800      	cmp	r0, #0
 8030f96:	d0e7      	beq.n	8030f68 <_puts_r+0x2c>
 8030f98:	f04f 35ff 	mov.w	r5, #4294967295
 8030f9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8030f9e:	07da      	lsls	r2, r3, #31
 8030fa0:	d405      	bmi.n	8030fae <_puts_r+0x72>
 8030fa2:	89a3      	ldrh	r3, [r4, #12]
 8030fa4:	059b      	lsls	r3, r3, #22
 8030fa6:	d402      	bmi.n	8030fae <_puts_r+0x72>
 8030fa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8030faa:	f000 f975 	bl	8031298 <__retarget_lock_release_recursive>
 8030fae:	4628      	mov	r0, r5
 8030fb0:	bd70      	pop	{r4, r5, r6, pc}
 8030fb2:	2b00      	cmp	r3, #0
 8030fb4:	da04      	bge.n	8030fc0 <_puts_r+0x84>
 8030fb6:	69a2      	ldr	r2, [r4, #24]
 8030fb8:	429a      	cmp	r2, r3
 8030fba:	dc06      	bgt.n	8030fca <_puts_r+0x8e>
 8030fbc:	290a      	cmp	r1, #10
 8030fbe:	d004      	beq.n	8030fca <_puts_r+0x8e>
 8030fc0:	6823      	ldr	r3, [r4, #0]
 8030fc2:	1c5a      	adds	r2, r3, #1
 8030fc4:	6022      	str	r2, [r4, #0]
 8030fc6:	7019      	strb	r1, [r3, #0]
 8030fc8:	e7cf      	b.n	8030f6a <_puts_r+0x2e>
 8030fca:	4622      	mov	r2, r4
 8030fcc:	4628      	mov	r0, r5
 8030fce:	f000 f854 	bl	803107a <__swbuf_r>
 8030fd2:	3001      	adds	r0, #1
 8030fd4:	d1c9      	bne.n	8030f6a <_puts_r+0x2e>
 8030fd6:	e7df      	b.n	8030f98 <_puts_r+0x5c>
 8030fd8:	6823      	ldr	r3, [r4, #0]
 8030fda:	250a      	movs	r5, #10
 8030fdc:	1c5a      	adds	r2, r3, #1
 8030fde:	6022      	str	r2, [r4, #0]
 8030fe0:	701d      	strb	r5, [r3, #0]
 8030fe2:	e7db      	b.n	8030f9c <_puts_r+0x60>

08030fe4 <puts>:
 8030fe4:	4b02      	ldr	r3, [pc, #8]	; (8030ff0 <puts+0xc>)
 8030fe6:	4601      	mov	r1, r0
 8030fe8:	6818      	ldr	r0, [r3, #0]
 8030fea:	f7ff bfa7 	b.w	8030f3c <_puts_r>
 8030fee:	bf00      	nop
 8030ff0:	200002d0 	.word	0x200002d0

08030ff4 <__sread>:
 8030ff4:	b510      	push	{r4, lr}
 8030ff6:	460c      	mov	r4, r1
 8030ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8030ffc:	f000 f8fc 	bl	80311f8 <_read_r>
 8031000:	2800      	cmp	r0, #0
 8031002:	bfab      	itete	ge
 8031004:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8031006:	89a3      	ldrhlt	r3, [r4, #12]
 8031008:	181b      	addge	r3, r3, r0
 803100a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 803100e:	bfac      	ite	ge
 8031010:	6563      	strge	r3, [r4, #84]	; 0x54
 8031012:	81a3      	strhlt	r3, [r4, #12]
 8031014:	bd10      	pop	{r4, pc}

08031016 <__swrite>:
 8031016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 803101a:	461f      	mov	r7, r3
 803101c:	898b      	ldrh	r3, [r1, #12]
 803101e:	05db      	lsls	r3, r3, #23
 8031020:	4605      	mov	r5, r0
 8031022:	460c      	mov	r4, r1
 8031024:	4616      	mov	r6, r2
 8031026:	d505      	bpl.n	8031034 <__swrite+0x1e>
 8031028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 803102c:	2302      	movs	r3, #2
 803102e:	2200      	movs	r2, #0
 8031030:	f000 f8d0 	bl	80311d4 <_lseek_r>
 8031034:	89a3      	ldrh	r3, [r4, #12]
 8031036:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 803103a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 803103e:	81a3      	strh	r3, [r4, #12]
 8031040:	4632      	mov	r2, r6
 8031042:	463b      	mov	r3, r7
 8031044:	4628      	mov	r0, r5
 8031046:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 803104a:	f000 b8e7 	b.w	803121c <_write_r>

0803104e <__sseek>:
 803104e:	b510      	push	{r4, lr}
 8031050:	460c      	mov	r4, r1
 8031052:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8031056:	f000 f8bd 	bl	80311d4 <_lseek_r>
 803105a:	1c43      	adds	r3, r0, #1
 803105c:	89a3      	ldrh	r3, [r4, #12]
 803105e:	bf15      	itete	ne
 8031060:	6560      	strne	r0, [r4, #84]	; 0x54
 8031062:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8031066:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 803106a:	81a3      	strheq	r3, [r4, #12]
 803106c:	bf18      	it	ne
 803106e:	81a3      	strhne	r3, [r4, #12]
 8031070:	bd10      	pop	{r4, pc}

08031072 <__sclose>:
 8031072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8031076:	f000 b89d 	b.w	80311b4 <_close_r>

0803107a <__swbuf_r>:
 803107a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 803107c:	460e      	mov	r6, r1
 803107e:	4614      	mov	r4, r2
 8031080:	4605      	mov	r5, r0
 8031082:	b118      	cbz	r0, 803108c <__swbuf_r+0x12>
 8031084:	6a03      	ldr	r3, [r0, #32]
 8031086:	b90b      	cbnz	r3, 803108c <__swbuf_r+0x12>
 8031088:	f7ff ff10 	bl	8030eac <__sinit>
 803108c:	69a3      	ldr	r3, [r4, #24]
 803108e:	60a3      	str	r3, [r4, #8]
 8031090:	89a3      	ldrh	r3, [r4, #12]
 8031092:	071a      	lsls	r2, r3, #28
 8031094:	d525      	bpl.n	80310e2 <__swbuf_r+0x68>
 8031096:	6923      	ldr	r3, [r4, #16]
 8031098:	b31b      	cbz	r3, 80310e2 <__swbuf_r+0x68>
 803109a:	6823      	ldr	r3, [r4, #0]
 803109c:	6922      	ldr	r2, [r4, #16]
 803109e:	1a98      	subs	r0, r3, r2
 80310a0:	6963      	ldr	r3, [r4, #20]
 80310a2:	b2f6      	uxtb	r6, r6
 80310a4:	4283      	cmp	r3, r0
 80310a6:	4637      	mov	r7, r6
 80310a8:	dc04      	bgt.n	80310b4 <__swbuf_r+0x3a>
 80310aa:	4621      	mov	r1, r4
 80310ac:	4628      	mov	r0, r5
 80310ae:	f000 fd55 	bl	8031b5c <_fflush_r>
 80310b2:	b9e0      	cbnz	r0, 80310ee <__swbuf_r+0x74>
 80310b4:	68a3      	ldr	r3, [r4, #8]
 80310b6:	3b01      	subs	r3, #1
 80310b8:	60a3      	str	r3, [r4, #8]
 80310ba:	6823      	ldr	r3, [r4, #0]
 80310bc:	1c5a      	adds	r2, r3, #1
 80310be:	6022      	str	r2, [r4, #0]
 80310c0:	701e      	strb	r6, [r3, #0]
 80310c2:	6962      	ldr	r2, [r4, #20]
 80310c4:	1c43      	adds	r3, r0, #1
 80310c6:	429a      	cmp	r2, r3
 80310c8:	d004      	beq.n	80310d4 <__swbuf_r+0x5a>
 80310ca:	89a3      	ldrh	r3, [r4, #12]
 80310cc:	07db      	lsls	r3, r3, #31
 80310ce:	d506      	bpl.n	80310de <__swbuf_r+0x64>
 80310d0:	2e0a      	cmp	r6, #10
 80310d2:	d104      	bne.n	80310de <__swbuf_r+0x64>
 80310d4:	4621      	mov	r1, r4
 80310d6:	4628      	mov	r0, r5
 80310d8:	f000 fd40 	bl	8031b5c <_fflush_r>
 80310dc:	b938      	cbnz	r0, 80310ee <__swbuf_r+0x74>
 80310de:	4638      	mov	r0, r7
 80310e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80310e2:	4621      	mov	r1, r4
 80310e4:	4628      	mov	r0, r5
 80310e6:	f000 f805 	bl	80310f4 <__swsetup_r>
 80310ea:	2800      	cmp	r0, #0
 80310ec:	d0d5      	beq.n	803109a <__swbuf_r+0x20>
 80310ee:	f04f 37ff 	mov.w	r7, #4294967295
 80310f2:	e7f4      	b.n	80310de <__swbuf_r+0x64>

080310f4 <__swsetup_r>:
 80310f4:	b538      	push	{r3, r4, r5, lr}
 80310f6:	4b2a      	ldr	r3, [pc, #168]	; (80311a0 <__swsetup_r+0xac>)
 80310f8:	4605      	mov	r5, r0
 80310fa:	6818      	ldr	r0, [r3, #0]
 80310fc:	460c      	mov	r4, r1
 80310fe:	b118      	cbz	r0, 8031108 <__swsetup_r+0x14>
 8031100:	6a03      	ldr	r3, [r0, #32]
 8031102:	b90b      	cbnz	r3, 8031108 <__swsetup_r+0x14>
 8031104:	f7ff fed2 	bl	8030eac <__sinit>
 8031108:	89a3      	ldrh	r3, [r4, #12]
 803110a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 803110e:	0718      	lsls	r0, r3, #28
 8031110:	d422      	bmi.n	8031158 <__swsetup_r+0x64>
 8031112:	06d9      	lsls	r1, r3, #27
 8031114:	d407      	bmi.n	8031126 <__swsetup_r+0x32>
 8031116:	2309      	movs	r3, #9
 8031118:	602b      	str	r3, [r5, #0]
 803111a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 803111e:	81a3      	strh	r3, [r4, #12]
 8031120:	f04f 30ff 	mov.w	r0, #4294967295
 8031124:	e034      	b.n	8031190 <__swsetup_r+0x9c>
 8031126:	0758      	lsls	r0, r3, #29
 8031128:	d512      	bpl.n	8031150 <__swsetup_r+0x5c>
 803112a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 803112c:	b141      	cbz	r1, 8031140 <__swsetup_r+0x4c>
 803112e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8031132:	4299      	cmp	r1, r3
 8031134:	d002      	beq.n	803113c <__swsetup_r+0x48>
 8031136:	4628      	mov	r0, r5
 8031138:	f000 f8be 	bl	80312b8 <_free_r>
 803113c:	2300      	movs	r3, #0
 803113e:	6363      	str	r3, [r4, #52]	; 0x34
 8031140:	89a3      	ldrh	r3, [r4, #12]
 8031142:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8031146:	81a3      	strh	r3, [r4, #12]
 8031148:	2300      	movs	r3, #0
 803114a:	6063      	str	r3, [r4, #4]
 803114c:	6923      	ldr	r3, [r4, #16]
 803114e:	6023      	str	r3, [r4, #0]
 8031150:	89a3      	ldrh	r3, [r4, #12]
 8031152:	f043 0308 	orr.w	r3, r3, #8
 8031156:	81a3      	strh	r3, [r4, #12]
 8031158:	6923      	ldr	r3, [r4, #16]
 803115a:	b94b      	cbnz	r3, 8031170 <__swsetup_r+0x7c>
 803115c:	89a3      	ldrh	r3, [r4, #12]
 803115e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8031162:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8031166:	d003      	beq.n	8031170 <__swsetup_r+0x7c>
 8031168:	4621      	mov	r1, r4
 803116a:	4628      	mov	r0, r5
 803116c:	f000 fd44 	bl	8031bf8 <__smakebuf_r>
 8031170:	89a0      	ldrh	r0, [r4, #12]
 8031172:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8031176:	f010 0301 	ands.w	r3, r0, #1
 803117a:	d00a      	beq.n	8031192 <__swsetup_r+0x9e>
 803117c:	2300      	movs	r3, #0
 803117e:	60a3      	str	r3, [r4, #8]
 8031180:	6963      	ldr	r3, [r4, #20]
 8031182:	425b      	negs	r3, r3
 8031184:	61a3      	str	r3, [r4, #24]
 8031186:	6923      	ldr	r3, [r4, #16]
 8031188:	b943      	cbnz	r3, 803119c <__swsetup_r+0xa8>
 803118a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 803118e:	d1c4      	bne.n	803111a <__swsetup_r+0x26>
 8031190:	bd38      	pop	{r3, r4, r5, pc}
 8031192:	0781      	lsls	r1, r0, #30
 8031194:	bf58      	it	pl
 8031196:	6963      	ldrpl	r3, [r4, #20]
 8031198:	60a3      	str	r3, [r4, #8]
 803119a:	e7f4      	b.n	8031186 <__swsetup_r+0x92>
 803119c:	2000      	movs	r0, #0
 803119e:	e7f7      	b.n	8031190 <__swsetup_r+0x9c>
 80311a0:	200002d0 	.word	0x200002d0

080311a4 <memset>:
 80311a4:	4402      	add	r2, r0
 80311a6:	4603      	mov	r3, r0
 80311a8:	4293      	cmp	r3, r2
 80311aa:	d100      	bne.n	80311ae <memset+0xa>
 80311ac:	4770      	bx	lr
 80311ae:	f803 1b01 	strb.w	r1, [r3], #1
 80311b2:	e7f9      	b.n	80311a8 <memset+0x4>

080311b4 <_close_r>:
 80311b4:	b538      	push	{r3, r4, r5, lr}
 80311b6:	4d06      	ldr	r5, [pc, #24]	; (80311d0 <_close_r+0x1c>)
 80311b8:	2300      	movs	r3, #0
 80311ba:	4604      	mov	r4, r0
 80311bc:	4608      	mov	r0, r1
 80311be:	602b      	str	r3, [r5, #0]
 80311c0:	f7f6 f82a 	bl	8027218 <_close>
 80311c4:	1c43      	adds	r3, r0, #1
 80311c6:	d102      	bne.n	80311ce <_close_r+0x1a>
 80311c8:	682b      	ldr	r3, [r5, #0]
 80311ca:	b103      	cbz	r3, 80311ce <_close_r+0x1a>
 80311cc:	6023      	str	r3, [r4, #0]
 80311ce:	bd38      	pop	{r3, r4, r5, pc}
 80311d0:	2000874c 	.word	0x2000874c

080311d4 <_lseek_r>:
 80311d4:	b538      	push	{r3, r4, r5, lr}
 80311d6:	4d07      	ldr	r5, [pc, #28]	; (80311f4 <_lseek_r+0x20>)
 80311d8:	4604      	mov	r4, r0
 80311da:	4608      	mov	r0, r1
 80311dc:	4611      	mov	r1, r2
 80311de:	2200      	movs	r2, #0
 80311e0:	602a      	str	r2, [r5, #0]
 80311e2:	461a      	mov	r2, r3
 80311e4:	f7f6 f83f 	bl	8027266 <_lseek>
 80311e8:	1c43      	adds	r3, r0, #1
 80311ea:	d102      	bne.n	80311f2 <_lseek_r+0x1e>
 80311ec:	682b      	ldr	r3, [r5, #0]
 80311ee:	b103      	cbz	r3, 80311f2 <_lseek_r+0x1e>
 80311f0:	6023      	str	r3, [r4, #0]
 80311f2:	bd38      	pop	{r3, r4, r5, pc}
 80311f4:	2000874c 	.word	0x2000874c

080311f8 <_read_r>:
 80311f8:	b538      	push	{r3, r4, r5, lr}
 80311fa:	4d07      	ldr	r5, [pc, #28]	; (8031218 <_read_r+0x20>)
 80311fc:	4604      	mov	r4, r0
 80311fe:	4608      	mov	r0, r1
 8031200:	4611      	mov	r1, r2
 8031202:	2200      	movs	r2, #0
 8031204:	602a      	str	r2, [r5, #0]
 8031206:	461a      	mov	r2, r3
 8031208:	f7f5 ffe9 	bl	80271de <_read>
 803120c:	1c43      	adds	r3, r0, #1
 803120e:	d102      	bne.n	8031216 <_read_r+0x1e>
 8031210:	682b      	ldr	r3, [r5, #0]
 8031212:	b103      	cbz	r3, 8031216 <_read_r+0x1e>
 8031214:	6023      	str	r3, [r4, #0]
 8031216:	bd38      	pop	{r3, r4, r5, pc}
 8031218:	2000874c 	.word	0x2000874c

0803121c <_write_r>:
 803121c:	b538      	push	{r3, r4, r5, lr}
 803121e:	4d07      	ldr	r5, [pc, #28]	; (803123c <_write_r+0x20>)
 8031220:	4604      	mov	r4, r0
 8031222:	4608      	mov	r0, r1
 8031224:	4611      	mov	r1, r2
 8031226:	2200      	movs	r2, #0
 8031228:	602a      	str	r2, [r5, #0]
 803122a:	461a      	mov	r2, r3
 803122c:	f7f2 facc 	bl	80237c8 <_write>
 8031230:	1c43      	adds	r3, r0, #1
 8031232:	d102      	bne.n	803123a <_write_r+0x1e>
 8031234:	682b      	ldr	r3, [r5, #0]
 8031236:	b103      	cbz	r3, 803123a <_write_r+0x1e>
 8031238:	6023      	str	r3, [r4, #0]
 803123a:	bd38      	pop	{r3, r4, r5, pc}
 803123c:	2000874c 	.word	0x2000874c

08031240 <__errno>:
 8031240:	4b01      	ldr	r3, [pc, #4]	; (8031248 <__errno+0x8>)
 8031242:	6818      	ldr	r0, [r3, #0]
 8031244:	4770      	bx	lr
 8031246:	bf00      	nop
 8031248:	200002d0 	.word	0x200002d0

0803124c <__libc_init_array>:
 803124c:	b570      	push	{r4, r5, r6, lr}
 803124e:	4d0d      	ldr	r5, [pc, #52]	; (8031284 <__libc_init_array+0x38>)
 8031250:	4c0d      	ldr	r4, [pc, #52]	; (8031288 <__libc_init_array+0x3c>)
 8031252:	1b64      	subs	r4, r4, r5
 8031254:	10a4      	asrs	r4, r4, #2
 8031256:	2600      	movs	r6, #0
 8031258:	42a6      	cmp	r6, r4
 803125a:	d109      	bne.n	8031270 <__libc_init_array+0x24>
 803125c:	4d0b      	ldr	r5, [pc, #44]	; (803128c <__libc_init_array+0x40>)
 803125e:	4c0c      	ldr	r4, [pc, #48]	; (8031290 <__libc_init_array+0x44>)
 8031260:	f000 fd38 	bl	8031cd4 <_init>
 8031264:	1b64      	subs	r4, r4, r5
 8031266:	10a4      	asrs	r4, r4, #2
 8031268:	2600      	movs	r6, #0
 803126a:	42a6      	cmp	r6, r4
 803126c:	d105      	bne.n	803127a <__libc_init_array+0x2e>
 803126e:	bd70      	pop	{r4, r5, r6, pc}
 8031270:	f855 3b04 	ldr.w	r3, [r5], #4
 8031274:	4798      	blx	r3
 8031276:	3601      	adds	r6, #1
 8031278:	e7ee      	b.n	8031258 <__libc_init_array+0xc>
 803127a:	f855 3b04 	ldr.w	r3, [r5], #4
 803127e:	4798      	blx	r3
 8031280:	3601      	adds	r6, #1
 8031282:	e7f2      	b.n	803126a <__libc_init_array+0x1e>
 8031284:	08032bf8 	.word	0x08032bf8
 8031288:	08032bf8 	.word	0x08032bf8
 803128c:	08032bf8 	.word	0x08032bf8
 8031290:	08032bfc 	.word	0x08032bfc

08031294 <__retarget_lock_init_recursive>:
 8031294:	4770      	bx	lr

08031296 <__retarget_lock_acquire_recursive>:
 8031296:	4770      	bx	lr

08031298 <__retarget_lock_release_recursive>:
 8031298:	4770      	bx	lr

0803129a <memcpy>:
 803129a:	440a      	add	r2, r1
 803129c:	4291      	cmp	r1, r2
 803129e:	f100 33ff 	add.w	r3, r0, #4294967295
 80312a2:	d100      	bne.n	80312a6 <memcpy+0xc>
 80312a4:	4770      	bx	lr
 80312a6:	b510      	push	{r4, lr}
 80312a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80312ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80312b0:	4291      	cmp	r1, r2
 80312b2:	d1f9      	bne.n	80312a8 <memcpy+0xe>
 80312b4:	bd10      	pop	{r4, pc}
	...

080312b8 <_free_r>:
 80312b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80312ba:	2900      	cmp	r1, #0
 80312bc:	d044      	beq.n	8031348 <_free_r+0x90>
 80312be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80312c2:	9001      	str	r0, [sp, #4]
 80312c4:	2b00      	cmp	r3, #0
 80312c6:	f1a1 0404 	sub.w	r4, r1, #4
 80312ca:	bfb8      	it	lt
 80312cc:	18e4      	addlt	r4, r4, r3
 80312ce:	f000 f8df 	bl	8031490 <__malloc_lock>
 80312d2:	4a1e      	ldr	r2, [pc, #120]	; (803134c <_free_r+0x94>)
 80312d4:	9801      	ldr	r0, [sp, #4]
 80312d6:	6813      	ldr	r3, [r2, #0]
 80312d8:	b933      	cbnz	r3, 80312e8 <_free_r+0x30>
 80312da:	6063      	str	r3, [r4, #4]
 80312dc:	6014      	str	r4, [r2, #0]
 80312de:	b003      	add	sp, #12
 80312e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80312e4:	f000 b8da 	b.w	803149c <__malloc_unlock>
 80312e8:	42a3      	cmp	r3, r4
 80312ea:	d908      	bls.n	80312fe <_free_r+0x46>
 80312ec:	6825      	ldr	r5, [r4, #0]
 80312ee:	1961      	adds	r1, r4, r5
 80312f0:	428b      	cmp	r3, r1
 80312f2:	bf01      	itttt	eq
 80312f4:	6819      	ldreq	r1, [r3, #0]
 80312f6:	685b      	ldreq	r3, [r3, #4]
 80312f8:	1949      	addeq	r1, r1, r5
 80312fa:	6021      	streq	r1, [r4, #0]
 80312fc:	e7ed      	b.n	80312da <_free_r+0x22>
 80312fe:	461a      	mov	r2, r3
 8031300:	685b      	ldr	r3, [r3, #4]
 8031302:	b10b      	cbz	r3, 8031308 <_free_r+0x50>
 8031304:	42a3      	cmp	r3, r4
 8031306:	d9fa      	bls.n	80312fe <_free_r+0x46>
 8031308:	6811      	ldr	r1, [r2, #0]
 803130a:	1855      	adds	r5, r2, r1
 803130c:	42a5      	cmp	r5, r4
 803130e:	d10b      	bne.n	8031328 <_free_r+0x70>
 8031310:	6824      	ldr	r4, [r4, #0]
 8031312:	4421      	add	r1, r4
 8031314:	1854      	adds	r4, r2, r1
 8031316:	42a3      	cmp	r3, r4
 8031318:	6011      	str	r1, [r2, #0]
 803131a:	d1e0      	bne.n	80312de <_free_r+0x26>
 803131c:	681c      	ldr	r4, [r3, #0]
 803131e:	685b      	ldr	r3, [r3, #4]
 8031320:	6053      	str	r3, [r2, #4]
 8031322:	440c      	add	r4, r1
 8031324:	6014      	str	r4, [r2, #0]
 8031326:	e7da      	b.n	80312de <_free_r+0x26>
 8031328:	d902      	bls.n	8031330 <_free_r+0x78>
 803132a:	230c      	movs	r3, #12
 803132c:	6003      	str	r3, [r0, #0]
 803132e:	e7d6      	b.n	80312de <_free_r+0x26>
 8031330:	6825      	ldr	r5, [r4, #0]
 8031332:	1961      	adds	r1, r4, r5
 8031334:	428b      	cmp	r3, r1
 8031336:	bf04      	itt	eq
 8031338:	6819      	ldreq	r1, [r3, #0]
 803133a:	685b      	ldreq	r3, [r3, #4]
 803133c:	6063      	str	r3, [r4, #4]
 803133e:	bf04      	itt	eq
 8031340:	1949      	addeq	r1, r1, r5
 8031342:	6021      	streq	r1, [r4, #0]
 8031344:	6054      	str	r4, [r2, #4]
 8031346:	e7ca      	b.n	80312de <_free_r+0x26>
 8031348:	b003      	add	sp, #12
 803134a:	bd30      	pop	{r4, r5, pc}
 803134c:	20008754 	.word	0x20008754

08031350 <sbrk_aligned>:
 8031350:	b570      	push	{r4, r5, r6, lr}
 8031352:	4e0e      	ldr	r6, [pc, #56]	; (803138c <sbrk_aligned+0x3c>)
 8031354:	460c      	mov	r4, r1
 8031356:	6831      	ldr	r1, [r6, #0]
 8031358:	4605      	mov	r5, r0
 803135a:	b911      	cbnz	r1, 8031362 <sbrk_aligned+0x12>
 803135c:	f000 fcaa 	bl	8031cb4 <_sbrk_r>
 8031360:	6030      	str	r0, [r6, #0]
 8031362:	4621      	mov	r1, r4
 8031364:	4628      	mov	r0, r5
 8031366:	f000 fca5 	bl	8031cb4 <_sbrk_r>
 803136a:	1c43      	adds	r3, r0, #1
 803136c:	d00a      	beq.n	8031384 <sbrk_aligned+0x34>
 803136e:	1cc4      	adds	r4, r0, #3
 8031370:	f024 0403 	bic.w	r4, r4, #3
 8031374:	42a0      	cmp	r0, r4
 8031376:	d007      	beq.n	8031388 <sbrk_aligned+0x38>
 8031378:	1a21      	subs	r1, r4, r0
 803137a:	4628      	mov	r0, r5
 803137c:	f000 fc9a 	bl	8031cb4 <_sbrk_r>
 8031380:	3001      	adds	r0, #1
 8031382:	d101      	bne.n	8031388 <sbrk_aligned+0x38>
 8031384:	f04f 34ff 	mov.w	r4, #4294967295
 8031388:	4620      	mov	r0, r4
 803138a:	bd70      	pop	{r4, r5, r6, pc}
 803138c:	20008758 	.word	0x20008758

08031390 <_malloc_r>:
 8031390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8031394:	1ccd      	adds	r5, r1, #3
 8031396:	f025 0503 	bic.w	r5, r5, #3
 803139a:	3508      	adds	r5, #8
 803139c:	2d0c      	cmp	r5, #12
 803139e:	bf38      	it	cc
 80313a0:	250c      	movcc	r5, #12
 80313a2:	2d00      	cmp	r5, #0
 80313a4:	4607      	mov	r7, r0
 80313a6:	db01      	blt.n	80313ac <_malloc_r+0x1c>
 80313a8:	42a9      	cmp	r1, r5
 80313aa:	d905      	bls.n	80313b8 <_malloc_r+0x28>
 80313ac:	230c      	movs	r3, #12
 80313ae:	603b      	str	r3, [r7, #0]
 80313b0:	2600      	movs	r6, #0
 80313b2:	4630      	mov	r0, r6
 80313b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80313b8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 803148c <_malloc_r+0xfc>
 80313bc:	f000 f868 	bl	8031490 <__malloc_lock>
 80313c0:	f8d8 3000 	ldr.w	r3, [r8]
 80313c4:	461c      	mov	r4, r3
 80313c6:	bb5c      	cbnz	r4, 8031420 <_malloc_r+0x90>
 80313c8:	4629      	mov	r1, r5
 80313ca:	4638      	mov	r0, r7
 80313cc:	f7ff ffc0 	bl	8031350 <sbrk_aligned>
 80313d0:	1c43      	adds	r3, r0, #1
 80313d2:	4604      	mov	r4, r0
 80313d4:	d155      	bne.n	8031482 <_malloc_r+0xf2>
 80313d6:	f8d8 4000 	ldr.w	r4, [r8]
 80313da:	4626      	mov	r6, r4
 80313dc:	2e00      	cmp	r6, #0
 80313de:	d145      	bne.n	803146c <_malloc_r+0xdc>
 80313e0:	2c00      	cmp	r4, #0
 80313e2:	d048      	beq.n	8031476 <_malloc_r+0xe6>
 80313e4:	6823      	ldr	r3, [r4, #0]
 80313e6:	4631      	mov	r1, r6
 80313e8:	4638      	mov	r0, r7
 80313ea:	eb04 0903 	add.w	r9, r4, r3
 80313ee:	f000 fc61 	bl	8031cb4 <_sbrk_r>
 80313f2:	4581      	cmp	r9, r0
 80313f4:	d13f      	bne.n	8031476 <_malloc_r+0xe6>
 80313f6:	6821      	ldr	r1, [r4, #0]
 80313f8:	1a6d      	subs	r5, r5, r1
 80313fa:	4629      	mov	r1, r5
 80313fc:	4638      	mov	r0, r7
 80313fe:	f7ff ffa7 	bl	8031350 <sbrk_aligned>
 8031402:	3001      	adds	r0, #1
 8031404:	d037      	beq.n	8031476 <_malloc_r+0xe6>
 8031406:	6823      	ldr	r3, [r4, #0]
 8031408:	442b      	add	r3, r5
 803140a:	6023      	str	r3, [r4, #0]
 803140c:	f8d8 3000 	ldr.w	r3, [r8]
 8031410:	2b00      	cmp	r3, #0
 8031412:	d038      	beq.n	8031486 <_malloc_r+0xf6>
 8031414:	685a      	ldr	r2, [r3, #4]
 8031416:	42a2      	cmp	r2, r4
 8031418:	d12b      	bne.n	8031472 <_malloc_r+0xe2>
 803141a:	2200      	movs	r2, #0
 803141c:	605a      	str	r2, [r3, #4]
 803141e:	e00f      	b.n	8031440 <_malloc_r+0xb0>
 8031420:	6822      	ldr	r2, [r4, #0]
 8031422:	1b52      	subs	r2, r2, r5
 8031424:	d41f      	bmi.n	8031466 <_malloc_r+0xd6>
 8031426:	2a0b      	cmp	r2, #11
 8031428:	d917      	bls.n	803145a <_malloc_r+0xca>
 803142a:	1961      	adds	r1, r4, r5
 803142c:	42a3      	cmp	r3, r4
 803142e:	6025      	str	r5, [r4, #0]
 8031430:	bf18      	it	ne
 8031432:	6059      	strne	r1, [r3, #4]
 8031434:	6863      	ldr	r3, [r4, #4]
 8031436:	bf08      	it	eq
 8031438:	f8c8 1000 	streq.w	r1, [r8]
 803143c:	5162      	str	r2, [r4, r5]
 803143e:	604b      	str	r3, [r1, #4]
 8031440:	4638      	mov	r0, r7
 8031442:	f104 060b 	add.w	r6, r4, #11
 8031446:	f000 f829 	bl	803149c <__malloc_unlock>
 803144a:	f026 0607 	bic.w	r6, r6, #7
 803144e:	1d23      	adds	r3, r4, #4
 8031450:	1af2      	subs	r2, r6, r3
 8031452:	d0ae      	beq.n	80313b2 <_malloc_r+0x22>
 8031454:	1b9b      	subs	r3, r3, r6
 8031456:	50a3      	str	r3, [r4, r2]
 8031458:	e7ab      	b.n	80313b2 <_malloc_r+0x22>
 803145a:	42a3      	cmp	r3, r4
 803145c:	6862      	ldr	r2, [r4, #4]
 803145e:	d1dd      	bne.n	803141c <_malloc_r+0x8c>
 8031460:	f8c8 2000 	str.w	r2, [r8]
 8031464:	e7ec      	b.n	8031440 <_malloc_r+0xb0>
 8031466:	4623      	mov	r3, r4
 8031468:	6864      	ldr	r4, [r4, #4]
 803146a:	e7ac      	b.n	80313c6 <_malloc_r+0x36>
 803146c:	4634      	mov	r4, r6
 803146e:	6876      	ldr	r6, [r6, #4]
 8031470:	e7b4      	b.n	80313dc <_malloc_r+0x4c>
 8031472:	4613      	mov	r3, r2
 8031474:	e7cc      	b.n	8031410 <_malloc_r+0x80>
 8031476:	230c      	movs	r3, #12
 8031478:	603b      	str	r3, [r7, #0]
 803147a:	4638      	mov	r0, r7
 803147c:	f000 f80e 	bl	803149c <__malloc_unlock>
 8031480:	e797      	b.n	80313b2 <_malloc_r+0x22>
 8031482:	6025      	str	r5, [r4, #0]
 8031484:	e7dc      	b.n	8031440 <_malloc_r+0xb0>
 8031486:	605b      	str	r3, [r3, #4]
 8031488:	deff      	udf	#255	; 0xff
 803148a:	bf00      	nop
 803148c:	20008754 	.word	0x20008754

08031490 <__malloc_lock>:
 8031490:	4801      	ldr	r0, [pc, #4]	; (8031498 <__malloc_lock+0x8>)
 8031492:	f7ff bf00 	b.w	8031296 <__retarget_lock_acquire_recursive>
 8031496:	bf00      	nop
 8031498:	20008750 	.word	0x20008750

0803149c <__malloc_unlock>:
 803149c:	4801      	ldr	r0, [pc, #4]	; (80314a4 <__malloc_unlock+0x8>)
 803149e:	f7ff befb 	b.w	8031298 <__retarget_lock_release_recursive>
 80314a2:	bf00      	nop
 80314a4:	20008750 	.word	0x20008750

080314a8 <__sfputc_r>:
 80314a8:	6893      	ldr	r3, [r2, #8]
 80314aa:	3b01      	subs	r3, #1
 80314ac:	2b00      	cmp	r3, #0
 80314ae:	b410      	push	{r4}
 80314b0:	6093      	str	r3, [r2, #8]
 80314b2:	da08      	bge.n	80314c6 <__sfputc_r+0x1e>
 80314b4:	6994      	ldr	r4, [r2, #24]
 80314b6:	42a3      	cmp	r3, r4
 80314b8:	db01      	blt.n	80314be <__sfputc_r+0x16>
 80314ba:	290a      	cmp	r1, #10
 80314bc:	d103      	bne.n	80314c6 <__sfputc_r+0x1e>
 80314be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80314c2:	f7ff bdda 	b.w	803107a <__swbuf_r>
 80314c6:	6813      	ldr	r3, [r2, #0]
 80314c8:	1c58      	adds	r0, r3, #1
 80314ca:	6010      	str	r0, [r2, #0]
 80314cc:	7019      	strb	r1, [r3, #0]
 80314ce:	4608      	mov	r0, r1
 80314d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80314d4:	4770      	bx	lr

080314d6 <__sfputs_r>:
 80314d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80314d8:	4606      	mov	r6, r0
 80314da:	460f      	mov	r7, r1
 80314dc:	4614      	mov	r4, r2
 80314de:	18d5      	adds	r5, r2, r3
 80314e0:	42ac      	cmp	r4, r5
 80314e2:	d101      	bne.n	80314e8 <__sfputs_r+0x12>
 80314e4:	2000      	movs	r0, #0
 80314e6:	e007      	b.n	80314f8 <__sfputs_r+0x22>
 80314e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80314ec:	463a      	mov	r2, r7
 80314ee:	4630      	mov	r0, r6
 80314f0:	f7ff ffda 	bl	80314a8 <__sfputc_r>
 80314f4:	1c43      	adds	r3, r0, #1
 80314f6:	d1f3      	bne.n	80314e0 <__sfputs_r+0xa>
 80314f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080314fc <_vfiprintf_r>:
 80314fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8031500:	460d      	mov	r5, r1
 8031502:	b09d      	sub	sp, #116	; 0x74
 8031504:	4614      	mov	r4, r2
 8031506:	4698      	mov	r8, r3
 8031508:	4606      	mov	r6, r0
 803150a:	b118      	cbz	r0, 8031514 <_vfiprintf_r+0x18>
 803150c:	6a03      	ldr	r3, [r0, #32]
 803150e:	b90b      	cbnz	r3, 8031514 <_vfiprintf_r+0x18>
 8031510:	f7ff fccc 	bl	8030eac <__sinit>
 8031514:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8031516:	07d9      	lsls	r1, r3, #31
 8031518:	d405      	bmi.n	8031526 <_vfiprintf_r+0x2a>
 803151a:	89ab      	ldrh	r3, [r5, #12]
 803151c:	059a      	lsls	r2, r3, #22
 803151e:	d402      	bmi.n	8031526 <_vfiprintf_r+0x2a>
 8031520:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8031522:	f7ff feb8 	bl	8031296 <__retarget_lock_acquire_recursive>
 8031526:	89ab      	ldrh	r3, [r5, #12]
 8031528:	071b      	lsls	r3, r3, #28
 803152a:	d501      	bpl.n	8031530 <_vfiprintf_r+0x34>
 803152c:	692b      	ldr	r3, [r5, #16]
 803152e:	b99b      	cbnz	r3, 8031558 <_vfiprintf_r+0x5c>
 8031530:	4629      	mov	r1, r5
 8031532:	4630      	mov	r0, r6
 8031534:	f7ff fdde 	bl	80310f4 <__swsetup_r>
 8031538:	b170      	cbz	r0, 8031558 <_vfiprintf_r+0x5c>
 803153a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 803153c:	07dc      	lsls	r4, r3, #31
 803153e:	d504      	bpl.n	803154a <_vfiprintf_r+0x4e>
 8031540:	f04f 30ff 	mov.w	r0, #4294967295
 8031544:	b01d      	add	sp, #116	; 0x74
 8031546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803154a:	89ab      	ldrh	r3, [r5, #12]
 803154c:	0598      	lsls	r0, r3, #22
 803154e:	d4f7      	bmi.n	8031540 <_vfiprintf_r+0x44>
 8031550:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8031552:	f7ff fea1 	bl	8031298 <__retarget_lock_release_recursive>
 8031556:	e7f3      	b.n	8031540 <_vfiprintf_r+0x44>
 8031558:	2300      	movs	r3, #0
 803155a:	9309      	str	r3, [sp, #36]	; 0x24
 803155c:	2320      	movs	r3, #32
 803155e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8031562:	f8cd 800c 	str.w	r8, [sp, #12]
 8031566:	2330      	movs	r3, #48	; 0x30
 8031568:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 803171c <_vfiprintf_r+0x220>
 803156c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8031570:	f04f 0901 	mov.w	r9, #1
 8031574:	4623      	mov	r3, r4
 8031576:	469a      	mov	sl, r3
 8031578:	f813 2b01 	ldrb.w	r2, [r3], #1
 803157c:	b10a      	cbz	r2, 8031582 <_vfiprintf_r+0x86>
 803157e:	2a25      	cmp	r2, #37	; 0x25
 8031580:	d1f9      	bne.n	8031576 <_vfiprintf_r+0x7a>
 8031582:	ebba 0b04 	subs.w	fp, sl, r4
 8031586:	d00b      	beq.n	80315a0 <_vfiprintf_r+0xa4>
 8031588:	465b      	mov	r3, fp
 803158a:	4622      	mov	r2, r4
 803158c:	4629      	mov	r1, r5
 803158e:	4630      	mov	r0, r6
 8031590:	f7ff ffa1 	bl	80314d6 <__sfputs_r>
 8031594:	3001      	adds	r0, #1
 8031596:	f000 80a9 	beq.w	80316ec <_vfiprintf_r+0x1f0>
 803159a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 803159c:	445a      	add	r2, fp
 803159e:	9209      	str	r2, [sp, #36]	; 0x24
 80315a0:	f89a 3000 	ldrb.w	r3, [sl]
 80315a4:	2b00      	cmp	r3, #0
 80315a6:	f000 80a1 	beq.w	80316ec <_vfiprintf_r+0x1f0>
 80315aa:	2300      	movs	r3, #0
 80315ac:	f04f 32ff 	mov.w	r2, #4294967295
 80315b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80315b4:	f10a 0a01 	add.w	sl, sl, #1
 80315b8:	9304      	str	r3, [sp, #16]
 80315ba:	9307      	str	r3, [sp, #28]
 80315bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80315c0:	931a      	str	r3, [sp, #104]	; 0x68
 80315c2:	4654      	mov	r4, sl
 80315c4:	2205      	movs	r2, #5
 80315c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80315ca:	4854      	ldr	r0, [pc, #336]	; (803171c <_vfiprintf_r+0x220>)
 80315cc:	f7f0 fe00 	bl	80221d0 <memchr>
 80315d0:	9a04      	ldr	r2, [sp, #16]
 80315d2:	b9d8      	cbnz	r0, 803160c <_vfiprintf_r+0x110>
 80315d4:	06d1      	lsls	r1, r2, #27
 80315d6:	bf44      	itt	mi
 80315d8:	2320      	movmi	r3, #32
 80315da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80315de:	0713      	lsls	r3, r2, #28
 80315e0:	bf44      	itt	mi
 80315e2:	232b      	movmi	r3, #43	; 0x2b
 80315e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80315e8:	f89a 3000 	ldrb.w	r3, [sl]
 80315ec:	2b2a      	cmp	r3, #42	; 0x2a
 80315ee:	d015      	beq.n	803161c <_vfiprintf_r+0x120>
 80315f0:	9a07      	ldr	r2, [sp, #28]
 80315f2:	4654      	mov	r4, sl
 80315f4:	2000      	movs	r0, #0
 80315f6:	f04f 0c0a 	mov.w	ip, #10
 80315fa:	4621      	mov	r1, r4
 80315fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8031600:	3b30      	subs	r3, #48	; 0x30
 8031602:	2b09      	cmp	r3, #9
 8031604:	d94d      	bls.n	80316a2 <_vfiprintf_r+0x1a6>
 8031606:	b1b0      	cbz	r0, 8031636 <_vfiprintf_r+0x13a>
 8031608:	9207      	str	r2, [sp, #28]
 803160a:	e014      	b.n	8031636 <_vfiprintf_r+0x13a>
 803160c:	eba0 0308 	sub.w	r3, r0, r8
 8031610:	fa09 f303 	lsl.w	r3, r9, r3
 8031614:	4313      	orrs	r3, r2
 8031616:	9304      	str	r3, [sp, #16]
 8031618:	46a2      	mov	sl, r4
 803161a:	e7d2      	b.n	80315c2 <_vfiprintf_r+0xc6>
 803161c:	9b03      	ldr	r3, [sp, #12]
 803161e:	1d19      	adds	r1, r3, #4
 8031620:	681b      	ldr	r3, [r3, #0]
 8031622:	9103      	str	r1, [sp, #12]
 8031624:	2b00      	cmp	r3, #0
 8031626:	bfbb      	ittet	lt
 8031628:	425b      	neglt	r3, r3
 803162a:	f042 0202 	orrlt.w	r2, r2, #2
 803162e:	9307      	strge	r3, [sp, #28]
 8031630:	9307      	strlt	r3, [sp, #28]
 8031632:	bfb8      	it	lt
 8031634:	9204      	strlt	r2, [sp, #16]
 8031636:	7823      	ldrb	r3, [r4, #0]
 8031638:	2b2e      	cmp	r3, #46	; 0x2e
 803163a:	d10c      	bne.n	8031656 <_vfiprintf_r+0x15a>
 803163c:	7863      	ldrb	r3, [r4, #1]
 803163e:	2b2a      	cmp	r3, #42	; 0x2a
 8031640:	d134      	bne.n	80316ac <_vfiprintf_r+0x1b0>
 8031642:	9b03      	ldr	r3, [sp, #12]
 8031644:	1d1a      	adds	r2, r3, #4
 8031646:	681b      	ldr	r3, [r3, #0]
 8031648:	9203      	str	r2, [sp, #12]
 803164a:	2b00      	cmp	r3, #0
 803164c:	bfb8      	it	lt
 803164e:	f04f 33ff 	movlt.w	r3, #4294967295
 8031652:	3402      	adds	r4, #2
 8031654:	9305      	str	r3, [sp, #20]
 8031656:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 803172c <_vfiprintf_r+0x230>
 803165a:	7821      	ldrb	r1, [r4, #0]
 803165c:	2203      	movs	r2, #3
 803165e:	4650      	mov	r0, sl
 8031660:	f7f0 fdb6 	bl	80221d0 <memchr>
 8031664:	b138      	cbz	r0, 8031676 <_vfiprintf_r+0x17a>
 8031666:	9b04      	ldr	r3, [sp, #16]
 8031668:	eba0 000a 	sub.w	r0, r0, sl
 803166c:	2240      	movs	r2, #64	; 0x40
 803166e:	4082      	lsls	r2, r0
 8031670:	4313      	orrs	r3, r2
 8031672:	3401      	adds	r4, #1
 8031674:	9304      	str	r3, [sp, #16]
 8031676:	f814 1b01 	ldrb.w	r1, [r4], #1
 803167a:	4829      	ldr	r0, [pc, #164]	; (8031720 <_vfiprintf_r+0x224>)
 803167c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8031680:	2206      	movs	r2, #6
 8031682:	f7f0 fda5 	bl	80221d0 <memchr>
 8031686:	2800      	cmp	r0, #0
 8031688:	d03f      	beq.n	803170a <_vfiprintf_r+0x20e>
 803168a:	4b26      	ldr	r3, [pc, #152]	; (8031724 <_vfiprintf_r+0x228>)
 803168c:	bb1b      	cbnz	r3, 80316d6 <_vfiprintf_r+0x1da>
 803168e:	9b03      	ldr	r3, [sp, #12]
 8031690:	3307      	adds	r3, #7
 8031692:	f023 0307 	bic.w	r3, r3, #7
 8031696:	3308      	adds	r3, #8
 8031698:	9303      	str	r3, [sp, #12]
 803169a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 803169c:	443b      	add	r3, r7
 803169e:	9309      	str	r3, [sp, #36]	; 0x24
 80316a0:	e768      	b.n	8031574 <_vfiprintf_r+0x78>
 80316a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80316a6:	460c      	mov	r4, r1
 80316a8:	2001      	movs	r0, #1
 80316aa:	e7a6      	b.n	80315fa <_vfiprintf_r+0xfe>
 80316ac:	2300      	movs	r3, #0
 80316ae:	3401      	adds	r4, #1
 80316b0:	9305      	str	r3, [sp, #20]
 80316b2:	4619      	mov	r1, r3
 80316b4:	f04f 0c0a 	mov.w	ip, #10
 80316b8:	4620      	mov	r0, r4
 80316ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80316be:	3a30      	subs	r2, #48	; 0x30
 80316c0:	2a09      	cmp	r2, #9
 80316c2:	d903      	bls.n	80316cc <_vfiprintf_r+0x1d0>
 80316c4:	2b00      	cmp	r3, #0
 80316c6:	d0c6      	beq.n	8031656 <_vfiprintf_r+0x15a>
 80316c8:	9105      	str	r1, [sp, #20]
 80316ca:	e7c4      	b.n	8031656 <_vfiprintf_r+0x15a>
 80316cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80316d0:	4604      	mov	r4, r0
 80316d2:	2301      	movs	r3, #1
 80316d4:	e7f0      	b.n	80316b8 <_vfiprintf_r+0x1bc>
 80316d6:	ab03      	add	r3, sp, #12
 80316d8:	9300      	str	r3, [sp, #0]
 80316da:	462a      	mov	r2, r5
 80316dc:	4b12      	ldr	r3, [pc, #72]	; (8031728 <_vfiprintf_r+0x22c>)
 80316de:	a904      	add	r1, sp, #16
 80316e0:	4630      	mov	r0, r6
 80316e2:	f3af 8000 	nop.w
 80316e6:	4607      	mov	r7, r0
 80316e8:	1c78      	adds	r0, r7, #1
 80316ea:	d1d6      	bne.n	803169a <_vfiprintf_r+0x19e>
 80316ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80316ee:	07d9      	lsls	r1, r3, #31
 80316f0:	d405      	bmi.n	80316fe <_vfiprintf_r+0x202>
 80316f2:	89ab      	ldrh	r3, [r5, #12]
 80316f4:	059a      	lsls	r2, r3, #22
 80316f6:	d402      	bmi.n	80316fe <_vfiprintf_r+0x202>
 80316f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80316fa:	f7ff fdcd 	bl	8031298 <__retarget_lock_release_recursive>
 80316fe:	89ab      	ldrh	r3, [r5, #12]
 8031700:	065b      	lsls	r3, r3, #25
 8031702:	f53f af1d 	bmi.w	8031540 <_vfiprintf_r+0x44>
 8031706:	9809      	ldr	r0, [sp, #36]	; 0x24
 8031708:	e71c      	b.n	8031544 <_vfiprintf_r+0x48>
 803170a:	ab03      	add	r3, sp, #12
 803170c:	9300      	str	r3, [sp, #0]
 803170e:	462a      	mov	r2, r5
 8031710:	4b05      	ldr	r3, [pc, #20]	; (8031728 <_vfiprintf_r+0x22c>)
 8031712:	a904      	add	r1, sp, #16
 8031714:	4630      	mov	r0, r6
 8031716:	f000 f879 	bl	803180c <_printf_i>
 803171a:	e7e4      	b.n	80316e6 <_vfiprintf_r+0x1ea>
 803171c:	08032bbc 	.word	0x08032bbc
 8031720:	08032bc6 	.word	0x08032bc6
 8031724:	00000000 	.word	0x00000000
 8031728:	080314d7 	.word	0x080314d7
 803172c:	08032bc2 	.word	0x08032bc2

08031730 <_printf_common>:
 8031730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8031734:	4616      	mov	r6, r2
 8031736:	4699      	mov	r9, r3
 8031738:	688a      	ldr	r2, [r1, #8]
 803173a:	690b      	ldr	r3, [r1, #16]
 803173c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8031740:	4293      	cmp	r3, r2
 8031742:	bfb8      	it	lt
 8031744:	4613      	movlt	r3, r2
 8031746:	6033      	str	r3, [r6, #0]
 8031748:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 803174c:	4607      	mov	r7, r0
 803174e:	460c      	mov	r4, r1
 8031750:	b10a      	cbz	r2, 8031756 <_printf_common+0x26>
 8031752:	3301      	adds	r3, #1
 8031754:	6033      	str	r3, [r6, #0]
 8031756:	6823      	ldr	r3, [r4, #0]
 8031758:	0699      	lsls	r1, r3, #26
 803175a:	bf42      	ittt	mi
 803175c:	6833      	ldrmi	r3, [r6, #0]
 803175e:	3302      	addmi	r3, #2
 8031760:	6033      	strmi	r3, [r6, #0]
 8031762:	6825      	ldr	r5, [r4, #0]
 8031764:	f015 0506 	ands.w	r5, r5, #6
 8031768:	d106      	bne.n	8031778 <_printf_common+0x48>
 803176a:	f104 0a19 	add.w	sl, r4, #25
 803176e:	68e3      	ldr	r3, [r4, #12]
 8031770:	6832      	ldr	r2, [r6, #0]
 8031772:	1a9b      	subs	r3, r3, r2
 8031774:	42ab      	cmp	r3, r5
 8031776:	dc26      	bgt.n	80317c6 <_printf_common+0x96>
 8031778:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 803177c:	1e13      	subs	r3, r2, #0
 803177e:	6822      	ldr	r2, [r4, #0]
 8031780:	bf18      	it	ne
 8031782:	2301      	movne	r3, #1
 8031784:	0692      	lsls	r2, r2, #26
 8031786:	d42b      	bmi.n	80317e0 <_printf_common+0xb0>
 8031788:	f104 0243 	add.w	r2, r4, #67	; 0x43
 803178c:	4649      	mov	r1, r9
 803178e:	4638      	mov	r0, r7
 8031790:	47c0      	blx	r8
 8031792:	3001      	adds	r0, #1
 8031794:	d01e      	beq.n	80317d4 <_printf_common+0xa4>
 8031796:	6823      	ldr	r3, [r4, #0]
 8031798:	6922      	ldr	r2, [r4, #16]
 803179a:	f003 0306 	and.w	r3, r3, #6
 803179e:	2b04      	cmp	r3, #4
 80317a0:	bf02      	ittt	eq
 80317a2:	68e5      	ldreq	r5, [r4, #12]
 80317a4:	6833      	ldreq	r3, [r6, #0]
 80317a6:	1aed      	subeq	r5, r5, r3
 80317a8:	68a3      	ldr	r3, [r4, #8]
 80317aa:	bf0c      	ite	eq
 80317ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80317b0:	2500      	movne	r5, #0
 80317b2:	4293      	cmp	r3, r2
 80317b4:	bfc4      	itt	gt
 80317b6:	1a9b      	subgt	r3, r3, r2
 80317b8:	18ed      	addgt	r5, r5, r3
 80317ba:	2600      	movs	r6, #0
 80317bc:	341a      	adds	r4, #26
 80317be:	42b5      	cmp	r5, r6
 80317c0:	d11a      	bne.n	80317f8 <_printf_common+0xc8>
 80317c2:	2000      	movs	r0, #0
 80317c4:	e008      	b.n	80317d8 <_printf_common+0xa8>
 80317c6:	2301      	movs	r3, #1
 80317c8:	4652      	mov	r2, sl
 80317ca:	4649      	mov	r1, r9
 80317cc:	4638      	mov	r0, r7
 80317ce:	47c0      	blx	r8
 80317d0:	3001      	adds	r0, #1
 80317d2:	d103      	bne.n	80317dc <_printf_common+0xac>
 80317d4:	f04f 30ff 	mov.w	r0, #4294967295
 80317d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80317dc:	3501      	adds	r5, #1
 80317de:	e7c6      	b.n	803176e <_printf_common+0x3e>
 80317e0:	18e1      	adds	r1, r4, r3
 80317e2:	1c5a      	adds	r2, r3, #1
 80317e4:	2030      	movs	r0, #48	; 0x30
 80317e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80317ea:	4422      	add	r2, r4
 80317ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80317f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80317f4:	3302      	adds	r3, #2
 80317f6:	e7c7      	b.n	8031788 <_printf_common+0x58>
 80317f8:	2301      	movs	r3, #1
 80317fa:	4622      	mov	r2, r4
 80317fc:	4649      	mov	r1, r9
 80317fe:	4638      	mov	r0, r7
 8031800:	47c0      	blx	r8
 8031802:	3001      	adds	r0, #1
 8031804:	d0e6      	beq.n	80317d4 <_printf_common+0xa4>
 8031806:	3601      	adds	r6, #1
 8031808:	e7d9      	b.n	80317be <_printf_common+0x8e>
	...

0803180c <_printf_i>:
 803180c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8031810:	7e0f      	ldrb	r7, [r1, #24]
 8031812:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8031814:	2f78      	cmp	r7, #120	; 0x78
 8031816:	4691      	mov	r9, r2
 8031818:	4680      	mov	r8, r0
 803181a:	460c      	mov	r4, r1
 803181c:	469a      	mov	sl, r3
 803181e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8031822:	d807      	bhi.n	8031834 <_printf_i+0x28>
 8031824:	2f62      	cmp	r7, #98	; 0x62
 8031826:	d80a      	bhi.n	803183e <_printf_i+0x32>
 8031828:	2f00      	cmp	r7, #0
 803182a:	f000 80d4 	beq.w	80319d6 <_printf_i+0x1ca>
 803182e:	2f58      	cmp	r7, #88	; 0x58
 8031830:	f000 80c0 	beq.w	80319b4 <_printf_i+0x1a8>
 8031834:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8031838:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 803183c:	e03a      	b.n	80318b4 <_printf_i+0xa8>
 803183e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8031842:	2b15      	cmp	r3, #21
 8031844:	d8f6      	bhi.n	8031834 <_printf_i+0x28>
 8031846:	a101      	add	r1, pc, #4	; (adr r1, 803184c <_printf_i+0x40>)
 8031848:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 803184c:	080318a5 	.word	0x080318a5
 8031850:	080318b9 	.word	0x080318b9
 8031854:	08031835 	.word	0x08031835
 8031858:	08031835 	.word	0x08031835
 803185c:	08031835 	.word	0x08031835
 8031860:	08031835 	.word	0x08031835
 8031864:	080318b9 	.word	0x080318b9
 8031868:	08031835 	.word	0x08031835
 803186c:	08031835 	.word	0x08031835
 8031870:	08031835 	.word	0x08031835
 8031874:	08031835 	.word	0x08031835
 8031878:	080319bd 	.word	0x080319bd
 803187c:	080318e5 	.word	0x080318e5
 8031880:	08031977 	.word	0x08031977
 8031884:	08031835 	.word	0x08031835
 8031888:	08031835 	.word	0x08031835
 803188c:	080319df 	.word	0x080319df
 8031890:	08031835 	.word	0x08031835
 8031894:	080318e5 	.word	0x080318e5
 8031898:	08031835 	.word	0x08031835
 803189c:	08031835 	.word	0x08031835
 80318a0:	0803197f 	.word	0x0803197f
 80318a4:	682b      	ldr	r3, [r5, #0]
 80318a6:	1d1a      	adds	r2, r3, #4
 80318a8:	681b      	ldr	r3, [r3, #0]
 80318aa:	602a      	str	r2, [r5, #0]
 80318ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80318b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80318b4:	2301      	movs	r3, #1
 80318b6:	e09f      	b.n	80319f8 <_printf_i+0x1ec>
 80318b8:	6820      	ldr	r0, [r4, #0]
 80318ba:	682b      	ldr	r3, [r5, #0]
 80318bc:	0607      	lsls	r7, r0, #24
 80318be:	f103 0104 	add.w	r1, r3, #4
 80318c2:	6029      	str	r1, [r5, #0]
 80318c4:	d501      	bpl.n	80318ca <_printf_i+0xbe>
 80318c6:	681e      	ldr	r6, [r3, #0]
 80318c8:	e003      	b.n	80318d2 <_printf_i+0xc6>
 80318ca:	0646      	lsls	r6, r0, #25
 80318cc:	d5fb      	bpl.n	80318c6 <_printf_i+0xba>
 80318ce:	f9b3 6000 	ldrsh.w	r6, [r3]
 80318d2:	2e00      	cmp	r6, #0
 80318d4:	da03      	bge.n	80318de <_printf_i+0xd2>
 80318d6:	232d      	movs	r3, #45	; 0x2d
 80318d8:	4276      	negs	r6, r6
 80318da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80318de:	485a      	ldr	r0, [pc, #360]	; (8031a48 <_printf_i+0x23c>)
 80318e0:	230a      	movs	r3, #10
 80318e2:	e012      	b.n	803190a <_printf_i+0xfe>
 80318e4:	682b      	ldr	r3, [r5, #0]
 80318e6:	6820      	ldr	r0, [r4, #0]
 80318e8:	1d19      	adds	r1, r3, #4
 80318ea:	6029      	str	r1, [r5, #0]
 80318ec:	0605      	lsls	r5, r0, #24
 80318ee:	d501      	bpl.n	80318f4 <_printf_i+0xe8>
 80318f0:	681e      	ldr	r6, [r3, #0]
 80318f2:	e002      	b.n	80318fa <_printf_i+0xee>
 80318f4:	0641      	lsls	r1, r0, #25
 80318f6:	d5fb      	bpl.n	80318f0 <_printf_i+0xe4>
 80318f8:	881e      	ldrh	r6, [r3, #0]
 80318fa:	4853      	ldr	r0, [pc, #332]	; (8031a48 <_printf_i+0x23c>)
 80318fc:	2f6f      	cmp	r7, #111	; 0x6f
 80318fe:	bf0c      	ite	eq
 8031900:	2308      	moveq	r3, #8
 8031902:	230a      	movne	r3, #10
 8031904:	2100      	movs	r1, #0
 8031906:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 803190a:	6865      	ldr	r5, [r4, #4]
 803190c:	60a5      	str	r5, [r4, #8]
 803190e:	2d00      	cmp	r5, #0
 8031910:	bfa2      	ittt	ge
 8031912:	6821      	ldrge	r1, [r4, #0]
 8031914:	f021 0104 	bicge.w	r1, r1, #4
 8031918:	6021      	strge	r1, [r4, #0]
 803191a:	b90e      	cbnz	r6, 8031920 <_printf_i+0x114>
 803191c:	2d00      	cmp	r5, #0
 803191e:	d04b      	beq.n	80319b8 <_printf_i+0x1ac>
 8031920:	4615      	mov	r5, r2
 8031922:	fbb6 f1f3 	udiv	r1, r6, r3
 8031926:	fb03 6711 	mls	r7, r3, r1, r6
 803192a:	5dc7      	ldrb	r7, [r0, r7]
 803192c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8031930:	4637      	mov	r7, r6
 8031932:	42bb      	cmp	r3, r7
 8031934:	460e      	mov	r6, r1
 8031936:	d9f4      	bls.n	8031922 <_printf_i+0x116>
 8031938:	2b08      	cmp	r3, #8
 803193a:	d10b      	bne.n	8031954 <_printf_i+0x148>
 803193c:	6823      	ldr	r3, [r4, #0]
 803193e:	07de      	lsls	r6, r3, #31
 8031940:	d508      	bpl.n	8031954 <_printf_i+0x148>
 8031942:	6923      	ldr	r3, [r4, #16]
 8031944:	6861      	ldr	r1, [r4, #4]
 8031946:	4299      	cmp	r1, r3
 8031948:	bfde      	ittt	le
 803194a:	2330      	movle	r3, #48	; 0x30
 803194c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8031950:	f105 35ff 	addle.w	r5, r5, #4294967295
 8031954:	1b52      	subs	r2, r2, r5
 8031956:	6122      	str	r2, [r4, #16]
 8031958:	f8cd a000 	str.w	sl, [sp]
 803195c:	464b      	mov	r3, r9
 803195e:	aa03      	add	r2, sp, #12
 8031960:	4621      	mov	r1, r4
 8031962:	4640      	mov	r0, r8
 8031964:	f7ff fee4 	bl	8031730 <_printf_common>
 8031968:	3001      	adds	r0, #1
 803196a:	d14a      	bne.n	8031a02 <_printf_i+0x1f6>
 803196c:	f04f 30ff 	mov.w	r0, #4294967295
 8031970:	b004      	add	sp, #16
 8031972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8031976:	6823      	ldr	r3, [r4, #0]
 8031978:	f043 0320 	orr.w	r3, r3, #32
 803197c:	6023      	str	r3, [r4, #0]
 803197e:	4833      	ldr	r0, [pc, #204]	; (8031a4c <_printf_i+0x240>)
 8031980:	2778      	movs	r7, #120	; 0x78
 8031982:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8031986:	6823      	ldr	r3, [r4, #0]
 8031988:	6829      	ldr	r1, [r5, #0]
 803198a:	061f      	lsls	r7, r3, #24
 803198c:	f851 6b04 	ldr.w	r6, [r1], #4
 8031990:	d402      	bmi.n	8031998 <_printf_i+0x18c>
 8031992:	065f      	lsls	r7, r3, #25
 8031994:	bf48      	it	mi
 8031996:	b2b6      	uxthmi	r6, r6
 8031998:	07df      	lsls	r7, r3, #31
 803199a:	bf48      	it	mi
 803199c:	f043 0320 	orrmi.w	r3, r3, #32
 80319a0:	6029      	str	r1, [r5, #0]
 80319a2:	bf48      	it	mi
 80319a4:	6023      	strmi	r3, [r4, #0]
 80319a6:	b91e      	cbnz	r6, 80319b0 <_printf_i+0x1a4>
 80319a8:	6823      	ldr	r3, [r4, #0]
 80319aa:	f023 0320 	bic.w	r3, r3, #32
 80319ae:	6023      	str	r3, [r4, #0]
 80319b0:	2310      	movs	r3, #16
 80319b2:	e7a7      	b.n	8031904 <_printf_i+0xf8>
 80319b4:	4824      	ldr	r0, [pc, #144]	; (8031a48 <_printf_i+0x23c>)
 80319b6:	e7e4      	b.n	8031982 <_printf_i+0x176>
 80319b8:	4615      	mov	r5, r2
 80319ba:	e7bd      	b.n	8031938 <_printf_i+0x12c>
 80319bc:	682b      	ldr	r3, [r5, #0]
 80319be:	6826      	ldr	r6, [r4, #0]
 80319c0:	6961      	ldr	r1, [r4, #20]
 80319c2:	1d18      	adds	r0, r3, #4
 80319c4:	6028      	str	r0, [r5, #0]
 80319c6:	0635      	lsls	r5, r6, #24
 80319c8:	681b      	ldr	r3, [r3, #0]
 80319ca:	d501      	bpl.n	80319d0 <_printf_i+0x1c4>
 80319cc:	6019      	str	r1, [r3, #0]
 80319ce:	e002      	b.n	80319d6 <_printf_i+0x1ca>
 80319d0:	0670      	lsls	r0, r6, #25
 80319d2:	d5fb      	bpl.n	80319cc <_printf_i+0x1c0>
 80319d4:	8019      	strh	r1, [r3, #0]
 80319d6:	2300      	movs	r3, #0
 80319d8:	6123      	str	r3, [r4, #16]
 80319da:	4615      	mov	r5, r2
 80319dc:	e7bc      	b.n	8031958 <_printf_i+0x14c>
 80319de:	682b      	ldr	r3, [r5, #0]
 80319e0:	1d1a      	adds	r2, r3, #4
 80319e2:	602a      	str	r2, [r5, #0]
 80319e4:	681d      	ldr	r5, [r3, #0]
 80319e6:	6862      	ldr	r2, [r4, #4]
 80319e8:	2100      	movs	r1, #0
 80319ea:	4628      	mov	r0, r5
 80319ec:	f7f0 fbf0 	bl	80221d0 <memchr>
 80319f0:	b108      	cbz	r0, 80319f6 <_printf_i+0x1ea>
 80319f2:	1b40      	subs	r0, r0, r5
 80319f4:	6060      	str	r0, [r4, #4]
 80319f6:	6863      	ldr	r3, [r4, #4]
 80319f8:	6123      	str	r3, [r4, #16]
 80319fa:	2300      	movs	r3, #0
 80319fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8031a00:	e7aa      	b.n	8031958 <_printf_i+0x14c>
 8031a02:	6923      	ldr	r3, [r4, #16]
 8031a04:	462a      	mov	r2, r5
 8031a06:	4649      	mov	r1, r9
 8031a08:	4640      	mov	r0, r8
 8031a0a:	47d0      	blx	sl
 8031a0c:	3001      	adds	r0, #1
 8031a0e:	d0ad      	beq.n	803196c <_printf_i+0x160>
 8031a10:	6823      	ldr	r3, [r4, #0]
 8031a12:	079b      	lsls	r3, r3, #30
 8031a14:	d413      	bmi.n	8031a3e <_printf_i+0x232>
 8031a16:	68e0      	ldr	r0, [r4, #12]
 8031a18:	9b03      	ldr	r3, [sp, #12]
 8031a1a:	4298      	cmp	r0, r3
 8031a1c:	bfb8      	it	lt
 8031a1e:	4618      	movlt	r0, r3
 8031a20:	e7a6      	b.n	8031970 <_printf_i+0x164>
 8031a22:	2301      	movs	r3, #1
 8031a24:	4632      	mov	r2, r6
 8031a26:	4649      	mov	r1, r9
 8031a28:	4640      	mov	r0, r8
 8031a2a:	47d0      	blx	sl
 8031a2c:	3001      	adds	r0, #1
 8031a2e:	d09d      	beq.n	803196c <_printf_i+0x160>
 8031a30:	3501      	adds	r5, #1
 8031a32:	68e3      	ldr	r3, [r4, #12]
 8031a34:	9903      	ldr	r1, [sp, #12]
 8031a36:	1a5b      	subs	r3, r3, r1
 8031a38:	42ab      	cmp	r3, r5
 8031a3a:	dcf2      	bgt.n	8031a22 <_printf_i+0x216>
 8031a3c:	e7eb      	b.n	8031a16 <_printf_i+0x20a>
 8031a3e:	2500      	movs	r5, #0
 8031a40:	f104 0619 	add.w	r6, r4, #25
 8031a44:	e7f5      	b.n	8031a32 <_printf_i+0x226>
 8031a46:	bf00      	nop
 8031a48:	08032bcd 	.word	0x08032bcd
 8031a4c:	08032bde 	.word	0x08032bde

08031a50 <__sflush_r>:
 8031a50:	898a      	ldrh	r2, [r1, #12]
 8031a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8031a56:	4605      	mov	r5, r0
 8031a58:	0710      	lsls	r0, r2, #28
 8031a5a:	460c      	mov	r4, r1
 8031a5c:	d458      	bmi.n	8031b10 <__sflush_r+0xc0>
 8031a5e:	684b      	ldr	r3, [r1, #4]
 8031a60:	2b00      	cmp	r3, #0
 8031a62:	dc05      	bgt.n	8031a70 <__sflush_r+0x20>
 8031a64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8031a66:	2b00      	cmp	r3, #0
 8031a68:	dc02      	bgt.n	8031a70 <__sflush_r+0x20>
 8031a6a:	2000      	movs	r0, #0
 8031a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8031a70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8031a72:	2e00      	cmp	r6, #0
 8031a74:	d0f9      	beq.n	8031a6a <__sflush_r+0x1a>
 8031a76:	2300      	movs	r3, #0
 8031a78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8031a7c:	682f      	ldr	r7, [r5, #0]
 8031a7e:	6a21      	ldr	r1, [r4, #32]
 8031a80:	602b      	str	r3, [r5, #0]
 8031a82:	d032      	beq.n	8031aea <__sflush_r+0x9a>
 8031a84:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8031a86:	89a3      	ldrh	r3, [r4, #12]
 8031a88:	075a      	lsls	r2, r3, #29
 8031a8a:	d505      	bpl.n	8031a98 <__sflush_r+0x48>
 8031a8c:	6863      	ldr	r3, [r4, #4]
 8031a8e:	1ac0      	subs	r0, r0, r3
 8031a90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8031a92:	b10b      	cbz	r3, 8031a98 <__sflush_r+0x48>
 8031a94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8031a96:	1ac0      	subs	r0, r0, r3
 8031a98:	2300      	movs	r3, #0
 8031a9a:	4602      	mov	r2, r0
 8031a9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8031a9e:	6a21      	ldr	r1, [r4, #32]
 8031aa0:	4628      	mov	r0, r5
 8031aa2:	47b0      	blx	r6
 8031aa4:	1c43      	adds	r3, r0, #1
 8031aa6:	89a3      	ldrh	r3, [r4, #12]
 8031aa8:	d106      	bne.n	8031ab8 <__sflush_r+0x68>
 8031aaa:	6829      	ldr	r1, [r5, #0]
 8031aac:	291d      	cmp	r1, #29
 8031aae:	d82b      	bhi.n	8031b08 <__sflush_r+0xb8>
 8031ab0:	4a29      	ldr	r2, [pc, #164]	; (8031b58 <__sflush_r+0x108>)
 8031ab2:	410a      	asrs	r2, r1
 8031ab4:	07d6      	lsls	r6, r2, #31
 8031ab6:	d427      	bmi.n	8031b08 <__sflush_r+0xb8>
 8031ab8:	2200      	movs	r2, #0
 8031aba:	6062      	str	r2, [r4, #4]
 8031abc:	04d9      	lsls	r1, r3, #19
 8031abe:	6922      	ldr	r2, [r4, #16]
 8031ac0:	6022      	str	r2, [r4, #0]
 8031ac2:	d504      	bpl.n	8031ace <__sflush_r+0x7e>
 8031ac4:	1c42      	adds	r2, r0, #1
 8031ac6:	d101      	bne.n	8031acc <__sflush_r+0x7c>
 8031ac8:	682b      	ldr	r3, [r5, #0]
 8031aca:	b903      	cbnz	r3, 8031ace <__sflush_r+0x7e>
 8031acc:	6560      	str	r0, [r4, #84]	; 0x54
 8031ace:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8031ad0:	602f      	str	r7, [r5, #0]
 8031ad2:	2900      	cmp	r1, #0
 8031ad4:	d0c9      	beq.n	8031a6a <__sflush_r+0x1a>
 8031ad6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8031ada:	4299      	cmp	r1, r3
 8031adc:	d002      	beq.n	8031ae4 <__sflush_r+0x94>
 8031ade:	4628      	mov	r0, r5
 8031ae0:	f7ff fbea 	bl	80312b8 <_free_r>
 8031ae4:	2000      	movs	r0, #0
 8031ae6:	6360      	str	r0, [r4, #52]	; 0x34
 8031ae8:	e7c0      	b.n	8031a6c <__sflush_r+0x1c>
 8031aea:	2301      	movs	r3, #1
 8031aec:	4628      	mov	r0, r5
 8031aee:	47b0      	blx	r6
 8031af0:	1c41      	adds	r1, r0, #1
 8031af2:	d1c8      	bne.n	8031a86 <__sflush_r+0x36>
 8031af4:	682b      	ldr	r3, [r5, #0]
 8031af6:	2b00      	cmp	r3, #0
 8031af8:	d0c5      	beq.n	8031a86 <__sflush_r+0x36>
 8031afa:	2b1d      	cmp	r3, #29
 8031afc:	d001      	beq.n	8031b02 <__sflush_r+0xb2>
 8031afe:	2b16      	cmp	r3, #22
 8031b00:	d101      	bne.n	8031b06 <__sflush_r+0xb6>
 8031b02:	602f      	str	r7, [r5, #0]
 8031b04:	e7b1      	b.n	8031a6a <__sflush_r+0x1a>
 8031b06:	89a3      	ldrh	r3, [r4, #12]
 8031b08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8031b0c:	81a3      	strh	r3, [r4, #12]
 8031b0e:	e7ad      	b.n	8031a6c <__sflush_r+0x1c>
 8031b10:	690f      	ldr	r7, [r1, #16]
 8031b12:	2f00      	cmp	r7, #0
 8031b14:	d0a9      	beq.n	8031a6a <__sflush_r+0x1a>
 8031b16:	0793      	lsls	r3, r2, #30
 8031b18:	680e      	ldr	r6, [r1, #0]
 8031b1a:	bf08      	it	eq
 8031b1c:	694b      	ldreq	r3, [r1, #20]
 8031b1e:	600f      	str	r7, [r1, #0]
 8031b20:	bf18      	it	ne
 8031b22:	2300      	movne	r3, #0
 8031b24:	eba6 0807 	sub.w	r8, r6, r7
 8031b28:	608b      	str	r3, [r1, #8]
 8031b2a:	f1b8 0f00 	cmp.w	r8, #0
 8031b2e:	dd9c      	ble.n	8031a6a <__sflush_r+0x1a>
 8031b30:	6a21      	ldr	r1, [r4, #32]
 8031b32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8031b34:	4643      	mov	r3, r8
 8031b36:	463a      	mov	r2, r7
 8031b38:	4628      	mov	r0, r5
 8031b3a:	47b0      	blx	r6
 8031b3c:	2800      	cmp	r0, #0
 8031b3e:	dc06      	bgt.n	8031b4e <__sflush_r+0xfe>
 8031b40:	89a3      	ldrh	r3, [r4, #12]
 8031b42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8031b46:	81a3      	strh	r3, [r4, #12]
 8031b48:	f04f 30ff 	mov.w	r0, #4294967295
 8031b4c:	e78e      	b.n	8031a6c <__sflush_r+0x1c>
 8031b4e:	4407      	add	r7, r0
 8031b50:	eba8 0800 	sub.w	r8, r8, r0
 8031b54:	e7e9      	b.n	8031b2a <__sflush_r+0xda>
 8031b56:	bf00      	nop
 8031b58:	dfbffffe 	.word	0xdfbffffe

08031b5c <_fflush_r>:
 8031b5c:	b538      	push	{r3, r4, r5, lr}
 8031b5e:	690b      	ldr	r3, [r1, #16]
 8031b60:	4605      	mov	r5, r0
 8031b62:	460c      	mov	r4, r1
 8031b64:	b913      	cbnz	r3, 8031b6c <_fflush_r+0x10>
 8031b66:	2500      	movs	r5, #0
 8031b68:	4628      	mov	r0, r5
 8031b6a:	bd38      	pop	{r3, r4, r5, pc}
 8031b6c:	b118      	cbz	r0, 8031b76 <_fflush_r+0x1a>
 8031b6e:	6a03      	ldr	r3, [r0, #32]
 8031b70:	b90b      	cbnz	r3, 8031b76 <_fflush_r+0x1a>
 8031b72:	f7ff f99b 	bl	8030eac <__sinit>
 8031b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8031b7a:	2b00      	cmp	r3, #0
 8031b7c:	d0f3      	beq.n	8031b66 <_fflush_r+0xa>
 8031b7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8031b80:	07d0      	lsls	r0, r2, #31
 8031b82:	d404      	bmi.n	8031b8e <_fflush_r+0x32>
 8031b84:	0599      	lsls	r1, r3, #22
 8031b86:	d402      	bmi.n	8031b8e <_fflush_r+0x32>
 8031b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8031b8a:	f7ff fb84 	bl	8031296 <__retarget_lock_acquire_recursive>
 8031b8e:	4628      	mov	r0, r5
 8031b90:	4621      	mov	r1, r4
 8031b92:	f7ff ff5d 	bl	8031a50 <__sflush_r>
 8031b96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8031b98:	07da      	lsls	r2, r3, #31
 8031b9a:	4605      	mov	r5, r0
 8031b9c:	d4e4      	bmi.n	8031b68 <_fflush_r+0xc>
 8031b9e:	89a3      	ldrh	r3, [r4, #12]
 8031ba0:	059b      	lsls	r3, r3, #22
 8031ba2:	d4e1      	bmi.n	8031b68 <_fflush_r+0xc>
 8031ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8031ba6:	f7ff fb77 	bl	8031298 <__retarget_lock_release_recursive>
 8031baa:	e7dd      	b.n	8031b68 <_fflush_r+0xc>

08031bac <__swhatbuf_r>:
 8031bac:	b570      	push	{r4, r5, r6, lr}
 8031bae:	460c      	mov	r4, r1
 8031bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8031bb4:	2900      	cmp	r1, #0
 8031bb6:	b096      	sub	sp, #88	; 0x58
 8031bb8:	4615      	mov	r5, r2
 8031bba:	461e      	mov	r6, r3
 8031bbc:	da0d      	bge.n	8031bda <__swhatbuf_r+0x2e>
 8031bbe:	89a3      	ldrh	r3, [r4, #12]
 8031bc0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8031bc4:	f04f 0100 	mov.w	r1, #0
 8031bc8:	bf0c      	ite	eq
 8031bca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8031bce:	2340      	movne	r3, #64	; 0x40
 8031bd0:	2000      	movs	r0, #0
 8031bd2:	6031      	str	r1, [r6, #0]
 8031bd4:	602b      	str	r3, [r5, #0]
 8031bd6:	b016      	add	sp, #88	; 0x58
 8031bd8:	bd70      	pop	{r4, r5, r6, pc}
 8031bda:	466a      	mov	r2, sp
 8031bdc:	f000 f848 	bl	8031c70 <_fstat_r>
 8031be0:	2800      	cmp	r0, #0
 8031be2:	dbec      	blt.n	8031bbe <__swhatbuf_r+0x12>
 8031be4:	9901      	ldr	r1, [sp, #4]
 8031be6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8031bea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8031bee:	4259      	negs	r1, r3
 8031bf0:	4159      	adcs	r1, r3
 8031bf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8031bf6:	e7eb      	b.n	8031bd0 <__swhatbuf_r+0x24>

08031bf8 <__smakebuf_r>:
 8031bf8:	898b      	ldrh	r3, [r1, #12]
 8031bfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8031bfc:	079d      	lsls	r5, r3, #30
 8031bfe:	4606      	mov	r6, r0
 8031c00:	460c      	mov	r4, r1
 8031c02:	d507      	bpl.n	8031c14 <__smakebuf_r+0x1c>
 8031c04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8031c08:	6023      	str	r3, [r4, #0]
 8031c0a:	6123      	str	r3, [r4, #16]
 8031c0c:	2301      	movs	r3, #1
 8031c0e:	6163      	str	r3, [r4, #20]
 8031c10:	b002      	add	sp, #8
 8031c12:	bd70      	pop	{r4, r5, r6, pc}
 8031c14:	ab01      	add	r3, sp, #4
 8031c16:	466a      	mov	r2, sp
 8031c18:	f7ff ffc8 	bl	8031bac <__swhatbuf_r>
 8031c1c:	9900      	ldr	r1, [sp, #0]
 8031c1e:	4605      	mov	r5, r0
 8031c20:	4630      	mov	r0, r6
 8031c22:	f7ff fbb5 	bl	8031390 <_malloc_r>
 8031c26:	b948      	cbnz	r0, 8031c3c <__smakebuf_r+0x44>
 8031c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8031c2c:	059a      	lsls	r2, r3, #22
 8031c2e:	d4ef      	bmi.n	8031c10 <__smakebuf_r+0x18>
 8031c30:	f023 0303 	bic.w	r3, r3, #3
 8031c34:	f043 0302 	orr.w	r3, r3, #2
 8031c38:	81a3      	strh	r3, [r4, #12]
 8031c3a:	e7e3      	b.n	8031c04 <__smakebuf_r+0xc>
 8031c3c:	89a3      	ldrh	r3, [r4, #12]
 8031c3e:	6020      	str	r0, [r4, #0]
 8031c40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8031c44:	81a3      	strh	r3, [r4, #12]
 8031c46:	9b00      	ldr	r3, [sp, #0]
 8031c48:	6163      	str	r3, [r4, #20]
 8031c4a:	9b01      	ldr	r3, [sp, #4]
 8031c4c:	6120      	str	r0, [r4, #16]
 8031c4e:	b15b      	cbz	r3, 8031c68 <__smakebuf_r+0x70>
 8031c50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8031c54:	4630      	mov	r0, r6
 8031c56:	f000 f81d 	bl	8031c94 <_isatty_r>
 8031c5a:	b128      	cbz	r0, 8031c68 <__smakebuf_r+0x70>
 8031c5c:	89a3      	ldrh	r3, [r4, #12]
 8031c5e:	f023 0303 	bic.w	r3, r3, #3
 8031c62:	f043 0301 	orr.w	r3, r3, #1
 8031c66:	81a3      	strh	r3, [r4, #12]
 8031c68:	89a3      	ldrh	r3, [r4, #12]
 8031c6a:	431d      	orrs	r5, r3
 8031c6c:	81a5      	strh	r5, [r4, #12]
 8031c6e:	e7cf      	b.n	8031c10 <__smakebuf_r+0x18>

08031c70 <_fstat_r>:
 8031c70:	b538      	push	{r3, r4, r5, lr}
 8031c72:	4d07      	ldr	r5, [pc, #28]	; (8031c90 <_fstat_r+0x20>)
 8031c74:	2300      	movs	r3, #0
 8031c76:	4604      	mov	r4, r0
 8031c78:	4608      	mov	r0, r1
 8031c7a:	4611      	mov	r1, r2
 8031c7c:	602b      	str	r3, [r5, #0]
 8031c7e:	f7f5 fad7 	bl	8027230 <_fstat>
 8031c82:	1c43      	adds	r3, r0, #1
 8031c84:	d102      	bne.n	8031c8c <_fstat_r+0x1c>
 8031c86:	682b      	ldr	r3, [r5, #0]
 8031c88:	b103      	cbz	r3, 8031c8c <_fstat_r+0x1c>
 8031c8a:	6023      	str	r3, [r4, #0]
 8031c8c:	bd38      	pop	{r3, r4, r5, pc}
 8031c8e:	bf00      	nop
 8031c90:	2000874c 	.word	0x2000874c

08031c94 <_isatty_r>:
 8031c94:	b538      	push	{r3, r4, r5, lr}
 8031c96:	4d06      	ldr	r5, [pc, #24]	; (8031cb0 <_isatty_r+0x1c>)
 8031c98:	2300      	movs	r3, #0
 8031c9a:	4604      	mov	r4, r0
 8031c9c:	4608      	mov	r0, r1
 8031c9e:	602b      	str	r3, [r5, #0]
 8031ca0:	f7f5 fad6 	bl	8027250 <_isatty>
 8031ca4:	1c43      	adds	r3, r0, #1
 8031ca6:	d102      	bne.n	8031cae <_isatty_r+0x1a>
 8031ca8:	682b      	ldr	r3, [r5, #0]
 8031caa:	b103      	cbz	r3, 8031cae <_isatty_r+0x1a>
 8031cac:	6023      	str	r3, [r4, #0]
 8031cae:	bd38      	pop	{r3, r4, r5, pc}
 8031cb0:	2000874c 	.word	0x2000874c

08031cb4 <_sbrk_r>:
 8031cb4:	b538      	push	{r3, r4, r5, lr}
 8031cb6:	4d06      	ldr	r5, [pc, #24]	; (8031cd0 <_sbrk_r+0x1c>)
 8031cb8:	2300      	movs	r3, #0
 8031cba:	4604      	mov	r4, r0
 8031cbc:	4608      	mov	r0, r1
 8031cbe:	602b      	str	r3, [r5, #0]
 8031cc0:	f7f5 fade 	bl	8027280 <_sbrk>
 8031cc4:	1c43      	adds	r3, r0, #1
 8031cc6:	d102      	bne.n	8031cce <_sbrk_r+0x1a>
 8031cc8:	682b      	ldr	r3, [r5, #0]
 8031cca:	b103      	cbz	r3, 8031cce <_sbrk_r+0x1a>
 8031ccc:	6023      	str	r3, [r4, #0]
 8031cce:	bd38      	pop	{r3, r4, r5, pc}
 8031cd0:	2000874c 	.word	0x2000874c

08031cd4 <_init>:
 8031cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8031cd6:	bf00      	nop
 8031cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8031cda:	bc08      	pop	{r3}
 8031cdc:	469e      	mov	lr, r3
 8031cde:	4770      	bx	lr

08031ce0 <_fini>:
 8031ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8031ce2:	bf00      	nop
 8031ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8031ce6:	bc08      	pop	{r3}
 8031ce8:	469e      	mov	lr, r3
 8031cea:	4770      	bx	lr
