{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09604,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09698,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00396181,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00352577,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00161921,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00352577,
	"finish__design__instance__count__class:buffer": 8,
	"finish__design__instance__area__class:buffer": 10.64,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 17,
	"finish__design__instance__area__class:timing_repair_buffer": 13.566,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 6.118,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.798,
	"finish__design__instance__count__class:sequential_cell": 25,
	"finish__design__instance__area__class:sequential_cell": 117.306,
	"finish__design__instance__count__class:multi_input_combinational_cell": 128,
	"finish__design__instance__area__class:multi_input_combinational_cell": 169.708,
	"finish__design__instance__count": 193,
	"finish__design__instance__area": 322.126,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.531838,
	"finish__clock__skew__setup": 0.00440215,
	"finish__clock__skew__hold": 0.00440215,
	"finish__timing__drv__max_slew_limit": 0.716071,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.830666,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000221832,
	"finish__power__switching__total": 6.94517e-05,
	"finish__power__leakage__total": 6.98599e-06,
	"finish__power__total": 0.000298269,
	"finish__design__io": 20,
	"finish__design__die__area": 6259.97,
	"finish__design__core__area": 5817.42,
	"finish__design__instance__count": 301,
	"finish__design__instance__area": 350.854,
	"finish__design__instance__count__stdcell": 301,
	"finish__design__instance__area__stdcell": 350.854,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0603109,
	"finish__design__instance__utilization__stdcell": 0.0603109,
	"finish__design__rows": 54,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 54,
	"finish__design__sites": 21870,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 21870,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}