Determining the location of the ModelSim executable...

Using: /home/rafa/tudo/bin/quartus/questa_fse/linux_x86_64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off uniciclo -c uniciclo --vector_source="/home/rafa/tudo/materias/oac/uni_sysv/waves/teste_uniciclo.vwf" --testbench_file="/home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/teste_uniciclo.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Thu Nov  6 12:17:47 2025Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off uniciclo -c uniciclo --vector_source=/home/rafa/tudo/materias/oac/uni_sysv/waves/teste_uniciclo.vwf --testbench_file=/home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/teste_uniciclo.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
put pin "addr[9]" in vector source file when writing test bench files
 in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/" uniciclo -c uniciclo

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Thu Nov  6 12:17:48 2025Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/ uniciclo -c unicicloWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file uniciclo.vo in folder "/home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 696 megabytes    Info: Processing ended: Thu Nov  6 12:17:49 2025    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/uniciclo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/rafa/tudo/bin/quartus/questa_fse/linux_x86_64//vsim -c -do uniciclo.do

Reading pref.tcl
# 2024.3
# do uniciclo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:17:49 on Nov 06,2025
# vlog -work work uniciclo.vo 
# -- Compiling module uniciclo
# # Top level modules:# 	uniciclo
# End time: 12:17:49 on Nov 06,2025, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:17:49 on Nov 06,2025
# vlog -work work teste_uniciclo.vwf.vt 
# -- Compiling module uniciclo_vlg_vec_tst
# 
# Top level modules:# 	uniciclo_vlg_vec_tst
# End time: 12:17:49 on Nov 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -suppress 12110 -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.uniciclo_vlg_vec_tst # Start time: 12:17:49 on Nov 06,2025# ** Warning: (vsim-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.# //  Questa Intel Starter FPGA Edition-64# //  Version 2024.3 linux_x86_64 Sep 10 2024# //# // Unpublished work. Copyright 2024 Siemens# //# // This material contains trade secrets or otherwise confidential information# // owned by Siemens Industry Software Inc. or its affiliates (collectively,# // "SISW"), or its licensors. Access to and use of this information is strictly# // limited as set forth in the Customer's applicable agreements with SISW.# //# // This material may not be copied, distributed, or otherwise disclosed outside# // of the Customer's facilities without the express written permission of SISW,# // and may not be used in any way not expressly authorized by SISW.# //
# Refreshing /home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/work.uniciclo_vlg_vec_tst# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.# Loading work.uniciclo_vlg_vec_tst# Refreshing /home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/work.uniciclo# ** Warning: (vlog-8891) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.# Loading work.uniciclo# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_lcell_comb# Loading altera_ver.dffeas# Loading cyclonev_ver.cyclonev_ram_block# Loading sv_std.std# Loading altera_lnsim_ver.generic_m10k# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.common_28nm_ram_block# Loading altera_lnsim_ver.common_28nm_ram_register# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : teste_uniciclo.vwf.vt(73)#    Time: 1 us  Iteration: 0  Instance: /uniciclo_vlg_vec_tst
# End time: 12:17:51 on Nov 06,2025, Elapsed time: 0:00:02# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/rafa/tudo/materias/oac/uni_sysv/waves/teste_uniciclo.vwf...

Reading /home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/uniciclo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/rafa/tudo/materias/oac/uni_sysv/simulation/qsim/uniciclo_20251106121751.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.