0.7
2020.2
Nov 18 2020
09:47:47
D:/UCLA/OTHERS/interns/FPGA/ripple_carry_4bit/ripple_carry_4bit.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/ripple_carry_4bit/ripple_carry_4bit.srcs/sources_1/new/top.v,1656433721,verilog,,,,fa;ripple_carry,,,,,,,,
