{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765508526446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765508526447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FPGA1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765508526460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765508526580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765508526580 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765508527098 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765508527116 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765508527685 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765508527685 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765508527690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765508527690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765508527690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765508527690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765508527690 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765508527690 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765508527693 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765508529373 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_qsys_0.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765508529380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 46 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_nios2_qsys_0.sdc(46): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 46 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at nios_nios2_qsys_0.sdc(46): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529385 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 47 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_nios2_qsys_0.sdc(47): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 47 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at nios_nios2_qsys_0.sdc(47): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529386 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 48 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_nios2_qsys_0.sdc(48): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 48 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at nios_nios2_qsys_0.sdc(48): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529389 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 49 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_nios2_qsys_0.sdc(49): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 49 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at nios_nios2_qsys_0.sdc(49): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529391 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 50 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_nios2_qsys_0.sdc(50): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529394 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 51 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(51): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 51 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(51): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_nios2_qsys_0_jtag_sr*    -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_nios2_qsys_0_jtag_sr*    -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529398 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 52 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(52): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529401 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_nios2_qsys_0.sdc 53 *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_nios2_qsys_0.sdc(53): *nios_nios2_qsys_0:*\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765508529404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529405 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/nios/synthesis/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529405 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/phase2pt2/task2/fpga1/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/phase2pt2/task2/fpga1/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765508529406 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/phase2pt2/task2/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc " "Reading SDC File: 'c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/phase2pt2/task2/fpga1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765508529409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529412 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529413 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529414 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529416 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529418 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_nios2_qsys_0_jtag_sr*    -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_nios2_qsys_0_jtag_sr*    -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529419 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529421 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765508529422 ""}  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/db/ip/nios/submodules/nios_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765508529423 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765508529425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1765508529430 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1765508529430 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765508529430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765508529487 ""}  } { { "fpga1_top.sv" "" { Text "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/fpga1_top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765508529487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765508529889 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765508529890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765508529890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765508529892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765508529893 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765508529895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765508529895 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765508529895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765508530030 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1765508530031 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765508530031 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765508530149 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1765508530149 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765508530149 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765508530167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765508533327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765508533667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765508533754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765508546084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765508546084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765508546615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765508551763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765508551763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765508553730 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765508553730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765508553734 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.62 " "Total time spent on timing analysis during the Fitter is 1.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765508553914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765508553936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765508554305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765508554305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765508554666 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765508555536 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765508556137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/output_files/FPGA1.fit.smsg " "Generated suppressed messages file C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/phase2pt2/task2/FPGA1/output_files/FPGA1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765508556247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6703 " "Peak virtual memory: 6703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765508557089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 19:02:37 2025 " "Processing ended: Thu Dec 11 19:02:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765508557089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765508557089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765508557089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765508557089 ""}
