// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module BatchCluster_1(
  input          in_0_valid,
  input          in_0_bits_valid,
  input  [63:0]  in_0_bits_mtopei,
  input  [63:0]  in_0_bits_stopei,
  input  [63:0]  in_0_bits_vstopei,
  input  [63:0]  in_0_bits_hgeip,
  input  [7:0]   in_0_bits_coreid,
  output [271:0] out_data,
  output [15:0]  out_info,
  input  [10:0]  status_base_data_bytes,
  input  [5:0]   status_base_info_size,
  output [10:0]  status_sum_data_bytes,
  output [5:0]   status_sum_info_size
);

  assign out_data =
    in_0_valid
      ? {in_0_bits_coreid,
         in_0_bits_hgeip,
         in_0_bits_vstopei,
         in_0_bits_stopei,
         in_0_bits_mtopei,
         7'h0,
         in_0_bits_valid}
      : 272'h0;
  assign out_info = in_0_valid ? {15'h300, in_0_valid} : 16'h0;
  assign status_sum_data_bytes =
    11'(status_base_data_bytes + {5'h0, in_0_valid ? 6'h22 : 6'h0});
  assign status_sum_info_size = 6'(status_base_info_size + {5'h0, in_0_valid});
endmodule

