m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/acer/Documents/GitHub/Intern/Simple Dual Port RAM/Interface/simulation
vsimple_dual_port_ram
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1674730886
!i10b 1
!s100 kQgHDkNoD0G^M?FPJVQGD3
IPU>8>HeaA^A?IkMbfJ8Ba0
VDg1SIo80bB@j0V0VzS_@n1
!s105 simple_dual_port_ram_sv_unit
S1
R0
w1674714537
8C:/Users/acer/Documents/GitHub/Intern/Simple Dual Port RAM/Interface/simple_dual_port_ram.sv
FC:/Users/acer/Documents/GitHub/Intern/Simple Dual Port RAM/Interface/simple_dual_port_ram.sv
L0 25
OV;L;10.5b;63
r1
!s85 0
31
!s108 1674730886.000000
!s107 C:/Users/acer/Documents/GitHub/Intern/Simple Dual Port RAM/Interface/simple_dual_port_ram.sv|
!s90 -reportprogress|300|-work|work|C:/Users/acer/Documents/GitHub/Intern/Simple Dual Port RAM/Interface/simple_dual_port_ram.sv|
!i113 1
o-work work
tCvgOpt 0
