/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jun 27 10:52:39 2017
 *                 Full Compile MD5 Checksum  de13a1e8011803b5a40ab14e4d71d071
 *                     (minus title and desc)
 *                 MD5 Checksum               b694fcab41780597392ed5a8f558ad3e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_VEC_CFG_H__
#define BCHP_VEC_CFG_H__

/***************************************************************************
 *VEC_CFG - Top-Level Controls
 ***************************************************************************/
#define BCHP_VEC_CFG_REVISION_ID                 0x206e8400 /* [RO][32] Revision ID Register for Video Encoder */
#define BCHP_VEC_CFG_TP_CTRL                     0x206e8404 /* [RW][32] Test port control Register for Video Encoder */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0           0x206e8408 /* [RW][32] ITU656 test control register for path 0 */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR          0x206e840c /* [RW][32] RAM test control for CBAR RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0          0x206e8410 /* [RW][32] RAM test control for IT_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1          0x206e8414 /* [RW][32] RAM test control for IT_1 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0       0x206e8418 /* [RW][32] RAM test control for DTRAM_0 RAM */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE         0x206e841c /* [RW][32] Clock Gating Override register */
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING            0x206e8420 /* [RW][32] Option for SCB word swapping register */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0             0x206e8424 /* [RO][32] trigger debug 0 register */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1             0x206e8428 /* [RO][32] trigger debug 1 register */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TPG           0x206e842c /* [RO][32] trigger debug TPG register */
#define BCHP_VEC_CFG_CLK_CTRL_0                  0x206e8430 /* [RW][32] clock control register  for clock gating */
#define BCHP_VEC_CFG_DSCL_CTRL_0                 0x206e8434 /* [RW][32] DSCL control register 0 */
#define BCHP_VEC_CFG_VF_0_SOURCE                 0x206e8438 /* [RW][32] Source Select Register for VF_0 */
#define BCHP_VEC_CFG_SECAM_0_SOURCE              0x206e843c /* [RW][32] Source Select Register for SECAM_0 */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE              0x206e8440 /* [RW][32] Source Select Register for SDSRC_0 */
#define BCHP_VEC_CFG_GRPD_0_SOURCE               0x206e8444 /* [RW][32] Source Select Register for GRPD_0 */
#define BCHP_VEC_CFG_IT_0_SOURCE                 0x206e8448 /* [RW][32] Source Select Register for IT_0 */
#define BCHP_VEC_CFG_IT_1_SOURCE                 0x206e844c /* [RW][32] Source Select Register for IT_1 */
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_0        0x206e8450 /* [RW][32] STC flag enable Register for S_0 */
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_1        0x206e8454 /* [RW][32] STC flag enable Register for S_1 */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE            0x206e8458 /* [RW][32] Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE         0x206e845c /* [RW][32] Source Select Register for ITU656_DTG_0 */
#define BCHP_VEC_CFG_STG_0_SOURCE                0x206e8460 /* [RW][32] Source Select Register for STG_0 */
#define BCHP_VEC_CFG_DECIM_0_SOURCE              0x206e8464 /* [RW][32] Source Select Register for DECIM_0 */
#define BCHP_VEC_CFG_VIP_0_SOURCE                0x206e8468 /* [RW][32] Source Select Register for VIP_0 */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE            0x206e846c /* [RW][32] Source Select Register for DVI_DVF_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_0               0x206e8470 /* [RW][32] Trigger Select Register for source S_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_1               0x206e8474 /* [RW][32] Trigger Select Register for source S_1 */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0           0x206e8478 /* [RW][32] Trigger Select Register for Pattern generator TPG_0 */
#define BCHP_VEC_CFG_CFG_EOP_MODE                0x206e847c /* [RW][32] VEC EOP Mode Control */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0     0x206e8480 /* [RW][32] VEC Source Enable Mode Control Register for source S_0 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0             0x206e8484 /* [RW][32] VEC Source Enable Register for source S_0 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1     0x206e8488 /* [RW][32] VEC Source Enable Mode Control Register for source S_1 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1             0x206e848c /* [RW][32] VEC Source Enable Register for source S_1 */
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC       0x206e8490 /* [RW][32] Register to Select Input Data coming in from BVN onto the Monitor */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0  0x206e8494 /* [RO][32] Register to Monitor Input Data On channel 0 coming in from BVN */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1  0x206e8498 /* [RO][32] Register to Monitor Input Data On channel 1 coming in from BVN */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2  0x206e849c /* [RO][32] Register to Monitor Input Data On channel 2 coming in from BVN */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR      0x206e84a0 /* [RO][32] Register to Monitor Picture and Line Sync Coming in from BVN */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR  0x206e84a4 /* [RW][32] Register to Picture and Line Sync Monitor Register */
#define BCHP_VEC_CFG_STG_DITHER_CONTROL          0x206e84a8 /* [RW][32] STG input Dither Control */
#define BCHP_VEC_CFG_STG_DITHER_LFSR             0x206e84ac /* [RW][32] STG input Dither LFSR Control */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT        0x206e84b0 /* [RW][32] STG input Dither LFSR Init value and control */
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL       0x206e84b4 /* [RW][32] ITU656 input Dither Control */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR          0x206e84b8 /* [RW][32] ITU656 input Dither LFSR Control */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT     0x206e84bc /* [RW][32] ITU656 input Dither LFSR Init value and control */
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL          0x206e84c0 /* [RW][32] analog input Dither Control */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR             0x206e84c4 /* [RW][32] analog input Dither LFSR Control */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT        0x206e84c8 /* [RW][32] analog input Dither LFSR Init value and control */
#define BCHP_VEC_CFG_SW_INIT_IT_0                0x206e84cc /* [RW][32] Software Init register for IT_0 */
#define BCHP_VEC_CFG_SW_INIT_IT_1                0x206e84d0 /* [RW][32] Software Init register for IT_1 */
#define BCHP_VEC_CFG_SW_INIT_VF_0                0x206e84d4 /* [RW][32] Software Init register for VF_0 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0             0x206e84d8 /* [RW][32] Software Init register for SECAM_0 */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0             0x206e84dc /* [RW][32] Software Init register for SDSRC_0 */
#define BCHP_VEC_CFG_SW_INIT_GRPD_0              0x206e84e0 /* [RW][32] Software Init register for GRPD_0 */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC            0x206e84e4 /* [RW][32] Software Init register for ANA_MISC */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC            0x206e84e8 /* [RW][32] Software Init register for VEC MISC */
#define BCHP_VEC_CFG_SW_INIT_TPG_0               0x206e84ec /* [RW][32] Software Init register for TPG_0 */
#define BCHP_VEC_CFG_SW_INIT_STG_0               0x206e84f0 /* [RW][32] Software Init register for STG_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0          0x206e84f4 /* [RW][32] Software Init register for DVI_DSCL_0 */
#define BCHP_VEC_CFG_SW_INIT_MISC                0x206e84f8 /* [RW][32] Software Init register for MISC */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0      0x206e84fc /* [RW][32] Software Init register for CABLE_DETECT_0 */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0             0x206e8500 /* [RW][32] Software Init register for DECIM_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0           0x206e8504 /* [RW][32] Software Init register for DVI DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_CFC_0           0x206e8508 /* [RW][32] Software Init register for DVI CFC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0           0x206e850c /* [RW][32] Software Init register for DVI DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0            0x206e8510 /* [RW][32] Software Init register for DVI FC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0          0x206e8514 /* [RW][32] Software Init register for DVI MISC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1          0x206e8518 /* [RW][32] Software Init register for DVI MISC_1 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0        0x206e851c /* [RW][32] Software Init register for ITU656 DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0        0x206e8520 /* [RW][32] Software Init register for 656 CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0        0x206e8524 /* [RW][32] Software Init register for 656 DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0  0x206e8528 /* [RW][32] Software Init register for 656 Formatter 0 */
#define BCHP_VEC_CFG_SW_INIT_CCE_0               0x206e852c /* [RW][32] Software Init register for CCE_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_0               0x206e8530 /* [RW][32] Software Init register for WSE_0 */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0            0x206e8534 /* [RW][32] Software Init register for CGMSAE_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_0               0x206e8538 /* [RW][32] Software Init register for TTE_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_0               0x206e853c /* [RW][32] Software Init register for GSE_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0             0x206e8540 /* [RW][32] Software Init register for AMOLE_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0          0x206e8544 /* [RW][32] Software Init register for PASSTHRU_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1          0x206e8548 /* [RW][32] Software Init register for PASSTHRU_1 */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0         0x206e854c /* [RW][32] Software Init register for CCE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0         0x206e8550 /* [RW][32] Software Init register for WSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0         0x206e8554 /* [RW][32] Software Init register for TTE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0         0x206e8558 /* [RW][32] Software Init register for GSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0       0x206e855c /* [RW][32] Software Init register for AMOLE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0     0x206e8560 /* [RW][32] Software Init register for ANCI656_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0    0x206e8564 /* [RW][32] Software Init register for PASSTHRU_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC            0x206e8568 /* [RW][32] Software Init register for VBI_MISC */

/***************************************************************************
 *REVISION_ID - Revision ID Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VEC_CFG_REVISION_ID_reserved0_MASK                    0xffff0000
#define BCHP_VEC_CFG_REVISION_ID_reserved0_SHIFT                   16

/* VEC_CFG :: REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_MASK                  0x0000ffff
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_SHIFT                 0
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_DEFAULT               0x0000a000

/***************************************************************************
 *TP_CTRL - Test port control Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: TP_CTRL :: reserved0 [31:03] */
#define BCHP_VEC_CFG_TP_CTRL_reserved0_MASK                        0xfffffff8
#define BCHP_VEC_CFG_TP_CTRL_reserved0_SHIFT                       3

/* VEC_CFG :: TP_CTRL :: TP_SELECT [02:00] */
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_MASK                        0x00000007
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_SHIFT                       0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_DEFAULT                     0x00000000
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_0                        0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_1                        1
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_2                        2
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_3                        3
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_4                        4
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_5                        5
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_6                        6
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_7                        7

/***************************************************************************
 *ITU656_TEST_SEL_0 - ITU656 test control register for path 0
 ***************************************************************************/
/* VEC_CFG :: ITU656_TEST_SEL_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_MASK              0xffffffe0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_SHIFT             5

/* VEC_CFG :: ITU656_TEST_SEL_0 :: SEL [04:00] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_MASK                    0x0000001f
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_SHIFT                   0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_CBAR - RAM test control for CBAR RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: reserved0 [31:12] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_MASK             0xfffff000
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_SHIFT            12

/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: TM [11:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_MASK                    0x00000fff
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_0 - RAM test control for IT_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_1 - RAM test control for IT_1 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_DTRAM_0 - RAM test control for DTRAM_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_MASK          0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_SHIFT         4

/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_MASK                 0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_SHIFT                0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_DEFAULT              0x00000000

/***************************************************************************
 *CLK_GATING_OVERRIDE - Clock Gating Override register
 ***************************************************************************/
/* VEC_CFG :: CLK_GATING_OVERRIDE :: reserved0 [31:07] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_reserved0_MASK            0xffffff80
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_reserved0_SHIFT           7

/* VEC_CFG :: CLK_GATING_OVERRIDE :: TPG [06:06] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_MASK                  0x00000040
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_SHIFT                 6
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_FREERUN_TPG_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_ALLOW_GATING          0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: DECIM [05:05] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_MASK                0x00000020
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_SHIFT               5
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_DEFAULT             0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_FREERUN_DECIM_CLOCKS 1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_ALLOW_GATING        0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: VBI [04:04] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_MASK                  0x00000010
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_SHIFT                 4
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_FREERUN_VBI_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_ALLOW_GATING          0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: STG [03:03] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_MASK                  0x00000008
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_SHIFT                 3
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_FREERUN_STG_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_ALLOW_GATING          0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: ITU656 [02:02] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_MASK               0x00000004
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_SHIFT              2
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_DEFAULT            0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_FREERUN_656_CLOCKS 1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_ALLOW_GATING       0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: DVI [01:01] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_MASK                  0x00000002
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_SHIFT                 1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_FREERUN_DVI_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_ALLOW_GATING          0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: ANA [00:00] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_MASK                  0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_SHIFT                 0
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_FREERUN_ANA_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_ALLOW_GATING          0

/***************************************************************************
 *SCB_DRAM_MAPPING - Option for SCB word swapping register
 ***************************************************************************/
/* VEC_CFG :: SCB_DRAM_MAPPING :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_reserved0_SHIFT              1

/* VEC_CFG :: SCB_DRAM_MAPPING :: WORD_SWAP [00:00] */
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_MASK               0x00000001
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_SHIFT              0
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_DEFAULT            0x00000001
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_ENABLE             1
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_DISABLE            0

/***************************************************************************
 *TRIGGER_DEBUG_0 - trigger debug 0 register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_0 :: MASTER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_MASK               0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_SHIFT              0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_DEFAULT            0x00000000

/***************************************************************************
 *TRIGGER_DEBUG_1 - trigger debug 1 register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_1 :: TRIGGER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_MASK              0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_SHIFT             0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_DEFAULT           0x00000000

/***************************************************************************
 *TRIGGER_DEBUG_TPG - trigger debug TPG register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_TPG :: TRIGGER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TPG_TRIGGER_SEL_MASK            0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TPG_TRIGGER_SEL_SHIFT           0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TPG_TRIGGER_SEL_DEFAULT         0x00000000

/***************************************************************************
 *CLK_CTRL_0 - clock control register  for clock gating
 ***************************************************************************/
/* VEC_CFG :: CLK_CTRL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_CLK_CTRL_0_reserved0_MASK                     0xfffffffe
#define BCHP_VEC_CFG_CLK_CTRL_0_reserved0_SHIFT                    1

/* VEC_CFG :: CLK_CTRL_0 :: DSCL_FREERUN [00:00] */
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_MASK                  0x00000001
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_SHIFT                 0
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_DEFAULT               0x00000000

/***************************************************************************
 *DSCL_CTRL_0 - DSCL control register 0
 ***************************************************************************/
/* VEC_CFG :: DSCL_CTRL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DSCL_CTRL_0_reserved0_MASK                    0xfffffffe
#define BCHP_VEC_CFG_DSCL_CTRL_0_reserved0_SHIFT                   1

/* VEC_CFG :: DSCL_CTRL_0 :: OUTPUT_SEL [00:00] */
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_MASK                   0x00000001
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_SHIFT                  0
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_DEFAULT                0x00000001
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_BYPASS                 1
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_DSCL                   0

/***************************************************************************
 *VF_0_SOURCE - Source Select Register for VF_0
 ***************************************************************************/
/* VEC_CFG :: VF_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DEFAULT                    0x00000002
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *SECAM_0_SOURCE - Source Select Register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SECAM_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_SHIFT                1

/* VEC_CFG :: SECAM_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_MASK                    0x00000001
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DEFAULT                 0x00000001
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DISABLE                 1

/***************************************************************************
 *SDSRC_0_SOURCE - Source Select Register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SDSRC_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_SHIFT                1

/* VEC_CFG :: SDSRC_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_MASK                    0x00000001
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DEFAULT                 0x00000001
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DISABLE                 1

/***************************************************************************
 *GRPD_0_SOURCE - Source Select Register for GRPD_0
 ***************************************************************************/
/* VEC_CFG :: GRPD_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_GRPD_0_SOURCE_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_GRPD_0_SOURCE_reserved0_SHIFT                 1

/* VEC_CFG :: GRPD_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_MASK                     0x00000001
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_SHIFT                    0
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_DEFAULT                  0x00000001
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_SDSRC_0                  0
#define BCHP_VEC_CFG_GRPD_0_SOURCE_SOURCE_DISABLE                  1

/***************************************************************************
 *IT_0_SOURCE - Source Select Register for IT_0
 ***************************************************************************/
/* VEC_CFG :: IT_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DEFAULT                    0x00000004
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DECIM_0                    2
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_TPG_0                      3
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DISABLE                    4

/***************************************************************************
 *IT_1_SOURCE - Source Select Register for IT_1
 ***************************************************************************/
/* VEC_CFG :: IT_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DEFAULT                    0x00000004
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DECIM_0                    2
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_TPG_0                      3
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DISABLE                    4

/***************************************************************************
 *STC_FLAG_EN_SOURCE_0 - STC flag enable Register for S_0
 ***************************************************************************/
/* VEC_CFG :: STC_FLAG_EN_SOURCE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_0_reserved0_SHIFT          1

/* VEC_CFG :: STC_FLAG_EN_SOURCE_0 :: STC_OUTPUT [00:00] */
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_0_STC_OUTPUT_MASK          0x00000001
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_0_STC_OUTPUT_SHIFT         0
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_0_STC_OUTPUT_DEFAULT       0x00000001
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_0_STC_OUTPUT_ENABLE        1
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_0_STC_OUTPUT_DISABLE       0

/***************************************************************************
 *STC_FLAG_EN_SOURCE_1 - STC flag enable Register for S_1
 ***************************************************************************/
/* VEC_CFG :: STC_FLAG_EN_SOURCE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_1_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_1_reserved0_SHIFT          1

/* VEC_CFG :: STC_FLAG_EN_SOURCE_1 :: STC_OUTPUT [00:00] */
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_1_STC_OUTPUT_MASK          0x00000001
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_1_STC_OUTPUT_SHIFT         0
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_1_STC_OUTPUT_DEFAULT       0x00000001
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_1_STC_OUTPUT_ENABLE        1
#define BCHP_VEC_CFG_STC_FLAG_EN_SOURCE_1_STC_OUTPUT_DISABLE       0

/***************************************************************************
 *DVI_DTG_0_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_MASK               0xfffffff8
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_SHIFT              3

/* VEC_CFG :: DVI_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_MASK                  0x00000007
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DEFAULT               0x00000004
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_0                   0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_1                   1
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DECIM_0               2
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_TPG_0                 3
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DISABLE               4

/***************************************************************************
 *ITU656_DTG_0_SOURCE - Source Select Register for ITU656_DTG_0
 ***************************************************************************/
/* VEC_CFG :: ITU656_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_MASK            0xfffffff8
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_SHIFT           3

/* VEC_CFG :: ITU656_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_MASK               0x00000007
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DEFAULT            0x00000004
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DECIM_0            2
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_TPG_0              3
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DISABLE            4

/***************************************************************************
 *STG_0_SOURCE - Source Select Register for STG_0
 ***************************************************************************/
/* VEC_CFG :: STG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_MASK                   0xfffffff8
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_SHIFT                  3

/* VEC_CFG :: STG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_MASK                      0x00000007
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DEFAULT                   0x00000004
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DECIM_0                   2
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_TPG_0                     3
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DISABLE                   4

/***************************************************************************
 *DECIM_0_SOURCE - Source Select Register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: DECIM_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: DECIM_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DEFAULT                 0x00000004
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_0                     0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_1                     1
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *VIP_0_SOURCE - Source Select Register for VIP_0
 ***************************************************************************/
/* VEC_CFG :: VIP_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_VIP_0_SOURCE_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_VIP_0_SOURCE_reserved0_SHIFT                  1

/* VEC_CFG :: VIP_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_MASK                      0x00000001
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_DEFAULT                   0x00000001
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_STG_0                     0
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_DISABLE                   1

/***************************************************************************
 *DVI_DVF_0_SOURCE - Source Select Register for DVI_DVF_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DVF_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_SHIFT              1

/* VEC_CFG :: DVI_DVF_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_MASK                  0x00000001
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DEFAULT               0x00000000
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DVI_DTG_0             0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DISABLE               1

/***************************************************************************
 *TRIGGER_SEL_0 - Trigger Select Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_MASK                  0xffffffe0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_SHIFT                 5

/* VEC_CFG :: TRIGGER_SEL_0 :: DONT_SUPPRESS_FIRST_TRIGGER [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DEFAULT                     0x00000005
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_0                       4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DISABLE                     5

/***************************************************************************
 *TRIGGER_SEL_1 - Trigger Select Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_1 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_MASK                  0xffffffe0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_SHIFT                 5

/* VEC_CFG :: TRIGGER_SEL_1 :: DONT_SUPPRESS_FIRST_TRIGGER [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DEFAULT                     0x00000005
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_0                       4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DISABLE                     5

/***************************************************************************
 *TRIGGER_SEL_TPG_0 - Trigger Select Register for Pattern generator TPG_0
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_TPG_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_reserved0_MASK              0xffffffe0
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_reserved0_SHIFT             5

/* VEC_CFG :: TRIGGER_SEL_TPG_0 :: DONT_SUPPRESS_FIRST_TRIGGER [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 4
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_TPG_0 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_OVERRIDE_MASK               0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_OVERRIDE_SHIFT              3
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_OVERRIDE_DEFAULT            0x00000000

/* VEC_CFG :: TRIGGER_SEL_TPG_0 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_MASK                    0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_SHIFT                   0
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_DEFAULT                 0x00000005
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_IT_0                    0
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_IT_1                    1
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_DVI_DTG_0               2
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_ITU656_DTG_0            3
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_STG_0                   4
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_DISABLE                 5

/***************************************************************************
 *CFG_EOP_MODE - VEC EOP Mode Control
 ***************************************************************************/
/* VEC_CFG :: CFG_EOP_MODE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_CFG_EOP_MODE_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_CFG_EOP_MODE_reserved0_SHIFT                  1

/* VEC_CFG :: CFG_EOP_MODE :: CFG_EOP_MODE [00:00] */
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_MASK                0x00000001
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_SHIFT               0
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_DEFAULT             0x00000000
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_NORMAL              0
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_VACTIVE_ONLY        1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_0 - VEC Source Enable Mode Control Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_0 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_0 - VEC Source Enable Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_0 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_1 - VEC Source Enable Mode Control Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_1 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_1 - VEC Source Enable Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_1 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *BVN_INPUT_MONITOR_SRC - Register to Select Input Data coming in from BVN onto the Monitor
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_MONITOR_SRC :: reserved0 [31:03] */
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_reserved0_MASK          0xfffffff8
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_reserved0_SHIFT         3

/* VEC_CFG :: BVN_INPUT_MONITOR_SRC :: SOURCE [02:00] */
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_MASK             0x00000007
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_SHIFT            0
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_DEFAULT          0x00000004
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_S_0              0
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_S_1              1
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_DECIM_0          2
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_TPG_0            3
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_DISABLE          4

/***************************************************************************
 *BVN_INPUT_DATA_MONITOR_CH0 - Register to Monitor Input Data On channel 0 coming in from BVN
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH0 :: reserved0 [31:20] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_reserved0_MASK     0xfff00000
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_reserved0_SHIFT    20

/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH0 :: CH0_DATA [19:00] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_CH0_DATA_MASK      0x000fffff
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_CH0_DATA_SHIFT     0
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_CH0_DATA_DEFAULT   0x00000000

/***************************************************************************
 *BVN_INPUT_DATA_MONITOR_CH1 - Register to Monitor Input Data On channel 1 coming in from BVN
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH1 :: reserved0 [31:20] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_reserved0_MASK     0xfff00000
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_reserved0_SHIFT    20

/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH1 :: CH1_DATA [19:00] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_CH1_DATA_MASK      0x000fffff
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_CH1_DATA_SHIFT     0
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_CH1_DATA_DEFAULT   0x00000000

/***************************************************************************
 *BVN_INPUT_DATA_MONITOR_CH2 - Register to Monitor Input Data On channel 2 coming in from BVN
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH2 :: reserved0 [31:20] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_reserved0_MASK     0xfff00000
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_reserved0_SHIFT    20

/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH2 :: CH2_DATA [19:00] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_CH2_DATA_MASK      0x000fffff
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_CH2_DATA_SHIFT     0
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_CH2_DATA_DEFAULT   0x00000000

/***************************************************************************
 *BVN_INPUT_SYNC_MONITOR - Register to Monitor Picture and Line Sync Coming in from BVN
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: reserved0 [31:28] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_reserved0_MASK         0xf0000000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_reserved0_SHIFT        28

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: BVN_READY_DEASSERTED_WITHIN_PIC [27:27] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_BVN_READY_DEASSERTED_WITHIN_PIC_MASK 0x08000000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_BVN_READY_DEASSERTED_WITHIN_PIC_SHIFT 27
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_BVN_READY_DEASSERTED_WITHIN_PIC_DEFAULT 0x00000000

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: PIXEL_COUNT_INCONSISTENT [26:26] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_PIXEL_COUNT_INCONSISTENT_MASK 0x04000000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_PIXEL_COUNT_INCONSISTENT_SHIFT 26
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_PIXEL_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: NO_OF_PIXELS_PER_LINE_IN_BVB_FRAME [25:13] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_PIXELS_PER_LINE_IN_BVB_FRAME_MASK 0x03ffe000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_PIXELS_PER_LINE_IN_BVB_FRAME_SHIFT 13
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_PIXELS_PER_LINE_IN_BVB_FRAME_DEFAULT 0x00000000

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: LINE_COUNT_INCONSISTENT [12:12] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_LINE_COUNT_INCONSISTENT_MASK 0x00001000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_LINE_COUNT_INCONSISTENT_SHIFT 12
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_LINE_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: NO_OF_LINES_IN_BVB_FRAME [11:00] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_LINES_IN_BVB_FRAME_MASK 0x00000fff
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_LINES_IN_BVB_FRAME_SHIFT 0
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_LINES_IN_BVB_FRAME_DEFAULT 0x00000000

/***************************************************************************
 *CLR_BVN_INPUT_SYNC_MONITOR - Register to Picture and Line Sync Monitor Register
 ***************************************************************************/
/* VEC_CFG :: CLR_BVN_INPUT_SYNC_MONITOR :: reserved0 [31:03] */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_reserved0_MASK     0xfffffff8
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_reserved0_SHIFT    3

/* VEC_CFG :: CLR_BVN_INPUT_SYNC_MONITOR :: CLR_BVN_READY_DEASSERTED_WITHIN_PIC [02:02] */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_BVN_READY_DEASSERTED_WITHIN_PIC_MASK 0x00000004
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_BVN_READY_DEASSERTED_WITHIN_PIC_SHIFT 2
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_BVN_READY_DEASSERTED_WITHIN_PIC_DEFAULT 0x00000000

/* VEC_CFG :: CLR_BVN_INPUT_SYNC_MONITOR :: CLR_PIXEL_COUNT_INCONSISTENT [01:01] */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_PIXEL_COUNT_INCONSISTENT_MASK 0x00000002
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_PIXEL_COUNT_INCONSISTENT_SHIFT 1
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_PIXEL_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VEC_CFG :: CLR_BVN_INPUT_SYNC_MONITOR :: CLR_LINE_COUNT_INCONSISTENT [00:00] */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_LINE_COUNT_INCONSISTENT_MASK 0x00000001
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_LINE_COUNT_INCONSISTENT_SHIFT 0
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_LINE_COUNT_INCONSISTENT_DEFAULT 0x00000000

/***************************************************************************
 *STG_DITHER_CONTROL - STG input Dither Control
 ***************************************************************************/
/* VEC_CFG :: STG_DITHER_CONTROL :: MODE [31:30] */
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_MODE_MASK                  0xc0000000
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_MODE_SHIFT                 30
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_MODE_DEFAULT               0x00000000
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_MODE_ROUNDING              0
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_MODE_TRUNCATE              1
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_MODE_DITHER                2

/* VEC_CFG :: STG_DITHER_CONTROL :: OFFSET_CH2 [29:25] */
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH2_MASK            0x3e000000
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH2_SHIFT           25
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH2_DEFAULT         0x00000001

/* VEC_CFG :: STG_DITHER_CONTROL :: SCALE_CH2 [24:20] */
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH2_MASK             0x01f00000
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH2_SHIFT            20
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH2_DEFAULT          0x00000000

/* VEC_CFG :: STG_DITHER_CONTROL :: OFFSET_CH1 [19:15] */
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH1_MASK            0x000f8000
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH1_SHIFT           15
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH1_DEFAULT         0x00000001

/* VEC_CFG :: STG_DITHER_CONTROL :: SCALE_CH1 [14:10] */
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH1_MASK             0x00007c00
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH1_SHIFT            10
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH1_DEFAULT          0x00000000

/* VEC_CFG :: STG_DITHER_CONTROL :: OFFSET_CH0 [09:05] */
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH0_MASK            0x000003e0
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH0_SHIFT           5
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_OFFSET_CH0_DEFAULT         0x00000001

/* VEC_CFG :: STG_DITHER_CONTROL :: SCALE_CH0 [04:00] */
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH0_MASK             0x0000001f
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH0_SHIFT            0
#define BCHP_VEC_CFG_STG_DITHER_CONTROL_SCALE_CH0_DEFAULT          0x00000000

/***************************************************************************
 *STG_DITHER_LFSR - STG input Dither LFSR Control
 ***************************************************************************/
/* VEC_CFG :: STG_DITHER_LFSR :: reserved0 [31:11] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_reserved0_MASK                0xfffff800
#define BCHP_VEC_CFG_STG_DITHER_LFSR_reserved0_SHIFT               11

/* VEC_CFG :: STG_DITHER_LFSR :: T2 [10:08] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_MASK                       0x00000700
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_SHIFT                      8
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_DEFAULT                    0x00000000
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_ZERO                       0
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_B12                        1
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_B13                        2
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_B14                        3
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_B15                        4
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_B16                        5
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_B17                        6
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T2_B18                        7

/* VEC_CFG :: STG_DITHER_LFSR :: reserved1 [07:07] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_reserved1_MASK                0x00000080
#define BCHP_VEC_CFG_STG_DITHER_LFSR_reserved1_SHIFT               7

/* VEC_CFG :: STG_DITHER_LFSR :: T1 [06:04] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_MASK                       0x00000070
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_SHIFT                      4
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_DEFAULT                    0x00000000
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_ZERO                       0
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_B8                         1
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_B9                         2
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_B10                        3
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_B11                        4
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_B12                        5
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_B13                        6
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T1_B14                        7

/* VEC_CFG :: STG_DITHER_LFSR :: reserved2 [03:03] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_reserved2_MASK                0x00000008
#define BCHP_VEC_CFG_STG_DITHER_LFSR_reserved2_SHIFT               3

/* VEC_CFG :: STG_DITHER_LFSR :: T0 [02:00] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_MASK                       0x00000007
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_SHIFT                      0
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_DEFAULT                    0x00000000
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_B2                         0
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_B3                         1
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_B4                         2
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_B6                         3
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_B7                         4
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_B8                         5
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_B9                         6
#define BCHP_VEC_CFG_STG_DITHER_LFSR_T0_B10                        7

/***************************************************************************
 *STG_DITHER_LFSR_INIT - STG input Dither LFSR Init value and control
 ***************************************************************************/
/* VEC_CFG :: STG_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_reserved0_MASK           0xffc00000
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_reserved0_SHIFT          22

/* VEC_CFG :: STG_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_SEQ_MASK                 0x00300000
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_SEQ_SHIFT                20
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_SEQ_DEFAULT              0x00000003
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_SEQ_ONCE                 0
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP         1
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP        2
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_SEQ_NEVER                3

/* VEC_CFG :: STG_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_VALUE_MASK               0x000fffff
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_VALUE_SHIFT              0
#define BCHP_VEC_CFG_STG_DITHER_LFSR_INIT_VALUE_DEFAULT            0x00000000

/***************************************************************************
 *ITU656_DITHER_CONTROL - ITU656 input Dither Control
 ***************************************************************************/
/* VEC_CFG :: ITU656_DITHER_CONTROL :: MODE [31:30] */
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_MODE_MASK               0xc0000000
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_MODE_SHIFT              30
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_MODE_DEFAULT            0x00000000
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_MODE_ROUNDING           0
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_MODE_TRUNCATE           1
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_MODE_DITHER             2

/* VEC_CFG :: ITU656_DITHER_CONTROL :: OFFSET_CH2 [29:25] */
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH2_MASK         0x3e000000
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH2_SHIFT        25
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH2_DEFAULT      0x00000001

/* VEC_CFG :: ITU656_DITHER_CONTROL :: SCALE_CH2 [24:20] */
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH2_MASK          0x01f00000
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH2_SHIFT         20
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH2_DEFAULT       0x00000000

/* VEC_CFG :: ITU656_DITHER_CONTROL :: OFFSET_CH1 [19:15] */
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH1_MASK         0x000f8000
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH1_SHIFT        15
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH1_DEFAULT      0x00000001

/* VEC_CFG :: ITU656_DITHER_CONTROL :: SCALE_CH1 [14:10] */
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH1_MASK          0x00007c00
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH1_SHIFT         10
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH1_DEFAULT       0x00000000

/* VEC_CFG :: ITU656_DITHER_CONTROL :: OFFSET_CH0 [09:05] */
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH0_MASK         0x000003e0
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH0_SHIFT        5
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_OFFSET_CH0_DEFAULT      0x00000001

/* VEC_CFG :: ITU656_DITHER_CONTROL :: SCALE_CH0 [04:00] */
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH0_MASK          0x0000001f
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH0_SHIFT         0
#define BCHP_VEC_CFG_ITU656_DITHER_CONTROL_SCALE_CH0_DEFAULT       0x00000000

/***************************************************************************
 *ITU656_DITHER_LFSR - ITU656 input Dither LFSR Control
 ***************************************************************************/
/* VEC_CFG :: ITU656_DITHER_LFSR :: reserved0 [31:11] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_reserved0_MASK             0xfffff800
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_reserved0_SHIFT            11

/* VEC_CFG :: ITU656_DITHER_LFSR :: T2 [10:08] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_MASK                    0x00000700
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_SHIFT                   8
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_DEFAULT                 0x00000000
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_ZERO                    0
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_B12                     1
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_B13                     2
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_B14                     3
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_B15                     4
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_B16                     5
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_B17                     6
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T2_B18                     7

/* VEC_CFG :: ITU656_DITHER_LFSR :: reserved1 [07:07] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_reserved1_MASK             0x00000080
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_reserved1_SHIFT            7

/* VEC_CFG :: ITU656_DITHER_LFSR :: T1 [06:04] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_MASK                    0x00000070
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_SHIFT                   4
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_DEFAULT                 0x00000000
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_ZERO                    0
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_B8                      1
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_B9                      2
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_B10                     3
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_B11                     4
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_B12                     5
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_B13                     6
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T1_B14                     7

/* VEC_CFG :: ITU656_DITHER_LFSR :: reserved2 [03:03] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_reserved2_MASK             0x00000008
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_reserved2_SHIFT            3

/* VEC_CFG :: ITU656_DITHER_LFSR :: T0 [02:00] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_MASK                    0x00000007
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_SHIFT                   0
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_DEFAULT                 0x00000000
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_B2                      0
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_B3                      1
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_B4                      2
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_B6                      3
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_B7                      4
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_B8                      5
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_B9                      6
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_T0_B10                     7

/***************************************************************************
 *ITU656_DITHER_LFSR_INIT - ITU656 input Dither LFSR Init value and control
 ***************************************************************************/
/* VEC_CFG :: ITU656_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_reserved0_MASK        0xffc00000
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_reserved0_SHIFT       22

/* VEC_CFG :: ITU656_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_SEQ_MASK              0x00300000
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_SEQ_SHIFT             20
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_SEQ_DEFAULT           0x00000003
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_SEQ_ONCE              0
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP      1
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP     2
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_SEQ_NEVER             3

/* VEC_CFG :: ITU656_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_VALUE_MASK            0x000fffff
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_VALUE_SHIFT           0
#define BCHP_VEC_CFG_ITU656_DITHER_LFSR_INIT_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *ANA_DITHER_CONTROL - analog input Dither Control
 ***************************************************************************/
/* VEC_CFG :: ANA_DITHER_CONTROL :: MODE [31:30] */
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_MODE_MASK                  0xc0000000
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_MODE_SHIFT                 30
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_MODE_DEFAULT               0x00000000
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_MODE_ROUNDING              0
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_MODE_TRUNCATE              1
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_MODE_DITHER                2

/* VEC_CFG :: ANA_DITHER_CONTROL :: OFFSET_CH2 [29:25] */
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH2_MASK            0x3e000000
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH2_SHIFT           25
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH2_DEFAULT         0x00000001

/* VEC_CFG :: ANA_DITHER_CONTROL :: SCALE_CH2 [24:20] */
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH2_MASK             0x01f00000
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH2_SHIFT            20
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH2_DEFAULT          0x00000000

/* VEC_CFG :: ANA_DITHER_CONTROL :: OFFSET_CH1 [19:15] */
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH1_MASK            0x000f8000
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH1_SHIFT           15
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH1_DEFAULT         0x00000001

/* VEC_CFG :: ANA_DITHER_CONTROL :: SCALE_CH1 [14:10] */
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH1_MASK             0x00007c00
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH1_SHIFT            10
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH1_DEFAULT          0x00000000

/* VEC_CFG :: ANA_DITHER_CONTROL :: OFFSET_CH0 [09:05] */
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH0_MASK            0x000003e0
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH0_SHIFT           5
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_OFFSET_CH0_DEFAULT         0x00000001

/* VEC_CFG :: ANA_DITHER_CONTROL :: SCALE_CH0 [04:00] */
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH0_MASK             0x0000001f
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH0_SHIFT            0
#define BCHP_VEC_CFG_ANA_DITHER_CONTROL_SCALE_CH0_DEFAULT          0x00000000

/***************************************************************************
 *ANA_DITHER_LFSR - analog input Dither LFSR Control
 ***************************************************************************/
/* VEC_CFG :: ANA_DITHER_LFSR :: reserved0 [31:11] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_reserved0_MASK                0xfffff800
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_reserved0_SHIFT               11

/* VEC_CFG :: ANA_DITHER_LFSR :: T2 [10:08] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_MASK                       0x00000700
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_SHIFT                      8
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_DEFAULT                    0x00000000
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_ZERO                       0
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_B12                        1
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_B13                        2
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_B14                        3
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_B15                        4
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_B16                        5
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_B17                        6
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T2_B18                        7

/* VEC_CFG :: ANA_DITHER_LFSR :: reserved1 [07:07] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_reserved1_MASK                0x00000080
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_reserved1_SHIFT               7

/* VEC_CFG :: ANA_DITHER_LFSR :: T1 [06:04] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_MASK                       0x00000070
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_SHIFT                      4
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_DEFAULT                    0x00000000
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_ZERO                       0
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_B8                         1
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_B9                         2
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_B10                        3
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_B11                        4
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_B12                        5
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_B13                        6
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T1_B14                        7

/* VEC_CFG :: ANA_DITHER_LFSR :: reserved2 [03:03] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_reserved2_MASK                0x00000008
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_reserved2_SHIFT               3

/* VEC_CFG :: ANA_DITHER_LFSR :: T0 [02:00] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_MASK                       0x00000007
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_SHIFT                      0
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_DEFAULT                    0x00000000
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_B2                         0
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_B3                         1
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_B4                         2
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_B6                         3
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_B7                         4
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_B8                         5
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_B9                         6
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_T0_B10                        7

/***************************************************************************
 *ANA_DITHER_LFSR_INIT - analog input Dither LFSR Init value and control
 ***************************************************************************/
/* VEC_CFG :: ANA_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_reserved0_MASK           0xffc00000
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_reserved0_SHIFT          22

/* VEC_CFG :: ANA_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_SEQ_MASK                 0x00300000
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_SEQ_SHIFT                20
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_SEQ_DEFAULT              0x00000003
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_SEQ_ONCE                 0
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP         1
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP        2
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_SEQ_NEVER                3

/* VEC_CFG :: ANA_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_VALUE_MASK               0x000fffff
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_VALUE_SHIFT              0
#define BCHP_VEC_CFG_ANA_DITHER_LFSR_INIT_VALUE_DEFAULT            0x00000000

/***************************************************************************
 *SW_INIT_IT_0 - Software Init register for IT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_IT_1 - Software Init register for IT_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_VF_0 - Software Init register for VF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_VF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_SECAM_0 - Software Init register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SDSRC_0 - Software Init register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SDSRC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_GRPD_0 - Software Init register for GRPD_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GRPD_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_INIT_GRPD_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_INIT_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_INIT_SHIFT                     0
#define BCHP_VEC_CFG_SW_INIT_GRPD_0_INIT_DEFAULT                   0x00000000

/***************************************************************************
 *SW_INIT_ANA_MISC - Software Init register for ANA_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANA_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_ANA_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_VEC_MISC - Software Init register for VEC MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VEC_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VEC_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TPG_0 - Software Init register for TPG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TPG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TPG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_0 - Software Init register for STG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_DVI_DSCL_0 - Software Init register for DVI_DSCL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DSCL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_DSCL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_DSCL_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_MISC - Software Init register for MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_CABLE_DETECT_0 - Software Init register for CABLE_DETECT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_MASK         0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_SHIFT        1

/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_MASK              0x00000001
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_SHIFT             0
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_DEFAULT           0x00000000

/***************************************************************************
 *SW_INIT_DECIM_0 - Software Init register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DECIM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_DECIM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_DVI_DTG_0 - Software Init register for DVI DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_CFC_0 - Software Init register for DVI CFC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_CFC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CFC_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_CFC_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_CFC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CFC_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_CFC_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_CFC_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_DVF_0 - Software Init register for DVI DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_FC_0 - Software Init register for DVI FC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_FC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_DVI_FC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_0 - Software Init register for DVI MISC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_1 - Software Init register for DVI MISC_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DTG_0 - Software Init register for ITU656 DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_CSC_0 - Software Init register for 656 CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DVF_0 - Software Init register for 656 DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_FORMATTER_0 - Software Init register for 656 Formatter 0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_SHIFT    1

/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_MASK          0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_SHIFT         0
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_DEFAULT       0x00000000

/***************************************************************************
 *SW_INIT_CCE_0 - Software Init register for CCE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_CCE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_WSE_0 - Software Init register for WSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_WSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_CGMSAE_0 - Software Init register for CGMSAE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CGMSAE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_CGMSAE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TTE_0 - Software Init register for TTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TTE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_GSE_0 - Software Init register for GSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_GSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_0 - Software Init register for AMOLE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_AMOLE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_0 - Software Init register for PASSTHRU_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_1 - Software Init register for PASSTHRU_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_CCE_ANCIL_0 - Software Init register for CCE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_WSE_ANCIL_0 - Software Init register for WSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_TTE_ANCIL_0 - Software Init register for TTE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_GSE_ANCIL_0 - Software Init register for GSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_ANCIL_0 - Software Init register for AMOLE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_SHIFT         1

/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_MASK               0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_SHIFT              0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_DEFAULT            0x00000000

/***************************************************************************
 *SW_INIT_ANCI656_ANCIL_0 - Software Init register for ANCI656_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_SHIFT       1

/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_MASK             0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_SHIFT            0
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_DEFAULT          0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_ANCIL_0 - Software Init register for PASSTHRU_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_MASK       0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_SHIFT      1

/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_MASK            0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_SHIFT           0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_DEFAULT         0x00000000

/***************************************************************************
 *SW_INIT_VBI_MISC - Software Init register for VBI_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VBI_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VBI_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_VEC_CFG_H__ */

/* End of File */
