Source Block: hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@71:81@HdlIdDef
reg next_state;
reg prev_was_last = 1'b0;
wire ilas_config_start;
reg ilas_config_valid_i;
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;

always @(*) begin
  next_state = state;

Diff Content:
- 76 reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@70:80
reg state = STATE_ILAS;
reg next_state;
reg prev_was_last = 1'b0;
wire ilas_config_start;
reg ilas_config_valid_i;
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;

always @(*) begin

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@68:78

wire octets_per_mf_4_mod_8 = (DATA_PATH_WIDTH == 8) && ~cfg_octets_per_multiframe[2];
reg state = STATE_ILAS;
reg next_state;
reg prev_was_last = 1'b0;
wire ilas_config_start;
reg ilas_config_valid_i;
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@73:83
wire ilas_config_start;
reg ilas_config_valid_i;
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;

always @(*) begin
  next_state = state;
  if (reset == 1'b0 && prev_was_last == 1'b1) begin
    if (charisk28[0] != 1'b1 || data[7:5] != 3'h0) begin

Clone Blocks 4:
hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@69:79
wire octets_per_mf_4_mod_8 = (DATA_PATH_WIDTH == 8) && ~cfg_octets_per_multiframe[2];
reg state = STATE_ILAS;
reg next_state;
reg prev_was_last = 1'b0;
wire ilas_config_start;
reg ilas_config_valid_i;
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;


