/* Generated by Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os) */

module fabric_mealy_fsm(\$auto_3901 , \$auto_3902 , \$auto_3903 , \$auto_3904 , \$auto_3905 , \$auto_3906 , \$auto_3907 , \$auto_3908 , \$clk_buf_$ibuf_clk , \$fclk_buf_div_clk , \$ibuf_go_btn , \$ibuf_rst_btn , \$obuf_done_sig , \$obuf_led[0] , \$obuf_led[1] , \$obuf_led[2] , \$obuf_led[3] , div_clk);
  output \$auto_3901 ;
  output \$auto_3902 ;
  output \$auto_3903 ;
  output \$auto_3904 ;
  output \$auto_3905 ;
  output \$auto_3906 ;
  output \$auto_3907 ;
  output \$auto_3908 ;
  input \$clk_buf_$ibuf_clk ;
  input \$fclk_buf_div_clk ;
  input \$ibuf_go_btn ;
  input \$ibuf_rst_btn ;
  output \$obuf_done_sig ;
  output \$obuf_led[0] ;
  output \$obuf_led[1] ;
  output \$obuf_led[2] ;
  output \$obuf_led[3] ;
  output div_clk;
  wire \$abc$1735$li00_li00 ;
  wire \$abc$1735$li01_li01 ;
  wire \$abc$1735$li02_li02 ;
  wire \$abc$1735$li03_li03 ;
  wire \$abc$1735$li04_li04 ;
  wire \$abc$1735$li05_li05 ;
  wire \$abc$1735$li06_li06 ;
  wire \$abc$1735$li07_li07 ;
  wire \$abc$1735$li08_li08 ;
  wire \$abc$1735$li09_li09 ;
  wire \$abc$1735$li10_li10 ;
  wire \$abc$1735$li11_li11 ;
  wire \$abc$1735$li12_li12 ;
  wire \$abc$1735$li13_li13 ;
  wire \$abc$1735$li14_li14 ;
  wire \$abc$1735$li15_li15 ;
  wire \$abc$1735$li16_li16 ;
  wire \$abc$1735$li17_li17 ;
  wire \$abc$1735$li18_li18 ;
  wire \$abc$1735$li19_li19 ;
  wire \$abc$1735$li20_li20 ;
  wire \$abc$1735$li21_li21 ;
  wire \$abc$1735$li22_li22 ;
  wire \$abc$1735$li23_li23 ;
  wire \$abc$1879$li0_li0 ;
  wire \$abc$1879$li1_li1 ;
  wire \$abc$1879$li2_li2 ;
  wire \$abc$1879$li3_li3 ;
  wire \$abc$1879$li4_li4 ;
  wire \$abc$1879$new_n30_ ;
  wire \$abc$1903$li0_li0 ;
  wire \$abc$3810$new_new_n65__ ;
  wire \$abc$3810$new_new_n66__ ;
  wire \$abc$3810$new_new_n67__ ;
  wire \$abc$3810$new_new_n68__ ;
  wire \$abc$3810$new_new_n69__ ;
  wire \$abc$3810$new_new_n77__ ;
  wire \$abc$3810$new_new_n78__ ;
  wire \$abc$3810$new_new_n79__ ;
  wire \$abc$3810$new_new_n80__ ;
  wire \$abc$3810$new_new_n89__ ;
  wire \$auto_3901 ;
  wire \$auto_3902 ;
  wire \$auto_3903 ;
  wire \$auto_3904 ;
  wire \$auto_3905 ;
  wire \$auto_3906 ;
  wire \$auto_3907 ;
  wire \$auto_3908 ;
  wire \$clk_buf_$ibuf_clk ;
  wire \$fclk_buf_div_clk ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31" *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31" *)
  wire \$ibuf_go_btn ;
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32" *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32" *)
  wire \$ibuf_rst_btn ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33" *)
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33" *)
  wire \$obuf_done_sig ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$obuf_led[0] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$obuf_led[1] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$obuf_led[2] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28" *)
  wire \$obuf_led[3] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[0] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[10] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[11] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[12] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[13] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[14] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[15] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[16] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[17] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[18] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[19] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[1] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[20] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[21] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[22] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[23] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[2] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[3] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[4] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[5] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[6] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[7] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[8] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26" *)
  wire \clk_count[9] ;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:44.17-44.24" *)
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:44.17-44.24" *)
  wire div_clk;
  (* keep = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:45.17-45.22" *)
  wire state;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1736  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li00_li00 ),
    .E(1'h1),
    .Q(\clk_count[0] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1737  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li01_li01 ),
    .E(1'h1),
    .Q(\clk_count[1] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1738  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li02_li02 ),
    .E(1'h1),
    .Q(\clk_count[2] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1739  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li03_li03 ),
    .E(1'h1),
    .Q(\clk_count[3] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1740  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li04_li04 ),
    .E(1'h1),
    .Q(\clk_count[4] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1741  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li05_li05 ),
    .E(1'h1),
    .Q(\clk_count[5] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1742  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li06_li06 ),
    .E(1'h1),
    .Q(\clk_count[6] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1743  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li07_li07 ),
    .E(1'h1),
    .Q(\clk_count[7] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1744  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li08_li08 ),
    .E(1'h1),
    .Q(\clk_count[8] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1745  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li09_li09 ),
    .E(1'h1),
    .Q(\clk_count[9] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1746  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li10_li10 ),
    .E(1'h1),
    .Q(\clk_count[10] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1747  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li11_li11 ),
    .E(1'h1),
    .Q(\clk_count[11] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1748  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li12_li12 ),
    .E(1'h1),
    .Q(\clk_count[12] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1749  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li13_li13 ),
    .E(1'h1),
    .Q(\clk_count[13] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1750  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li14_li14 ),
    .E(1'h1),
    .Q(\clk_count[14] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1751  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li15_li15 ),
    .E(1'h1),
    .Q(\clk_count[15] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1752  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li16_li16 ),
    .E(1'h1),
    .Q(\clk_count[16] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1753  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li17_li17 ),
    .E(1'h1),
    .Q(\clk_count[17] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1754  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li18_li18 ),
    .E(1'h1),
    .Q(\clk_count[18] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1755  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li19_li19 ),
    .E(1'h1),
    .Q(\clk_count[19] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1756  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li20_li20 ),
    .E(1'h1),
    .Q(\clk_count[20] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1757  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li21_li21 ),
    .E(1'h1),
    .Q(\clk_count[21] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1758  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li22_li22 ),
    .E(1'h1),
    .Q(\clk_count[22] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1735$auto_1759  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1735$li23_li23 ),
    .E(1'h1),
    .Q(\clk_count[23] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1879$auto_1880  (
    .C(\$fclk_buf_div_clk ),
    .D(\$abc$1879$li0_li0 ),
    .E(1'h1),
    .Q(\$obuf_led[0] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1879$auto_1881  (
    .C(\$fclk_buf_div_clk ),
    .D(\$abc$1879$li1_li1 ),
    .E(1'h1),
    .Q(\$obuf_led[1] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1879$auto_1882  (
    .C(\$fclk_buf_div_clk ),
    .D(\$abc$1879$li2_li2 ),
    .E(1'h1),
    .Q(\$obuf_led[2] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1879$auto_1883  (
    .C(\$fclk_buf_div_clk ),
    .D(\$abc$1879$li3_li3 ),
    .E(1'h1),
    .Q(\$obuf_led[3] ),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$1879$auto_1884  (
    .C(\$fclk_buf_div_clk ),
    .D(\$abc$1879$li4_li4 ),
    .E(1'h1),
    .Q(state),
    .R(\$ibuf_rst_btn )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1903$auto_1904  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$1903$li0_li0 ),
    .E(1'h1),
    .Q(div_clk),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$3810$auto_3811  (
    .A({ \clk_count[6] , \clk_count[5] , \clk_count[15] , \clk_count[14] , \clk_count[13]  }),
    .Y(\$abc$3810$new_new_n65__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$3810$auto_3812  (
    .A({ \clk_count[9] , \clk_count[17] , \clk_count[18] , \clk_count[10] , \clk_count[16] , \clk_count[19]  }),
    .Y(\$abc$3810$new_new_n66__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$3810$auto_3813  (
    .A({ \clk_count[20] , \clk_count[2] , \clk_count[3] , \clk_count[23] , \clk_count[21]  }),
    .Y(\$abc$3810$new_new_n67__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$3810$auto_3814  (
    .A({ \clk_count[8] , \clk_count[0] , \clk_count[4] , \clk_count[11] , \clk_count[12] , \clk_count[7]  }),
    .Y(\$abc$3810$new_new_n68__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$3810$auto_3815  (
    .A({ \$abc$3810$new_new_n68__ , \$abc$3810$new_new_n67__ , \$abc$3810$new_new_n66__ , \$abc$3810$new_new_n65__ , \clk_count[1] , \clk_count[22]  }),
    .Y(\$abc$3810$new_new_n69__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$3810$auto_3816  (
    .A({ div_clk, \$abc$3810$new_new_n69__ , \$ibuf_rst_btn  }),
    .Y(\$abc$1903$li0_li0 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff7fff0000ffff)
  ) \$abc$3810$auto_3817  (
    .A({ state, \$ibuf_go_btn , \$obuf_led[1] , \$obuf_led[0] , \$obuf_led[2] , \$obuf_led[3]  }),
    .Y(\$abc$1879$li4_li4 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$3810$auto_3818  (
    .A({ \$obuf_led[3] , \$obuf_led[1] , \$obuf_led[0] , \$obuf_led[2]  }),
    .Y(\$abc$1879$li3_li3 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$3810$auto_3819  (
    .A({ \$obuf_led[2] , \$obuf_led[1] , \$obuf_led[0]  }),
    .Y(\$abc$1879$li2_li2 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$3810$auto_3820  (
    .A({ \$obuf_led[1] , \$obuf_led[0]  }),
    .Y(\$abc$1879$li1_li1 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$3810$auto_3821  (
    .A({ state, \$obuf_led[0]  }),
    .Y(\$abc$1879$li0_li0 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000ffff00000000)
  ) \$abc$3810$auto_3822  (
    .A({ \$ibuf_rst_btn , state, \$obuf_led[1] , \$obuf_led[0] , \$obuf_led[2] , \$obuf_led[3]  }),
    .Y(\$abc$1879$new_n30_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$3810$auto_3823  (
    .A({ \clk_count[2] , \clk_count[1] , \clk_count[0] , \clk_count[4] , \clk_count[3]  }),
    .Y(\$abc$3810$new_new_n77__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$3810$auto_3824  (
    .A({ \clk_count[11] , \clk_count[12] , \clk_count[9] , \clk_count[8] , \clk_count[10]  }),
    .Y(\$abc$3810$new_new_n78__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$3810$auto_3825  (
    .A({ \$abc$3810$new_new_n78__ , \$abc$3810$new_new_n77__ , \$abc$3810$new_new_n65__ , \clk_count[7]  }),
    .Y(\$abc$3810$new_new_n79__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$3810$auto_3826  (
    .A({ \clk_count[16] , \clk_count[17] , \clk_count[19] , \clk_count[18]  }),
    .Y(\$abc$3810$new_new_n80__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$3810$auto_3827  (
    .A({ \clk_count[23] , \$abc$3810$new_new_n80__ , \$abc$3810$new_new_n79__ , \clk_count[21] , \clk_count[20] , \clk_count[22]  }),
    .Y(\$abc$1735$li23_li23 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$3810$auto_3828  (
    .A({ \clk_count[22] , \$abc$3810$new_new_n80__ , \$abc$3810$new_new_n79__ , \clk_count[21] , \clk_count[20]  }),
    .Y(\$abc$1735$li22_li22 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$3810$auto_3829  (
    .A({ \clk_count[21] , \$abc$3810$new_new_n80__ , \$abc$3810$new_new_n79__ , \clk_count[20]  }),
    .Y(\$abc$1735$li21_li21 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$3810$auto_3830  (
    .A({ \clk_count[20] , \$abc$3810$new_new_n69__ , \$abc$3810$new_new_n80__ , \$abc$3810$new_new_n79__  }),
    .Y(\$abc$1735$li20_li20 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$3810$auto_3831  (
    .A({ \clk_count[19] , \$abc$3810$new_new_n79__ , \clk_count[16] , \clk_count[17] , \clk_count[18]  }),
    .Y(\$abc$1735$li19_li19 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$3810$auto_3832  (
    .A({ \clk_count[18] , \$abc$3810$new_new_n69__ , \$abc$3810$new_new_n79__ , \clk_count[16] , \clk_count[17]  }),
    .Y(\$abc$1735$li18_li18 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$3810$auto_3833  (
    .A({ \clk_count[17] , \$abc$3810$new_new_n69__ , \$abc$3810$new_new_n79__ , \clk_count[16]  }),
    .Y(\$abc$1735$li17_li17 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$3810$auto_3834  (
    .A({ \clk_count[16] , \$abc$3810$new_new_n78__ , \$abc$3810$new_new_n77__ , \$abc$3810$new_new_n65__ , \clk_count[7]  }),
    .Y(\$abc$1735$li16_li16 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$3810$auto_3835  (
    .A({ \$abc$3810$new_new_n77__ , \clk_count[6] , \clk_count[5] , \clk_count[7]  }),
    .Y(\$abc$3810$new_new_n89__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$3810$auto_3836  (
    .A({ \clk_count[15] , \$abc$3810$new_new_n69__ , \$abc$3810$new_new_n89__ , \$abc$3810$new_new_n78__ , \clk_count[14] , \clk_count[13]  }),
    .Y(\$abc$1735$li15_li15 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$3810$auto_3837  (
    .A({ \clk_count[14] , \$abc$3810$new_new_n69__ , \$abc$3810$new_new_n89__ , \$abc$3810$new_new_n78__ , \clk_count[13]  }),
    .Y(\$abc$1735$li14_li14 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$3810$auto_3838  (
    .A({ \clk_count[13] , \$abc$3810$new_new_n69__ , \$abc$3810$new_new_n89__ , \$abc$3810$new_new_n78__  }),
    .Y(\$abc$1735$li13_li13 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$3810$auto_3839  (
    .A({ \clk_count[12] , \$abc$3810$new_new_n89__ , \clk_count[11] , \clk_count[9] , \clk_count[8] , \clk_count[10]  }),
    .Y(\$abc$1735$li12_li12 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$3810$auto_3840  (
    .A({ \clk_count[11] , \$abc$3810$new_new_n89__ , \clk_count[9] , \clk_count[8] , \clk_count[10]  }),
    .Y(\$abc$1735$li11_li11 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$3810$auto_3841  (
    .A({ \clk_count[10] , \$abc$3810$new_new_n89__ , \clk_count[9] , \clk_count[8]  }),
    .Y(\$abc$1735$li10_li10 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$3810$auto_3842  (
    .A({ \clk_count[9] , \$abc$3810$new_new_n69__ , \$abc$3810$new_new_n89__ , \clk_count[8]  }),
    .Y(\$abc$1735$li09_li09 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$3810$auto_3843  (
    .A({ \$abc$3810$new_new_n89__ , \clk_count[8] , \$abc$3810$new_new_n69__  }),
    .Y(\$abc$1735$li08_li08 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$3810$auto_3844  (
    .A({ \clk_count[7] , \$abc$3810$new_new_n77__ , \clk_count[6] , \clk_count[5]  }),
    .Y(\$abc$1735$li07_li07 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$3810$auto_3845  (
    .A({ \clk_count[6] , \$abc$3810$new_new_n69__ , \$abc$3810$new_new_n77__ , \clk_count[5]  }),
    .Y(\$abc$1735$li06_li06 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$3810$auto_3846  (
    .A({ \$abc$3810$new_new_n77__ , \clk_count[5] , \$abc$3810$new_new_n69__  }),
    .Y(\$abc$1735$li05_li05 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$3810$auto_3847  (
    .A({ \clk_count[4] , \clk_count[2] , \clk_count[1] , \clk_count[0] , \clk_count[3]  }),
    .Y(\$abc$1735$li04_li04 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$3810$auto_3848  (
    .A({ \clk_count[3] , \clk_count[2] , \clk_count[1] , \clk_count[0]  }),
    .Y(\$abc$1735$li03_li03 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$3810$auto_3849  (
    .A({ \clk_count[2] , \clk_count[1] , \clk_count[0]  }),
    .Y(\$abc$1735$li02_li02 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$3810$auto_3850  (
    .A({ \clk_count[1] , \clk_count[0]  }),
    .Y(\$abc$1735$li01_li01 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$3810$auto_3851  (
    .A({ \$abc$3810$new_new_n69__ , \clk_count[0]  }),
    .Y(\$abc$1735$li00_li00 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \mealy_fsm:done_sig_2258  (
    .C(\$fclk_buf_div_clk ),
    .D(state),
    .E(\$abc$1879$new_n30_ ),
    .Q(\$obuf_done_sig ),
    .R(1'h1)
  );
  assign \$auto_3902  = 1'h1;
  assign \$auto_3901  = 1'h1;
  assign \$auto_3908  = 1'h1;
  assign \$auto_3905  = 1'h1;
  assign \$auto_3903  = 1'h1;
  assign \$auto_3906  = 1'h1;
  assign \$auto_3904  = 1'h1;
  assign \$auto_3907  = 1'h1;
endmodule
