# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/ipshared/306d/sim/MUX_1B.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/ip/MUX_2_vers_1_4bits_MUX_1B_0_0/sim/MUX_2_vers_1_4bits_MUX_1B_0_0.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/ip/MUX_2_vers_1_4bits_MUX_1B_0_1/sim/MUX_2_vers_1_4bits_MUX_1B_0_1.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/ip/MUX_2_vers_1_4bits_MUX_1B_1_0/sim/MUX_2_vers_1_4bits_MUX_1B_1_0.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/ip/MUX_2_vers_1_4bits_MUX_1B_1_1/sim/MUX_2_vers_1_4bits_MUX_1B_1_1.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/ipshared/0273/sim/ATAD_SPLIT_4.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/ip/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0/sim/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/ip/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0/sim/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/sim/MUX_2_vers_1_4bits.vhd" \
"../../../../project_3.srcs/sources_1/bd/MUX_2_to_1_4B/hdl/MUX_2_vers_1_4bits_wrapper.vhd" \

# Do not sort compile order
nosort
