Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Mux4_1_4nn.vhf" into library work
Parsing entity <Mux4_1_4nn>.
Parsing architecture <BEHAVIORAL> of entity <mux4_1_4nn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\mod10nn.vhf" into library work
Parsing entity <FJKC_HXILINX_mod10nn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_mod10nn>.
Parsing entity <mod10nn>.
Parsing architecture <BEHAVIORAL> of entity <mod10nn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\decodernn.vhf" into library work
Parsing entity <decodernn>.
Parsing architecture <BEHAVIORAL> of entity <decodernn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\counter0_9nn.vhf" into library work
Parsing entity <FJKC_HXILINX_counter0_9nn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_counter0_9nn>.
Parsing entity <counter0_9nn>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9nn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\counter0_5nn.vhf" into library work
Parsing entity <FJKC_HXILINX_counter0_5nn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_counter0_5nn>.
Parsing entity <counter0_5nn>.
Parsing architecture <BEHAVIORAL> of entity <counter0_5nn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Timernn.vhf" into library work
Parsing entity <FJKC_HXILINX_Timernn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_timernn>.
Parsing entity <counter0_5nn_MUSER_Timernn>.
Parsing architecture <BEHAVIORAL> of entity <counter0_5nn_muser_timernn>.
Parsing entity <counter0_9nn_MUSER_Timernn>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9nn_muser_timernn>.
Parsing entity <Timernn>.
Parsing architecture <BEHAVIORAL> of entity <timernn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Div200nn.vhf" into library work
Parsing entity <FTC_HXILINX_Div200nn>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_div200nn>.
Parsing entity <FJKC_HXILINX_Div200nn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_div200nn>.
Parsing entity <mod10nn_MUSER_Div200nn>.
Parsing architecture <BEHAVIORAL> of entity <mod10nn_muser_div200nn>.
Parsing entity <Div200nn>.
Parsing architecture <BEHAVIORAL> of entity <div200nn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Div100knn.vhf" into library work
Parsing entity <FJKC_HXILINX_Div100knn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_div100knn>.
Parsing entity <mod10nn_MUSER_Div100knn>.
Parsing architecture <BEHAVIORAL> of entity <mod10nn_muser_div100knn>.
Parsing entity <Div100knn>.
Parsing architecture <BEHAVIORAL> of entity <div100knn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Displaynn.vhf" into library work
Parsing entity <FJKC_HXILINX_Displaynn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_displaynn>.
Parsing entity <decodernn_MUSER_Displaynn>.
Parsing architecture <BEHAVIORAL> of entity <decodernn_muser_displaynn>.
Parsing entity <Mux4_1_4nn_MUSER_Displaynn>.
Parsing architecture <BEHAVIORAL> of entity <mux4_1_4nn_muser_displaynn>.
Parsing entity <Displaynn>.
Parsing architecture <BEHAVIORAL> of entity <displaynn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\ModeSel.vhd" into library work
Parsing entity <ModeSel>.
Parsing architecture <Behavioral> of entity <modesel>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\encoder8DEC_BIN.vhf" into library work
Parsing entity <encoder8DEC_BIN>.
Parsing architecture <BEHAVIORAL> of entity <encoder8dec_bin>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\DigitSel.vhd" into library work
Parsing entity <DigitSel>.
Parsing architecture <Behavioral> of entity <digitsel>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf" into library work
Parsing entity <FTC_HXILINX_Lab7>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_lab7>.
Parsing entity <FJKC_HXILINX_Lab7>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_lab7>.
Parsing entity <decodernn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <decodernn_muser_lab7>.
Parsing entity <Mux4_1_4nn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <mux4_1_4nn_muser_lab7>.
Parsing entity <Displaynn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <displaynn_muser_lab7>.
Parsing entity <mod10nn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <mod10nn_muser_lab7>.
Parsing entity <Div100knn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <div100knn_muser_lab7>.
Parsing entity <Div200nn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <div200nn_muser_lab7>.
Parsing entity <counter0_5nn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <counter0_5nn_muser_lab7>.
Parsing entity <counter0_9nn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9nn_muser_lab7>.
Parsing entity <Timernn_MUSER_Lab7>.
Parsing architecture <BEHAVIORAL> of entity <timernn_muser_lab7>.
Parsing entity <Lab7>.
Parsing architecture <BEHAVIORAL> of entity <lab7>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\decoder.vhf" into library work
Parsing entity <decoder>.
Parsing architecture <BEHAVIORAL> of entity <decoder>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Main.vhf" into library work
Parsing entity <INV4_HXILINX_Main>.
Parsing architecture <INV4_HXILINX_Main_V> of entity <inv4_hxilinx_main>.
Parsing entity <AND6_HXILINX_Main>.
Parsing architecture <AND6_HXILINX_Main_V> of entity <and6_hxilinx_main>.
Parsing entity <AND7_HXILINX_Main>.
Parsing architecture <AND7_HXILINX_Main_V> of entity <and7_hxilinx_main>.
Parsing entity <AND8_HXILINX_Main>.
Parsing architecture <AND8_HXILINX_Main_V> of entity <and8_hxilinx_main>.
Parsing entity <encoder8DEC_BIN_MUSER_Main>.
Parsing architecture <BEHAVIORAL> of entity <encoder8dec_bin_muser_main>.
Parsing entity <Main>.
Parsing architecture <BEHAVIORAL> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <decoder> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <encoder8DEC_BIN_MUSER_Main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND6_HXILINX_Main> (architecture <AND6_HXILINX_Main_V>) from library <work>.

Elaborating entity <AND7_HXILINX_Main> (architecture <AND7_HXILINX_Main_V>) from library <work>.

Elaborating entity <INV4_HXILINX_Main> (architecture <INV4_HXILINX_Main_V>) from library <work>.

Elaborating entity <AND8_HXILINX_Main> (architecture <AND8_HXILINX_Main_V>) from library <work>.

Elaborating entity <Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FTC_HXILINX_Lab7> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Timernn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <counter0_9nn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_Lab7> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter0_5nn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Div200nn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mod10nn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Div100knn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Displaynn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Mux4_1_4nn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <decodernn_MUSER_Lab7> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <DigitSel> (architecture <Behavioral>) from library <work>.

Elaborating entity <ModeSel> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Main.vhf".
    Set property "HU_SET = XLXI_16_0" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_1" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_26_2" for instance <XLXI_26>.
    Set property "HU_SET = XLXI_27_3" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_33_4" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_34_5" for instance <XLXI_34>.
    Summary:
	no macro.
Unit <Main> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\decoder.vhf".
    Summary:
	no macro.
Unit <decoder> synthesized.

Synthesizing Unit <encoder8DEC_BIN_MUSER_Main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Main.vhf".
    Summary:
	no macro.
Unit <encoder8DEC_BIN_MUSER_Main> synthesized.

Synthesizing Unit <AND6_HXILINX_Main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Main.vhf".
    Summary:
	no macro.
Unit <AND6_HXILINX_Main> synthesized.

Synthesizing Unit <AND7_HXILINX_Main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Main.vhf".
    Summary:
	no macro.
Unit <AND7_HXILINX_Main> synthesized.

Synthesizing Unit <INV4_HXILINX_Main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Main.vhf".
    Summary:
	no macro.
Unit <INV4_HXILINX_Main> synthesized.

Synthesizing Unit <AND8_HXILINX_Main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Main.vhf".
    Summary:
	no macro.
Unit <AND8_HXILINX_Main> synthesized.

Synthesizing Unit <Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Set property "HU_SET = XLXI_14_14" for instance <XLXI_14>.
    Summary:
	no macro.
Unit <Lab7> synthesized.

Synthesizing Unit <FTC_HXILINX_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_Lab7> synthesized.

Synthesizing Unit <Timernn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf" line 1362: Output port <TC> of the instance <XLXI_32> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Timernn_MUSER_Lab7> synthesized.

Synthesizing Unit <counter0_9nn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Set property "HU_SET = XLXI_1_10" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_11" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_12" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_13" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <counter0_9nn_MUSER_Lab7> synthesized.

Synthesizing Unit <FJKC_HXILINX_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Lab7> synthesized.

Synthesizing Unit <counter0_5nn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Set property "HU_SET = XLXI_1_7" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_8" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_9" for instance <XLXI_3>.
    Summary:
	no macro.
Unit <counter0_5nn_MUSER_Lab7> synthesized.

Synthesizing Unit <Div200nn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Set property "HU_SET = XLXI_1_6" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <Div200nn_MUSER_Lab7> synthesized.

Synthesizing Unit <mod10nn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Set property "HU_SET = XLXI_1_2" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_3" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_4" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_5" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <mod10nn_MUSER_Lab7> synthesized.

Synthesizing Unit <Div100knn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Summary:
	no macro.
Unit <Div100knn_MUSER_Lab7> synthesized.

Synthesizing Unit <Displaynn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Set property "HU_SET = XLXI_22_0" for instance <XLXI_22>.
    Set property "HU_SET = XLXI_23_1" for instance <XLXI_23>.
    Summary:
	no macro.
Unit <Displaynn_MUSER_Lab7> synthesized.

Synthesizing Unit <Mux4_1_4nn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Summary:
	no macro.
Unit <Mux4_1_4nn_MUSER_Lab7> synthesized.

Synthesizing Unit <decodernn_MUSER_Lab7>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\Lab7.vhf".
    Summary:
	no macro.
Unit <decodernn_MUSER_Lab7> synthesized.

Synthesizing Unit <DigitSel>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\DigitSel.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DigitSel> synthesized.

Synthesizing Unit <ModeSel>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab\ModeSel.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ModeSel> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 67
 1-bit register                                        : 67
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 130
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 130
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab7> ...

Optimizing unit <mod10nn_MUSER_Lab7> ...

Optimizing unit <counter0_9nn_MUSER_Lab7> ...

Optimizing unit <Displaynn_MUSER_Lab7> ...

Optimizing unit <Mux4_1_4nn_MUSER_Lab7> ...

Optimizing unit <decodernn_MUSER_Lab7> ...

Optimizing unit <decoder> ...

Optimizing unit <Main> ...

Optimizing unit <FJKC_HXILINX_Lab7> ...

Optimizing unit <FTC_HXILINX_Lab7> ...

Optimizing unit <AND8_HXILINX_Main> ...

Optimizing unit <AND7_HXILINX_Main> ...

Optimizing unit <AND6_HXILINX_Main> ...

Optimizing unit <INV4_HXILINX_Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 329
#      AND2                        : 72
#      AND2B1                      : 21
#      AND2B2                      : 1
#      AND3                        : 17
#      AND3B2                      : 1
#      AND4B3                      : 1
#      AND5B4                      : 1
#      BUF                         : 15
#      GND                         : 1
#      INV                         : 58
#      LUT2                        : 3
#      LUT3                        : 59
#      LUT6                        : 3
#      OR2                         : 59
#      OR2B1                       : 1
#      OR3                         : 4
#      OR4                         : 9
#      OR5                         : 2
#      VCC                         : 1
# FlipFlops/Latches                : 67
#      FDC                         : 64
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 35
#      IBUF                        : 11
#      OBUF                        : 24
# Logical                          : 7
#      NAND2                       : 6
#      NOR3                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  11440     0%  
 Number of Slice LUTs:                  123  out of   5720     2%  
    Number used as Logic:               123  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    190
   Number with an unused Flip Flop:     123  out of    190    64%  
   Number with an unused LUT:            67  out of    190    35%  
   Number of fully used LUT-FF pairs:     0  out of    190     0%  
   Number of unique control sets:        67

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    102    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+----------------------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)                        | Load  |
------------------------------------------------------------------+----------------------------------------------+-------+
XLXI_56/XLXI_41/XLXI_9/XLXN_72(XLXI_56/XLXI_41/XLXI_9/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_41/XLXI_10/XLXI_5/q_tmp)| 4     |
XLXI_56/XLXI_41/XLXI_8/XLXN_72(XLXI_56/XLXI_41/XLXI_8/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_41/XLXI_9/XLXI_5/q_tmp) | 4     |
XLXI_56/XLXI_41/XLXI_7/XLXN_72(XLXI_56/XLXI_41/XLXI_7/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_41/XLXI_8/XLXI_5/q_tmp) | 4     |
XLXI_56/XLXI_41/XLXI_6/XLXN_72(XLXI_56/XLXI_41/XLXI_6/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_41/XLXI_7/XLXI_5/q_tmp) | 4     |
XLXI_56/XLXN_72(XLXI_56/XLXI_27:O)                                | NONE(*)(XLXI_56/XLXI_41/XLXI_6/XLXI_5/q_tmp) | 4     |
XLXI_56/XLXI_42/XLXI_9/XLXN_72(XLXI_56/XLXI_42/XLXI_9/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_42/XLXI_10/XLXI_5/q_tmp)| 4     |
XLXI_56/XLXI_42/XLXI_8/XLXN_72(XLXI_56/XLXI_42/XLXI_8/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_42/XLXI_9/XLXI_5/q_tmp) | 4     |
XLXI_56/XLXI_42/XLXI_7/XLXN_72(XLXI_56/XLXI_42/XLXI_7/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_42/XLXI_8/XLXI_5/q_tmp) | 4     |
XLXI_56/XLXI_42/XLXI_6/XLXN_72(XLXI_56/XLXI_42/XLXI_6/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_42/XLXI_7/XLXI_5/q_tmp) | 4     |
OSC                                                               | IBUF+BUFG                                    | 4     |
XLXI_56/XLXI_40/XLXI_6/XLXN_72(XLXI_56/XLXI_40/XLXI_6/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_40/XLXI_7/XLXI_5/q_tmp) | 4     |
XLXI_56/XLXI_41/XLXI_10/XLXN_72(XLXI_56/XLXI_41/XLXI_10/XLXI_45:O)| NONE(*)(XLXI_56/XLXI_40/XLXI_6/XLXI_5/q_tmp) | 4     |
XLXI_56/XLXI_39/XLXI_30/XLXN_93(XLXI_56/XLXI_39/XLXI_30/XLXI_55:O)| NONE(*)(XLXI_56/XLXI_39/XLXI_33/XLXI_1/q_tmp)| 3     |
XLXI_56/XLXI_40/XLXI_7/XLXN_72(XLXI_56/XLXI_40/XLXI_7/XLXI_45:O)  | NONE(*)(XLXI_56/XLXI_40/XLXI_1/q_tmp)        | 1     |
XLXN_173(XLXI_81:O)                                               | NONE(*)(XLXI_56/XLXI_14/q_tmp)               | 1     |
XLXI_56/XLXI_40/XLXI_1/q_tmp                                      | NONE(XLXI_56/XLXI_39/XLXI_30/XLXI_1/q_tmp)   | 4     |
XLXI_56/XLXI_39/XLXN_74(XLXI_56/XLXI_39/XLXI_33/XLXI_14:O)        | NONE(*)(XLXI_56/XLXI_39/XLXI_31/XLXI_1/q_tmp)| 4     |
XLXI_56/XLXI_39/XLXI_31/XLXN_93(XLXI_56/XLXI_39/XLXI_31/XLXI_55:O)| NONE(*)(XLXI_56/XLXI_39/XLXI_32/XLXI_1/q_tmp)| 4     |
XLXI_56/XLXI_42/XLXI_10/XLXN_72(XLXI_56/XLXI_42/XLXI_10/XLXI_45:O)| NONE(*)(XLXI_56/XLXI_43/XLXI_22/q_tmp)       | 2     |
------------------------------------------------------------------+----------------------------------------------+-------+
(*) These 17 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.843ns (Maximum Frequency: 351.766MHz)
   Minimum input arrival time before clock: 7.035ns
   Maximum output required time after clock: 14.441ns
   Maximum combinational path delay: 13.095ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_41/XLXI_9/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_41/XLXI_10/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_41/XLXI_10/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_41/XLXI_9/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_41/XLXI_9/XLXN_72 falling

  Data Path: XLXI_56/XLXI_41/XLXI_10/XLXI_1/q_tmp to XLXI_56/XLXI_41/XLXI_10/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_41/XLXI_10/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_41/XLXI_10/XLXI_38 (XLXI_56/XLXI_41/XLXI_10/XLXN_63)
     begin scope: 'XLXI_56/XLXI_41/XLXI_10/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_41/XLXI_8/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_41/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_41/XLXI_9/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_41/XLXI_8/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_41/XLXI_8/XLXN_72 falling

  Data Path: XLXI_56/XLXI_41/XLXI_9/XLXI_1/q_tmp to XLXI_56/XLXI_41/XLXI_9/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_41/XLXI_9/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_41/XLXI_9/XLXI_38 (XLXI_56/XLXI_41/XLXI_9/XLXN_63)
     begin scope: 'XLXI_56/XLXI_41/XLXI_9/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_41/XLXI_7/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_41/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_41/XLXI_8/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_41/XLXI_7/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_41/XLXI_7/XLXN_72 falling

  Data Path: XLXI_56/XLXI_41/XLXI_8/XLXI_1/q_tmp to XLXI_56/XLXI_41/XLXI_8/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_41/XLXI_8/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_41/XLXI_8/XLXI_38 (XLXI_56/XLXI_41/XLXI_8/XLXN_63)
     begin scope: 'XLXI_56/XLXI_41/XLXI_8/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_41/XLXI_6/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_41/XLXI_7/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_41/XLXI_7/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_41/XLXI_6/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_41/XLXI_6/XLXN_72 falling

  Data Path: XLXI_56/XLXI_41/XLXI_7/XLXI_1/q_tmp to XLXI_56/XLXI_41/XLXI_7/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_41/XLXI_7/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_41/XLXI_7/XLXI_38 (XLXI_56/XLXI_41/XLXI_7/XLXN_63)
     begin scope: 'XLXI_56/XLXI_41/XLXI_7/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_41/XLXI_6/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_41/XLXI_6/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXN_72 rising
  Destination Clock: XLXI_56/XLXN_72 rising

  Data Path: XLXI_56/XLXI_41/XLXI_6/XLXI_1/q_tmp to XLXI_56/XLXI_41/XLXI_6/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_41/XLXI_6/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_41/XLXI_6/XLXI_38 (XLXI_56/XLXI_41/XLXI_6/XLXN_63)
     begin scope: 'XLXI_56/XLXI_41/XLXI_6/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_42/XLXI_9/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_42/XLXI_10/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_42/XLXI_10/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_42/XLXI_9/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_42/XLXI_9/XLXN_72 falling

  Data Path: XLXI_56/XLXI_42/XLXI_10/XLXI_1/q_tmp to XLXI_56/XLXI_42/XLXI_10/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_42/XLXI_10/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_42/XLXI_10/XLXI_38 (XLXI_56/XLXI_42/XLXI_10/XLXN_63)
     begin scope: 'XLXI_56/XLXI_42/XLXI_10/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_42/XLXI_8/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_42/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_42/XLXI_9/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_42/XLXI_8/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_42/XLXI_8/XLXN_72 falling

  Data Path: XLXI_56/XLXI_42/XLXI_9/XLXI_1/q_tmp to XLXI_56/XLXI_42/XLXI_9/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_42/XLXI_9/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_42/XLXI_9/XLXI_38 (XLXI_56/XLXI_42/XLXI_9/XLXN_63)
     begin scope: 'XLXI_56/XLXI_42/XLXI_9/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_42/XLXI_7/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_42/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_42/XLXI_8/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_42/XLXI_7/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_42/XLXI_7/XLXN_72 falling

  Data Path: XLXI_56/XLXI_42/XLXI_8/XLXI_1/q_tmp to XLXI_56/XLXI_42/XLXI_8/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_42/XLXI_8/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_42/XLXI_8/XLXI_38 (XLXI_56/XLXI_42/XLXI_8/XLXN_63)
     begin scope: 'XLXI_56/XLXI_42/XLXI_8/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_42/XLXI_6/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_42/XLXI_7/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_42/XLXI_7/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_42/XLXI_6/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_42/XLXI_6/XLXN_72 falling

  Data Path: XLXI_56/XLXI_42/XLXI_7/XLXI_1/q_tmp to XLXI_56/XLXI_42/XLXI_7/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_42/XLXI_7/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_42/XLXI_7/XLXI_38 (XLXI_56/XLXI_42/XLXI_7/XLXN_63)
     begin scope: 'XLXI_56/XLXI_42/XLXI_7/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_42/XLXI_6/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_42/XLXI_6/XLXI_4/q_tmp (FF)
  Source Clock:      OSC rising
  Destination Clock: OSC rising

  Data Path: XLXI_56/XLXI_42/XLXI_6/XLXI_1/q_tmp to XLXI_56/XLXI_42/XLXI_6/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_42/XLXI_6/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_42/XLXI_6/XLXI_38 (XLXI_56/XLXI_42/XLXI_6/XLXN_63)
     begin scope: 'XLXI_56/XLXI_42/XLXI_6/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_40/XLXI_6/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_40/XLXI_7/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_40/XLXI_7/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_40/XLXI_6/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_40/XLXI_6/XLXN_72 falling

  Data Path: XLXI_56/XLXI_40/XLXI_7/XLXI_1/q_tmp to XLXI_56/XLXI_40/XLXI_7/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_40/XLXI_7/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_40/XLXI_7/XLXI_38 (XLXI_56/XLXI_40/XLXI_7/XLXN_63)
     begin scope: 'XLXI_56/XLXI_40/XLXI_7/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_41/XLXI_10/XLXN_72'
  Clock period: 2.814ns (frequency: 355.379MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_40/XLXI_6/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_40/XLXI_6/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_41/XLXI_10/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_41/XLXI_10/XLXN_72 falling

  Data Path: XLXI_56/XLXI_40/XLXI_6/XLXI_1/q_tmp to XLXI_56/XLXI_40/XLXI_6/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_40/XLXI_6/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_40/XLXI_6/XLXI_38 (XLXI_56/XLXI_40/XLXI_6/XLXN_63)
     begin scope: 'XLXI_56/XLXI_40/XLXI_6/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.814ns (0.975ns logic, 1.839ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_39/XLXI_30/XLXN_93'
  Clock period: 2.674ns (frequency: 373.902MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               2.674ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_39/XLXI_33/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_39/XLXI_33/XLXI_2/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_39/XLXI_30/XLXN_93 falling
  Destination Clock: XLXI_56/XLXI_39/XLXI_30/XLXN_93 falling

  Data Path: XLXI_56/XLXI_39/XLXI_33/XLXI_1/q_tmp to XLXI_56/XLXI_39/XLXI_33/XLXI_2/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_39/XLXI_33/XLXI_1:Q'
     AND2B1:I1->O          1   0.223   0.580  XLXI_56/XLXI_39/XLXI_33/XLXI_9 (XLXI_56/XLXI_39/XLXI_33/XLXN_6)
     begin scope: 'XLXI_56/XLXI_39/XLXI_33/XLXI_3:J'
     LUT3:I2->O            1   0.205   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.674ns (0.977ns logic, 1.697ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_40/XLXI_7/XLXN_72'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_56/XLXI_40/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_40/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_40/XLXI_7/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_40/XLXI_7/XLXN_72 falling

  Data Path: XLXI_56/XLXI_40/XLXI_1/q_tmp to XLXI_56/XLXI_40/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_5_o1_INV_0 (q_tmp_INV_5_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_173'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_56/XLXI_14/q_tmp (FF)
  Destination:       XLXI_56/XLXI_14/q_tmp (FF)
  Source Clock:      XLXN_173 rising
  Destination Clock: XLXN_173 rising

  Data Path: XLXI_56/XLXI_14/q_tmp to XLXI_56/XLXI_14/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_5_o1_INV_0 (q_tmp_INV_5_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_40/XLXI_1/q_tmp'
  Clock period: 2.843ns (frequency: 351.766MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_39/XLXI_30/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_39/XLXI_30/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_40/XLXI_1/q_tmp rising
  Destination Clock: XLXI_56/XLXI_40/XLXI_1/q_tmp rising

  Data Path: XLXI_56/XLXI_39/XLXI_30/XLXI_1/q_tmp to XLXI_56/XLXI_39/XLXI_30/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_39/XLXI_30/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_39/XLXI_30/XLXI_38 (XLXI_56/XLXI_39/XLXI_30/XLXN_63)
     begin scope: 'XLXI_56/XLXI_39/XLXI_30/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.843ns (0.975ns logic, 1.868ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_39/XLXN_74'
  Clock period: 2.843ns (frequency: 351.766MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_39/XLXI_31/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_39/XLXI_31/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_39/XLXN_74 rising
  Destination Clock: XLXI_56/XLXI_39/XLXN_74 rising

  Data Path: XLXI_56/XLXI_39/XLXI_31/XLXI_1/q_tmp to XLXI_56/XLXI_39/XLXI_31/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_39/XLXI_31/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_39/XLXI_31/XLXI_38 (XLXI_56/XLXI_39/XLXI_31/XLXN_63)
     begin scope: 'XLXI_56/XLXI_39/XLXI_31/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.843ns (0.975ns logic, 1.868ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_39/XLXI_31/XLXN_93'
  Clock period: 2.843ns (frequency: 351.766MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 3)
  Source:            XLXI_56/XLXI_39/XLXI_32/XLXI_1/q_tmp (FF)
  Destination:       XLXI_56/XLXI_39/XLXI_32/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_39/XLXI_31/XLXN_93 falling
  Destination Clock: XLXI_56/XLXI_39/XLXI_31/XLXN_93 falling

  Data Path: XLXI_56/XLXI_39/XLXI_32/XLXI_1/q_tmp to XLXI_56/XLXI_39/XLXI_32/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_39/XLXI_32/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_56/XLXI_39/XLXI_32/XLXI_38 (XLXI_56/XLXI_39/XLXI_32/XLXN_63)
     begin scope: 'XLXI_56/XLXI_39/XLXI_32/XLXI_4:K'
     LUT3:I1->O            1   0.203   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.843ns (0.975ns logic, 1.868ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/XLXI_42/XLXI_10/XLXN_72'
  Clock period: 2.564ns (frequency: 390.069MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.564ns (Levels of Logic = 2)
  Source:            XLXI_56/XLXI_43/XLXI_22/q_tmp (FF)
  Destination:       XLXI_56/XLXI_43/XLXI_23/q_tmp (FF)
  Source Clock:      XLXI_56/XLXI_42/XLXI_10/XLXN_72 falling
  Destination Clock: XLXI_56/XLXI_42/XLXI_10/XLXN_72 falling

  Data Path: XLXI_56/XLXI_43/XLXI_22/q_tmp to XLXI_56/XLXI_43/XLXI_23/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.013  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_43/XLXI_22:Q'
     begin scope: 'XLXI_56/XLXI_43/XLXI_23:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      2.564ns (0.972ns logic, 1.592ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_41/XLXI_9/XLXN_72'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_41/XLXI_10/XLXI_5/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_41/XLXI_9/XLXN_72 falling

  Data Path: State_8 to XLXI_56/XLXI_41/XLXI_10/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         28   0.223   1.234  XLXI_56/XLXI_22 (XLXI_56/XLXN_79)
     begin scope: 'XLXI_56/XLXI_41/XLXI_10/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      7.035ns (2.281ns logic, 4.754ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_41/XLXI_8/XLXN_72'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_41/XLXI_9/XLXI_5/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_41/XLXI_8/XLXN_72 falling

  Data Path: State_8 to XLXI_56/XLXI_41/XLXI_9/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         28   0.223   1.234  XLXI_56/XLXI_22 (XLXI_56/XLXN_79)
     begin scope: 'XLXI_56/XLXI_41/XLXI_9/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      7.035ns (2.281ns logic, 4.754ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_41/XLXI_7/XLXN_72'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_41/XLXI_8/XLXI_5/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_41/XLXI_7/XLXN_72 falling

  Data Path: State_8 to XLXI_56/XLXI_41/XLXI_8/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         28   0.223   1.234  XLXI_56/XLXI_22 (XLXI_56/XLXN_79)
     begin scope: 'XLXI_56/XLXI_41/XLXI_8/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      7.035ns (2.281ns logic, 4.754ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_41/XLXI_6/XLXN_72'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_41/XLXI_7/XLXI_5/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_41/XLXI_6/XLXN_72 falling

  Data Path: State_8 to XLXI_56/XLXI_41/XLXI_7/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         28   0.223   1.234  XLXI_56/XLXI_22 (XLXI_56/XLXN_79)
     begin scope: 'XLXI_56/XLXI_41/XLXI_7/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      7.035ns (2.281ns logic, 4.754ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXN_72'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_41/XLXI_6/XLXI_5/q_tmp (FF)
  Destination Clock: XLXI_56/XLXN_72 rising

  Data Path: State_8 to XLXI_56/XLXI_41/XLXI_6/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         28   0.223   1.234  XLXI_56/XLXI_22 (XLXI_56/XLXN_79)
     begin scope: 'XLXI_56/XLXI_41/XLXI_6/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      7.035ns (2.281ns logic, 4.754ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_40/XLXI_6/XLXN_72'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_40/XLXI_7/XLXI_5/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_40/XLXI_6/XLXN_72 falling

  Data Path: State_8 to XLXI_56/XLXI_40/XLXI_7/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         28   0.223   1.234  XLXI_56/XLXI_22 (XLXI_56/XLXN_79)
     begin scope: 'XLXI_56/XLXI_40/XLXI_7/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      7.035ns (2.281ns logic, 4.754ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_41/XLXI_10/XLXN_72'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_40/XLXI_6/XLXI_5/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_41/XLXI_10/XLXN_72 falling

  Data Path: State_8 to XLXI_56/XLXI_40/XLXI_6/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         28   0.223   1.234  XLXI_56/XLXI_22 (XLXI_56/XLXN_79)
     begin scope: 'XLXI_56/XLXI_40/XLXI_6/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      7.035ns (2.281ns logic, 4.754ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_39/XLXI_30/XLXN_93'
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Offset:              6.782ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_39/XLXI_33/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_39/XLXI_30/XLXN_93 falling

  Data Path: State_8 to XLXI_56/XLXI_39/XLXI_33/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         15   0.223   0.981  XLXI_56/XLXI_39/XLXI_22 (XLXI_56/XLXI_39/XLXN_73)
     begin scope: 'XLXI_56/XLXI_39/XLXI_33/XLXI_1:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      6.782ns (2.281ns logic, 4.501ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_40/XLXI_1/q_tmp'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              6.782ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_39/XLXI_30/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_40/XLXI_1/q_tmp rising

  Data Path: State_8 to XLXI_56/XLXI_39/XLXI_30/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         15   0.223   0.981  XLXI_56/XLXI_39/XLXI_22 (XLXI_56/XLXI_39/XLXN_73)
     begin scope: 'XLXI_56/XLXI_39/XLXI_30/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      6.782ns (2.281ns logic, 4.501ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_39/XLXN_74'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              6.782ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_39/XLXI_31/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_39/XLXN_74 rising

  Data Path: State_8 to XLXI_56/XLXI_39/XLXI_31/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         15   0.223   0.981  XLXI_56/XLXI_39/XLXI_22 (XLXI_56/XLXI_39/XLXN_73)
     begin scope: 'XLXI_56/XLXI_39/XLXI_31/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      6.782ns (2.281ns logic, 4.501ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/XLXI_39/XLXI_31/XLXN_93'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              6.782ns (Levels of Logic = 5)
  Source:            State_8 (PAD)
  Destination:       XLXI_56/XLXI_39/XLXI_32/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_56/XLXI_39/XLXI_31/XLXN_93 falling

  Data Path: State_8 to XLXI_56/XLXI_39/XLXI_32/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  State_8_IBUF (State_8_IBUF)
     AND2B1:I0->O         17   0.203   1.392  XLXI_19 (XLXN_155)
     AND2:I0->O            2   0.203   0.961  XLXI_82 (XLXN_172)
     AND2B1:I1->O         15   0.223   0.981  XLXI_56/XLXI_39/XLXI_22 (XLXI_56/XLXI_39/XLXN_73)
     begin scope: 'XLXI_56/XLXI_39/XLXI_32/XLXI_5:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      6.782ns (2.281ns logic, 4.501ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_56/XLXI_42/XLXI_10/XLXN_72'
  Total number of paths / destination ports: 514 / 12
-------------------------------------------------------------------------
Offset:              14.441ns (Levels of Logic = 11)
  Source:            XLXI_56/XLXI_43/XLXI_22/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_56/XLXI_42/XLXI_10/XLXN_72 falling

  Data Path: XLXI_56/XLXI_43/XLXI_22/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   0.908  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_43/XLXI_22:Q'
     INV:I->O              2   0.568   0.981  XLXI_56/XLXI_43/XLXI_39/XLXI_2 (XLXI_56/XLXI_43/XLXI_39/XLXN_4)
     AND2:I0->O            4   0.203   1.048  XLXI_56/XLXI_43/XLXI_39/XLXI_48 (XLXI_56/XLXI_43/XLXI_39/XLXN_77)
     AND2:I0->O            1   0.203   0.924  XLXI_56/XLXI_43/XLXI_39/XLXI_7 (XLXI_56/XLXI_43/XLXI_39/XLXN_170)
     OR2:I1->O             1   0.223   0.944  XLXI_56/XLXI_43/XLXI_39/XLXI_202 (XLXI_56/XLXI_43/XLXI_39/XLXN_167)
     OR2:I0->O             6   0.203   1.109  XLXI_56/XLXI_43/XLXI_39/XLXI_200 (XLXI_56/XLXI_43/XLXN_28<0>)
     NAND2:I0->O           9   0.203   1.174  XLXI_56/XLXI_43/XLXI_40/XLXI_3 (XLXI_56/XLXI_43/XLXI_40/XLXN_9)
     AND2:I1->O            1   0.223   0.827  XLXI_56/XLXI_43/XLXI_40/XLXI_21 (XLXI_56/XLXI_43/XLXI_40/XLXN_46)
     OR4:I2->O             1   0.320   0.580  XLXI_56/XLXI_43/XLXI_40/XLXI_22 (XLXN_197<5>)
     LUT3:I2->O            1   0.205   0.579  XLXI_92/Mmux_Segment61 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     14.441ns (5.369ns logic, 9.072ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_56/XLXI_39/XLXI_31/XLXN_93'
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Offset:              11.900ns (Levels of Logic = 9)
  Source:            XLXI_56/XLXI_39/XLXI_32/XLXI_1/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_56/XLXI_39/XLXI_31/XLXN_93 falling

  Data Path: XLXI_56/XLXI_39/XLXI_32/XLXI_1/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_39/XLXI_32/XLXI_1:Q'
     AND2:I1->O            1   0.223   0.944  XLXI_56/XLXI_43/XLXI_39/XLXI_3 (XLXI_56/XLXI_43/XLXI_39/XLXN_171)
     OR2:I0->O             1   0.203   0.944  XLXI_56/XLXI_43/XLXI_39/XLXI_202 (XLXI_56/XLXI_43/XLXI_39/XLXN_167)
     OR2:I0->O             6   0.203   1.109  XLXI_56/XLXI_43/XLXI_39/XLXI_200 (XLXI_56/XLXI_43/XLXN_28<0>)
     NAND2:I0->O           9   0.203   1.174  XLXI_56/XLXI_43/XLXI_40/XLXI_3 (XLXI_56/XLXI_43/XLXI_40/XLXN_9)
     AND2:I1->O            1   0.223   0.827  XLXI_56/XLXI_43/XLXI_40/XLXI_21 (XLXI_56/XLXI_43/XLXI_40/XLXN_46)
     OR4:I2->O             1   0.320   0.580  XLXI_56/XLXI_43/XLXI_40/XLXI_22 (XLXN_197<5>)
     LUT3:I2->O            1   0.205   0.579  XLXI_92/Mmux_Segment61 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     11.900ns (4.598ns logic, 7.302ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_56/XLXI_39/XLXN_74'
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Offset:              11.900ns (Levels of Logic = 9)
  Source:            XLXI_56/XLXI_39/XLXI_31/XLXI_1/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_56/XLXI_39/XLXN_74 rising

  Data Path: XLXI_56/XLXI_39/XLXI_31/XLXI_1/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_39/XLXI_31/XLXI_1:Q'
     AND2:I1->O            1   0.223   0.924  XLXI_56/XLXI_43/XLXI_39/XLXI_7 (XLXI_56/XLXI_43/XLXI_39/XLXN_170)
     OR2:I1->O             1   0.223   0.944  XLXI_56/XLXI_43/XLXI_39/XLXI_202 (XLXI_56/XLXI_43/XLXI_39/XLXN_167)
     OR2:I0->O             6   0.203   1.109  XLXI_56/XLXI_43/XLXI_39/XLXI_200 (XLXI_56/XLXI_43/XLXN_28<0>)
     NAND2:I0->O           9   0.203   1.174  XLXI_56/XLXI_43/XLXI_40/XLXI_3 (XLXI_56/XLXI_43/XLXI_40/XLXN_9)
     AND2:I1->O            1   0.223   0.827  XLXI_56/XLXI_43/XLXI_40/XLXI_21 (XLXI_56/XLXI_43/XLXI_40/XLXN_46)
     OR4:I2->O             1   0.320   0.580  XLXI_56/XLXI_43/XLXI_40/XLXI_22 (XLXN_197<5>)
     LUT3:I2->O            1   0.205   0.579  XLXI_92/Mmux_Segment61 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     11.900ns (4.618ns logic, 7.282ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_56/XLXI_39/XLXI_30/XLXN_93'
  Total number of paths / destination ports: 59 / 7
-------------------------------------------------------------------------
Offset:              11.871ns (Levels of Logic = 9)
  Source:            XLXI_56/XLXI_39/XLXI_33/XLXI_1/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_56/XLXI_39/XLXI_30/XLXN_93 falling

  Data Path: XLXI_56/XLXI_39/XLXI_33/XLXI_1/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_39/XLXI_33/XLXI_1:Q'
     AND2:I1->O            1   0.223   0.944  XLXI_56/XLXI_43/XLXI_39/XLXI_11 (XLXI_56/XLXI_43/XLXI_39/XLXN_169)
     OR2:I0->O             1   0.203   0.924  XLXI_56/XLXI_43/XLXI_39/XLXI_201 (XLXI_56/XLXI_43/XLXI_39/XLXN_166)
     OR2:I1->O             6   0.223   1.109  XLXI_56/XLXI_43/XLXI_39/XLXI_200 (XLXI_56/XLXI_43/XLXN_28<0>)
     NAND2:I0->O           9   0.203   1.174  XLXI_56/XLXI_43/XLXI_40/XLXI_3 (XLXI_56/XLXI_43/XLXI_40/XLXN_9)
     AND2:I1->O            1   0.223   0.827  XLXI_56/XLXI_43/XLXI_40/XLXI_21 (XLXI_56/XLXI_43/XLXI_40/XLXN_46)
     OR4:I2->O             1   0.320   0.580  XLXI_56/XLXI_43/XLXI_40/XLXI_22 (XLXN_197<5>)
     LUT3:I2->O            1   0.205   0.579  XLXI_92/Mmux_Segment61 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     11.871ns (4.618ns logic, 7.253ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_56/XLXI_40/XLXI_1/q_tmp'
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Offset:              11.900ns (Levels of Logic = 9)
  Source:            XLXI_56/XLXI_39/XLXI_30/XLXI_1/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_56/XLXI_40/XLXI_1/q_tmp rising

  Data Path: XLXI_56/XLXI_39/XLXI_30/XLXI_1/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_39/XLXI_30/XLXI_1:Q'
     AND2:I1->O            1   0.223   0.924  XLXI_56/XLXI_43/XLXI_39/XLXI_15 (XLXI_56/XLXI_43/XLXI_39/XLXN_168)
     OR2:I1->O             1   0.223   0.924  XLXI_56/XLXI_43/XLXI_39/XLXI_201 (XLXI_56/XLXI_43/XLXI_39/XLXN_166)
     OR2:I1->O             6   0.223   1.109  XLXI_56/XLXI_43/XLXI_39/XLXI_200 (XLXI_56/XLXI_43/XLXN_28<0>)
     NAND2:I0->O           9   0.203   1.174  XLXI_56/XLXI_43/XLXI_40/XLXI_3 (XLXI_56/XLXI_43/XLXI_40/XLXN_9)
     AND2:I1->O            1   0.223   0.827  XLXI_56/XLXI_43/XLXI_40/XLXI_21 (XLXI_56/XLXI_43/XLXI_40/XLXN_46)
     OR4:I2->O             1   0.320   0.580  XLXI_56/XLXI_43/XLXI_40/XLXI_22 (XLXN_197<5>)
     LUT3:I2->O            1   0.205   0.579  XLXI_92/Mmux_Segment61 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     11.900ns (4.638ns logic, 7.262ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_173'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.173ns (Levels of Logic = 5)
  Source:            XLXI_56/XLXI_14/q_tmp (FF)
  Destination:       SegmentDp (PAD)
  Source Clock:      XLXN_173 rising

  Data Path: XLXI_56/XLXI_14/q_tmp to SegmentDp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.079  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_14:Q'
     OR2B1:I0->O           1   0.203   0.924  XLXI_56/XLXI_26 (XLXI_56/XLXN_61)
     AND2:I1->O            1   0.223   0.944  XLXI_56/XLXI_43/XLXI_33 (XLXN_183)
     AND2:I0->O            1   0.203   0.579  XLXI_80 (SegmentDp_OBUF)
     OBUF:I->O                 2.571          SegmentDp_OBUF (SegmentDp)
    ----------------------------------------
    Total                      7.173ns (3.647ns logic, 3.526ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_56/XLXI_40/XLXI_7/XLXN_72'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.202ns (Levels of Logic = 5)
  Source:            XLXI_56/XLXI_40/XLXI_1/q_tmp (FF)
  Destination:       SegmentDp (PAD)
  Source Clock:      XLXI_56/XLXI_40/XLXI_7/XLXN_72 falling

  Data Path: XLXI_56/XLXI_40/XLXI_1/q_tmp to SegmentDp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  q_tmp (q_tmp)
     end scope: 'XLXI_56/XLXI_40/XLXI_1:Q'
     OR2B1:I1->O           1   0.223   0.924  XLXI_56/XLXI_26 (XLXI_56/XLXN_61)
     AND2:I1->O            1   0.223   0.944  XLXI_56/XLXI_43/XLXI_33 (XLXN_183)
     AND2:I0->O            1   0.203   0.579  XLXI_80 (SegmentDp_OBUF)
     OBUF:I->O                 2.571          SegmentDp_OBUF (SegmentDp)
    ----------------------------------------
    Total                      7.202ns (3.667ns logic, 3.535ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1164 / 20
-------------------------------------------------------------------------
Delay:               13.095ns (Levels of Logic = 12)
  Source:            State_7 (PAD)
  Destination:       Segment<6> (PAD)

  Data Path: State_7 to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.773  State_7_IBUF (State_7_IBUF)
     begin scope: 'XLXI_33:I1'
     INV:I->O              1   0.206   0.808  O11_INV_0 (O1)
     end scope: 'XLXI_33:O1'
     begin scope: 'XLXI_34:I1'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.808  O (O)
     end scope: 'XLXI_34:O'
     OR4:I3->O             8   0.339   1.167  XLXI_11/XLXI_1 (L0_P82_OBUF)
     NAND2:I0->O           9   0.203   1.174  XLXI_2/XLXI_4 (XLXI_2/XLXN_13)
     AND2:I1->O            1   0.223   0.924  XLXI_2/XLXI_19 (XLXI_2/XLXN_40)
     OR2:I1->O             1   0.223   0.684  XLXI_2/XLXI_20 (SegmentMode<4>)
     LUT3:I1->O            1   0.203   0.579  XLXI_92/Mmux_Segment51 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     13.095ns (5.600ns logic, 7.495ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    2.814|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_39/XLXI_30/XLXN_93
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_39/XLXI_30/XLXN_93|         |         |    2.674|         |
XLXN_173                       |         |         |    3.140|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_39/XLXI_31/XLXN_93
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_39/XLXI_31/XLXN_93|         |         |    2.843|         |
XLXN_173                       |         |         |    3.140|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_39/XLXN_74
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_56/XLXI_39/XLXN_74|    2.843|         |         |         |
XLXN_173               |    3.140|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_40/XLXI_1/q_tmp
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_40/XLXI_1/q_tmp|    2.843|         |         |         |
XLXN_173                    |    3.140|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_40/XLXI_6/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_40/XLXI_6/XLXN_72|         |         |    2.814|         |
XLXN_173                      |         |         |    3.393|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_40/XLXI_7/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_40/XLXI_7/XLXN_72|         |         |    2.078|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_41/XLXI_10/XLXN_72
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_41/XLXI_10/XLXN_72|         |         |    2.814|         |
XLXN_173                       |         |         |    3.393|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_41/XLXI_6/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_41/XLXI_6/XLXN_72|         |         |    2.814|         |
XLXN_173                      |         |         |    3.393|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_41/XLXI_7/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_41/XLXI_7/XLXN_72|         |         |    2.814|         |
XLXN_173                      |         |         |    3.393|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_41/XLXI_8/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_41/XLXI_8/XLXN_72|         |         |    2.814|         |
XLXN_173                      |         |         |    3.393|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_41/XLXI_9/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_41/XLXI_9/XLXN_72|         |         |    2.814|         |
XLXN_173                      |         |         |    3.393|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_42/XLXI_10/XLXN_72
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_42/XLXI_10/XLXN_72|         |         |    2.564|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_42/XLXI_6/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_42/XLXI_6/XLXN_72|         |         |    2.814|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_42/XLXI_7/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_42/XLXI_7/XLXN_72|         |         |    2.814|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_42/XLXI_8/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_42/XLXI_8/XLXN_72|         |         |    2.814|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXI_42/XLXI_9/XLXN_72
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
XLXI_56/XLXI_42/XLXI_9/XLXN_72|         |         |    2.814|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/XLXN_72
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_56/XLXN_72|    2.814|         |         |         |
XLXN_173       |    3.393|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_173
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_173       |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.20 secs
 
--> 

Total memory usage is 4518264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

