#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jun 20 10:44:08 2024
# Process ID: 36056
# Current directory: /home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1
# Command line: vivado -log pl_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pl_design_wrapper.tcl -notrace
# Log file: /home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/pl_design_wrapper.vdi
# Journal file: /home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/vivado.jou
# Running On: francesco-desktop, OS: Linux, CPU Frequency: 2846.834 MHz, CPU Physical cores: 16, Host memory: 16680 MB
#-----------------------------------------------------------
source pl_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1319.469 ; gain = 0.023 ; free physical = 7695 ; free virtual = 11122
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/francesco/Vivado/Vivado/2023.2/data/ip'.
Command: link_design -top pl_design_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_axi_gpio_0_1/pl_design_axi_gpio_0_1.dcp' for cell 'pl_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_zynq_ultra_ps_e_0_0/pl_design_zynq_ultra_ps_e_0_0.dcp' for cell 'pl_design_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_auto_pc_0/pl_design_auto_pc_0.dcp' for cell 'pl_design_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2249.586 ; gain = 0.000 ; free physical = 6757 ; free virtual = 10184
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_zynq_ultra_ps_e_0_0/pl_design_zynq_ultra_ps_e_0_0.xdc] for cell 'pl_design_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.363 ; gain = 23.750 ; free physical = 6732 ; free virtual = 10161
Finished Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_zynq_ultra_ps_e_0_0/pl_design_zynq_ultra_ps_e_0_0.xdc] for cell 'pl_design_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_axi_gpio_0_1/pl_design_axi_gpio_0_1_board.xdc] for cell 'pl_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_axi_gpio_0_1/pl_design_axi_gpio_0_1_board.xdc] for cell 'pl_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_axi_gpio_0_1/pl_design_axi_gpio_0_1.xdc] for cell 'pl_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ip/pl_design_axi_gpio_0_1/pl_design_axi_gpio_0_1.xdc] for cell 'pl_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.srcs/constrs_1/new/fan.xdc]
Finished Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.srcs/constrs_1/new/fan.xdc]
Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.srcs/constrs_1/new/gpio.xdc]
Finished Parsing XDC File [/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.srcs/constrs_1/new/gpio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.445 ; gain = 0.000 ; free physical = 6721 ; free virtual = 10156
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2505.445 ; gain = 1177.953 ; free physical = 6720 ; free virtual = 10154
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2505.445 ; gain = 0.000 ; free physical = 6699 ; free virtual = 10133

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14e8b76ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.184 ; gain = 270.738 ; free physical = 6532 ; free virtual = 9966

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14e8b76ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14e8b76ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652
Phase 1 Initialization | Checksum: 14e8b76ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14e8b76ca

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14e8b76ca

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652
Phase 2 Timer Update And Timing Data Collection | Checksum: 14e8b76ca

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: b2ee5209

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652
Retarget | Checksum: b2ee5209
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 266 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1976291c2

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652
Constant propagation | Checksum: 1976291c2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: d418fb6f

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3079.020 ; gain = 0.000 ; free physical = 6217 ; free virtual = 9652
Sweep | Checksum: d418fb6f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 279 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: d418fb6f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3111.035 ; gain = 32.016 ; free physical = 6217 ; free virtual = 9652
BUFG optimization | Checksum: d418fb6f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d418fb6f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3111.035 ; gain = 32.016 ; free physical = 6217 ; free virtual = 9652
Shift Register Optimization | Checksum: d418fb6f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: fe25318f

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3111.035 ; gain = 32.016 ; free physical = 6217 ; free virtual = 9652
Post Processing Netlist | Checksum: fe25318f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 25154495e

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3111.035 ; gain = 32.016 ; free physical = 6216 ; free virtual = 9651

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.035 ; gain = 0.000 ; free physical = 6216 ; free virtual = 9651
Phase 9.2 Verifying Netlist Connectivity | Checksum: 25154495e

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3111.035 ; gain = 32.016 ; free physical = 6216 ; free virtual = 9651
Phase 9 Finalization | Checksum: 25154495e

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3111.035 ; gain = 32.016 ; free physical = 6216 ; free virtual = 9651
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             266  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               0  |             279  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 25154495e

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3111.035 ; gain = 32.016 ; free physical = 6216 ; free virtual = 9651
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.035 ; gain = 0.000 ; free physical = 6216 ; free virtual = 9651

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25154495e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3111.035 ; gain = 0.000 ; free physical = 6216 ; free virtual = 9651

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25154495e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.035 ; gain = 0.000 ; free physical = 6216 ; free virtual = 9651

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.035 ; gain = 0.000 ; free physical = 6216 ; free virtual = 9651
Ending Netlist Obfuscation Task | Checksum: 25154495e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.035 ; gain = 0.000 ; free physical = 6216 ; free virtual = 9651
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3111.035 ; gain = 605.590 ; free physical = 6216 ; free virtual = 9651
INFO: [runtcl-4] Executing : report_drc -file pl_design_wrapper_drc_opted.rpt -pb pl_design_wrapper_drc_opted.pb -rpx pl_design_wrapper_drc_opted.rpx
Command: report_drc -file pl_design_wrapper_drc_opted.rpt -pb pl_design_wrapper_drc_opted.pb -rpx pl_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/pl_design_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4388.145 ; gain = 1277.109 ; free physical = 4930 ; free virtual = 8500
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8500
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8500
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8500
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4932 ; free virtual = 8503
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4932 ; free virtual = 8503
Wrote Device Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8503
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8503
INFO: [Common 17-1381] The checkpoint '/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/pl_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8503
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1884ae337

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8503
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8503

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: afa79217

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4930 ; free virtual = 8502

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182eb218c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4929 ; free virtual = 8502

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182eb218c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4929 ; free virtual = 8502
Phase 1 Placer Initialization | Checksum: 182eb218c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4929 ; free virtual = 8502

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a79c67d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4919 ; free virtual = 8492

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a79c67d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4388.145 ; gain = 0.000 ; free physical = 4916 ; free virtual = 8489

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1a79c67d9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4623.125 ; gain = 234.980 ; free physical = 4109 ; free virtual = 8108

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 107c21b73

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4655.141 ; gain = 266.996 ; free physical = 4109 ; free virtual = 8108

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 107c21b73

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4655.141 ; gain = 266.996 ; free physical = 4109 ; free virtual = 8108
Phase 2.1.1 Partition Driven Placement | Checksum: 107c21b73

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4655.141 ; gain = 266.996 ; free physical = 4109 ; free virtual = 8108
Phase 2.1 Floorplanning | Checksum: 19910e620

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4655.141 ; gain = 266.996 ; free physical = 4109 ; free virtual = 8108

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19910e620

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4655.141 ; gain = 266.996 ; free physical = 4109 ; free virtual = 8108

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19910e620

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4655.141 ; gain = 266.996 ; free physical = 4109 ; free virtual = 8108

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: bcd26b06

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4685.141 ; gain = 296.996 ; free physical = 4063 ; free virtual = 8063

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4685.141 ; gain = 0.000 ; free physical = 4063 ; free virtual = 8063

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c9ec183a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 4685.141 ; gain = 296.996 ; free physical = 4063 ; free virtual = 8063
Phase 2.4 Global Placement Core | Checksum: 19007355a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 4685.141 ; gain = 296.996 ; free physical = 4064 ; free virtual = 8064
Phase 2 Global Placement | Checksum: 19007355a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 4685.141 ; gain = 296.996 ; free physical = 4064 ; free virtual = 8064

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 113456126

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4686.141 ; gain = 297.996 ; free physical = 4067 ; free virtual = 8067

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e59d4aaa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4686.141 ; gain = 297.996 ; free physical = 4067 ; free virtual = 8067

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 167cfeb59

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4068 ; free virtual = 8068

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 216584a24

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4068 ; free virtual = 8068
Phase 3.3.2 Slice Area Swap | Checksum: 216584a24

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4068 ; free virtual = 8068
Phase 3.3 Small Shape DP | Checksum: 1a305acca

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4068 ; free virtual = 8068

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 14e9d1226

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4068 ; free virtual = 8068

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 106ca1c81

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4068 ; free virtual = 8068
Phase 3 Detail Placement | Checksum: 106ca1c81

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4068 ; free virtual = 8068

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 202485016

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.574 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 209c4def0

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4693.141 ; gain = 0.000 ; free physical = 4096 ; free virtual = 8096
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 209c4def0

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4693.141 ; gain = 0.000 ; free physical = 4097 ; free virtual = 8097
Phase 4.1.1.1 BUFG Insertion | Checksum: 202485016

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4097 ; free virtual = 8097

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.574. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c25805bf

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4097 ; free virtual = 8097

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4097 ; free virtual = 8097
Phase 4.1 Post Commit Optimization | Checksum: 1c25805bf

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 4693.141 ; gain = 304.996 ; free physical = 4097 ; free virtual = 8097
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4035 ; free virtual = 8036

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23548ba90

Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4696.125 ; gain = 307.980 ; free physical = 4035 ; free virtual = 8036

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23548ba90

Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4696.125 ; gain = 307.980 ; free physical = 4035 ; free virtual = 8036
Phase 4.3 Placer Reporting | Checksum: 23548ba90

Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4696.125 ; gain = 307.980 ; free physical = 4035 ; free virtual = 8036

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4035 ; free virtual = 8036

Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4696.125 ; gain = 307.980 ; free physical = 4035 ; free virtual = 8036
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e2f45fda

Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4696.125 ; gain = 307.980 ; free physical = 4035 ; free virtual = 8036
Ending Placer Task | Checksum: 16157d2e4

Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4696.125 ; gain = 307.980 ; free physical = 4035 ; free virtual = 8036
72 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:32 . Memory (MB): peak = 4696.125 ; gain = 307.980 ; free physical = 4035 ; free virtual = 8036
INFO: [runtcl-4] Executing : report_io -file pl_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4030 ; free virtual = 8031
INFO: [runtcl-4] Executing : report_utilization -file pl_design_wrapper_utilization_placed.rpt -pb pl_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pl_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4031 ; free virtual = 8032
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4031 ; free virtual = 8032
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4031 ; free virtual = 8033
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4031 ; free virtual = 8033
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4030 ; free virtual = 8033
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4030 ; free virtual = 8033
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4027 ; free virtual = 8032
Write Physdb Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4696.125 ; gain = 0.000 ; free physical = 4027 ; free virtual = 8032
INFO: [Common 17-1381] The checkpoint '/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/pl_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4720.137 ; gain = 0.000 ; free physical = 4040 ; free virtual = 8043
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4720.137 ; gain = 0.000 ; free physical = 4040 ; free virtual = 8043
Wrote PlaceDB: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4720.137 ; gain = 0.000 ; free physical = 4039 ; free virtual = 8043
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4720.137 ; gain = 0.000 ; free physical = 4039 ; free virtual = 8043
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4720.137 ; gain = 0.000 ; free physical = 4039 ; free virtual = 8043
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4720.137 ; gain = 0.000 ; free physical = 4038 ; free virtual = 8043
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4720.137 ; gain = 0.000 ; free physical = 4035 ; free virtual = 8043
Write Physdb Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4720.137 ; gain = 0.000 ; free physical = 4035 ; free virtual = 8043
INFO: [Common 17-1381] The checkpoint '/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/pl_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7cd6b9e0 ConstDB: 0 ShapeSum: 71906433 RouteDB: 72f0b4d1
Nodegraph reading from file.  Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4037 ; free virtual = 8046
Post Restoration Checksum: NetGraph: 4828000a | NumContArr: dd10cfe8 | Constraints: ad930228 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29574ccb7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29574ccb7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29574ccb7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2e57c1245

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26d3ec320

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.648  | TNS=0.000  | WHS=0.007  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 871
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 721
  Number of Partially Routed Nets     = 150
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20a86bb8d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20a86bb8d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 30d3cb6bb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043
Phase 3 Initial Routing | Checksum: 2ccb350d8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.224  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2e3e06516

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2adaaeb19

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043
Phase 4 Rip-up And Reroute | Checksum: 2adaaeb19

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2adaaeb19

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2adaaeb19

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043
Phase 5 Delay and Skew Optimization | Checksum: 2adaaeb19

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 235d10cb8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.224  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 235d10cb8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043
Phase 6 Post Hold Fix | Checksum: 235d10cb8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.051035 %
  Global Horizontal Routing Utilization  = 0.0544196 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 235d10cb8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4034 ; free virtual = 8043

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 235d10cb8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4033 ; free virtual = 8042

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 235d10cb8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4033 ; free virtual = 8042

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 235d10cb8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4033 ; free virtual = 8042

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.224  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 235d10cb8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4033 ; free virtual = 8042
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1646d3db4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4033 ; free virtual = 8042
Ending Routing Task | Checksum: 1646d3db4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4728.141 ; gain = 0.000 ; free physical = 4033 ; free virtual = 8042

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4728.141 ; gain = 8.004 ; free physical = 4033 ; free virtual = 8042
INFO: [runtcl-4] Executing : report_drc -file pl_design_wrapper_drc_routed.rpt -pb pl_design_wrapper_drc_routed.pb -rpx pl_design_wrapper_drc_routed.rpx
Command: report_drc -file pl_design_wrapper_drc_routed.rpt -pb pl_design_wrapper_drc_routed.pb -rpx pl_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/pl_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pl_design_wrapper_methodology_drc_routed.rpt -pb pl_design_wrapper_methodology_drc_routed.pb -rpx pl_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pl_design_wrapper_methodology_drc_routed.rpt -pb pl_design_wrapper_methodology_drc_routed.pb -rpx pl_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/pl_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pl_design_wrapper_power_routed.rpt -pb pl_design_wrapper_power_summary_routed.pb -rpx pl_design_wrapper_power_routed.rpx
Command: report_power -file pl_design_wrapper_power_routed.rpt -pb pl_design_wrapper_power_summary_routed.pb -rpx pl_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pl_design_wrapper_route_status.rpt -pb pl_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file pl_design_wrapper_timing_summary_routed.rpt -pb pl_design_wrapper_timing_summary_routed.pb -rpx pl_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pl_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pl_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pl_design_wrapper_bus_skew_routed.rpt -pb pl_design_wrapper_bus_skew_routed.pb -rpx pl_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4776.164 ; gain = 0.000 ; free physical = 3980 ; free virtual = 7991
Wrote PlaceDB: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4776.164 ; gain = 0.000 ; free physical = 3982 ; free virtual = 7993
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4776.164 ; gain = 0.000 ; free physical = 3982 ; free virtual = 7993
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4776.164 ; gain = 0.000 ; free physical = 3981 ; free virtual = 7994
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4776.164 ; gain = 0.000 ; free physical = 3981 ; free virtual = 7994
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4776.164 ; gain = 0.000 ; free physical = 3978 ; free virtual = 7993
Write Physdb Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4776.164 ; gain = 0.000 ; free physical = 3978 ; free virtual = 7993
INFO: [Common 17-1381] The checkpoint '/home/francesco/Documents/mmr-kria-hardware-design/mmr-kria-hardware-design.runs/impl_1/pl_design_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force pl_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pl_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4776.164 ; gain = 0.000 ; free physical = 3778 ; free virtual = 7834
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 10:46:13 2024...
