# DIGITAL-FILTER-DESIGN
COMPANY: CODTECH IT SOLUTIONS

NAME: Kushal

INTERN ID: CITS0D190

DOMAIN: VLSI

DURATION: 6 WEEEKS

MENTOR: NEELA SANTOSH

# Digital FIR (Finite Impulse Response) Filter in Verilog

## ðŸ“˜ Project Overview

This project implements a *Digital FIR (Finite Impulse Response) Filter* using *Verilog HDL*, designed for real-time signal processing applications. FIR filters are widely used in digital communications, audio processing, and embedded systems due to their stability and linear-phase response. 

The goal of this project is to design a basic yet functional FIR filter, simulate its behavior with input signals, and analyze the output performance. The implementation includes:
- FIR filter design (fir_filter.v)
- Testbench for simulation (tb_fir_filter.v)
- Simulation waveforms using GTKWave
- Performance analysis (latency, throughput, output characteristics)


## ðŸ”§ FIR Filter Characteristics

- *Filter Type*: Low-pass (based on symmetric coefficients)
- *Filter Order*: 4-tap (can be increased easily)
- *Arithmetic*: Fixed-point signed 8-bit input, 16-bit output


  Output-
  <img width="1453" height="278" alt="image" src="https://github.com/user-attachments/assets/b69c6d8f-109d-4e0c-9a7e-1d226c2d605a" />

