// Seed: 1221035476
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri1  id_2
);
  assign id_2 = -1;
  wire id_4;
  parameter id_5 = 1;
  wire id_6;
  wire id_7;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_3 = 32'd22
) (
    output wor id_0,
    output tri0 id_1,
    input wand _id_2,
    input supply0 _id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output supply0 id_7
);
  assign id_0 = 1;
  wire [id_2 : id_3] id_9;
  wand id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_17 = 1'b0 - -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_0
  );
  logic id_18;
endmodule
