Analysis & Synthesis report for CNT32
Sat May 13 11:49:03 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated
 16. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component
 17. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated
 18. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p
 19. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p
 20. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram
 21. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 22. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 23. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 24. Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 25. Source assignments for fifo0:inst12|dcfifo:dcfifo_component
 26. Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated
 27. Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p
 28. Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p
 29. Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram
 30. Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 31. Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 32. Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 33. Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 34. Parameter Settings for User Entity Instance: TYPLL:inst3|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: STM32_IN:inst1
 36. Parameter Settings for User Entity Instance: FREQ_WORD:inst7
 37. Parameter Settings for User Entity Instance: sinrom:inst16|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: STM32_OUT:inst19
 39. Parameter Settings for User Entity Instance: STM32_OUT1:inst20
 40. Parameter Settings for User Entity Instance: TYFIFO:inst4|dcfifo:dcfifo_component
 41. Parameter Settings for User Entity Instance: STM32_OUT2:inst21
 42. Parameter Settings for User Entity Instance: fifo0:inst12|dcfifo:dcfifo_component
 43. altpll Parameter Settings by Entity Instance
 44. altsyncram Parameter Settings by Entity Instance
 45. dcfifo Parameter Settings by Entity Instance
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 13 11:49:03 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; CNT32                                           ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 521                                             ;
;     Total combinational functions  ; 371                                             ;
;     Dedicated logic registers      ; 353                                             ;
; Total registers                    ; 353                                             ;
; Total pins                         ; 78                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 38,912                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; TOP                ; CNT32              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; CNT32.vhd                        ; yes             ; User VHDL File                         ; F:/competition/EE/demo/comp/STM32_FPGA/CNT32.vhd                        ;         ;
; TOP.bdf                          ; yes             ; User Block Diagram/Schematic File      ; F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf                          ;         ;
; FREQ_DEV.vhd                     ; yes             ; User VHDL File                         ; F:/competition/EE/demo/comp/STM32_FPGA/FREQ_DEV.vhd                     ;         ;
; FREQ_WORD.vhd                    ; yes             ; User VHDL File                         ; F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd                    ;         ;
; fifo0.vhd                        ; yes             ; User Wizard-Generated File             ; F:/competition/EE/demo/comp/STM32_FPGA/fifo0.vhd                        ;         ;
; CNT10.vhd                        ; yes             ; User VHDL File                         ; F:/competition/EE/demo/comp/STM32_FPGA/CNT10.vhd                        ;         ;
; STM32_IN.vhd                     ; yes             ; User VHDL File                         ; F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd                     ;         ;
; STM32_OUT.vhd                    ; yes             ; User VHDL File                         ; F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT.vhd                    ;         ;
; STM32_OUT1.vhd                   ; yes             ; User VHDL File                         ; F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT1.vhd                   ;         ;
; STM32_OUT2.vhd                   ; yes             ; User VHDL File                         ; F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT2.vhd                   ;         ;
; typll.vhd                        ; yes             ; Auto-Found Wizard-Generated File       ; F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd                        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/typll_altpll.v                ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v                ;         ;
; sinrom.vhd                       ; yes             ; Auto-Found Wizard-Generated File       ; F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6t91.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/altsyncram_6t91.tdf           ;         ;
; sin.mif                          ; yes             ; Auto-Found Memory Initialization File  ; F:/competition/EE/demo/comp/STM32_FPGA/sin.mif                          ;         ;
; tyfifo.vhd                       ; yes             ; Auto-Found Wizard-Generated File       ; F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd                       ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; db/dcfifo_30f1.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf               ;         ;
; db/a_graycounter_4p6.tdf         ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/a_graycounter_4p6.tdf         ;         ;
; db/a_graycounter_07c.tdf         ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/a_graycounter_07c.tdf         ;         ;
; db/altsyncram_ge41.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/altsyncram_ge41.tdf           ;         ;
; db/alt_synch_pipe_qal.tdf        ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_qal.tdf        ;         ;
; db/dffpipe_b09.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/dffpipe_b09.tdf               ;         ;
; db/alt_synch_pipe_ral.tdf        ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_ral.tdf        ;         ;
; db/dffpipe_c09.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/dffpipe_c09.tdf               ;         ;
; db/cmpr_o76.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/competition/EE/demo/comp/STM32_FPGA/db/cmpr_o76.tdf                  ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 521                    ;
;                                             ;                        ;
; Total combinational functions               ; 371                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 131                    ;
;     -- 3 input functions                    ; 145                    ;
;     -- <=2 input functions                  ; 95                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 272                    ;
;     -- arithmetic mode                      ; 99                     ;
;                                             ;                        ;
; Total registers                             ; 353                    ;
;     -- Dedicated logic registers            ; 353                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 78                     ;
; Total memory bits                           ; 38912                  ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
;                                             ;                        ;
; Total PLLs                                  ; 1                      ;
;     -- PLLs                                 ; 1                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; FREQ_DEV:inst9|ACC[31] ;
; Maximum fan-out                             ; 149                    ;
; Total fan-out                               ; 2986                   ;
; Average fan-out                             ; 3.19                   ;
+---------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |TOP                                      ; 371 (0)             ; 353 (1)                   ; 38912       ; 0            ; 0       ; 0         ; 78   ; 0            ; |TOP                                                                                                                  ; TOP                ; work         ;
;    |CNT10:inst5|                          ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CNT10:inst5                                                                                                      ; CNT10              ; work         ;
;    |CNT32:inst|                           ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CNT32:inst                                                                                                       ; CNT32              ; work         ;
;    |FREQ_DEV:inst9|                       ; 32 (32)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FREQ_DEV:inst9                                                                                                   ; FREQ_DEV           ; work         ;
;    |FREQ_WORD:inst7|                      ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FREQ_WORD:inst7                                                                                                  ; FREQ_WORD          ; work         ;
;    |STM32_IN:inst1|                       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|STM32_IN:inst1                                                                                                   ; STM32_IN           ; work         ;
;    |STM32_OUT1:inst20|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|STM32_OUT1:inst20                                                                                                ; STM32_OUT1         ; work         ;
;    |STM32_OUT2:inst21|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|STM32_OUT2:inst21                                                                                                ; STM32_OUT2         ; work         ;
;    |STM32_OUT:inst19|                     ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|STM32_OUT:inst19                                                                                                 ; STM32_OUT          ; work         ;
;    |TYFIFO:inst4|                         ; 66 (0)              ; 107 (0)                   ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4                                                                                                     ; TYFIFO             ; work         ;
;       |dcfifo:dcfifo_component|           ; 66 (0)              ; 107 (0)                   ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_30f1:auto_generated|     ; 66 (5)              ; 107 (33)                  ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated                                                  ; dcfifo_30f1        ; work         ;
;             |a_graycounter_07c:wrptr_g1p| ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p                      ; a_graycounter_07c  ; work         ;
;             |a_graycounter_4p6:rdptr_g1p| ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p                      ; a_graycounter_4p6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_ge41:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram                         ; altsyncram_ge41    ; work         ;
;             |cmpr_o76:rdempty_eq_comp|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; cmpr_o76           ; work         ;
;             |cmpr_o76:wrfull_eq_comp|     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; cmpr_o76           ; work         ;
;    |TYPLL:inst3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYPLL:inst3                                                                                                      ; TYPLL              ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYPLL:inst3|altpll:altpll_component                                                                              ; altpll             ; work         ;
;          |TYPLL_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated                                                  ; TYPLL_altpll       ; work         ;
;    |fifo0:inst12|                         ; 66 (0)              ; 107 (0)                   ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12                                                                                                     ; fifo0              ; work         ;
;       |dcfifo:dcfifo_component|           ; 66 (0)              ; 107 (0)                   ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_30f1:auto_generated|     ; 66 (5)              ; 107 (33)                  ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated                                                  ; dcfifo_30f1        ; work         ;
;             |a_graycounter_07c:wrptr_g1p| ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p                      ; a_graycounter_07c  ; work         ;
;             |a_graycounter_4p6:rdptr_g1p| ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p                      ; a_graycounter_4p6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|  ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|    ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_ge41:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram                         ; altsyncram_ge41    ; work         ;
;             |cmpr_o76:rdempty_eq_comp|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; cmpr_o76           ; work         ;
;             |cmpr_o76:wrfull_eq_comp|     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; cmpr_o76           ; work         ;
;    |sinrom:inst16|                        ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sinrom:inst16                                                                                                    ; sinrom             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sinrom:inst16|altsyncram:altsyncram_component                                                                    ; altsyncram         ; work         ;
;          |altsyncram_6t91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated                                     ; altsyncram_6t91    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 14           ; 1024         ; 14           ; 14336 ; None       ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 14           ; 1024         ; 14           ; 14336 ; None       ;
; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240 ; ../sin.mif ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |TOP|fifo0:inst12 ; fifo0.vhd       ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; FREQ_WORD:inst7|OUTH[15]                            ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[14]                            ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[13]                            ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[12]                            ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[11]                            ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[10]                            ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[9]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[8]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[7]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[6]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[5]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[4]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[3]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[2]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[1]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTH[0]                             ; FREQ_WORD:inst7|OUTH[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[15]                            ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[14]                            ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[13]                            ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[12]                            ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[11]                            ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[10]                            ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[9]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[8]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[7]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[6]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[5]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[4]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[3]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[2]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[1]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; FREQ_WORD:inst7|OUTL[0]                             ; FREQ_WORD:inst7|OUTL[15] ; yes                    ;
; STM32_IN:inst1|DBOUT[0]                             ; STM32_IN:inst1|DBOUT[15] ; yes                    ;
; STM32_IN:inst1|DBOUT[2]                             ; STM32_IN:inst1|DBOUT[15] ; yes                    ;
; STM32_IN:inst1|DBOUT[3]                             ; STM32_IN:inst1|DBOUT[15] ; yes                    ;
; STM32_IN:inst1|DBOUT[5]                             ; STM32_IN:inst1|DBOUT[15] ; yes                    ;
; STM32_IN:inst1|DBOUT[1]                             ; STM32_IN:inst1|DBOUT[15] ; yes                    ;
; Number of user-specified and inferred latches = 37  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 353   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------+---------+
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0 ; 8       ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0 ; 8       ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0 ; 7       ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0 ; 7       ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6    ; 5       ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6    ; 5       ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9    ; 3       ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9    ; 3       ;
; Total number of inverted registers = 8                                                                 ;         ;
+--------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOP|STM32_OUT:inst19|Selector14 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------+
; Assignment                      ; Value ; From ; To         ;
+---------------------------------+-------+------+------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -          ;
+---------------------------------+-------+------+------------+


+----------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------+
; Assignment                            ; Value ; From ; To                              ;
+---------------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                         ;
+---------------------------------------+-------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------+
; Assignment                      ; Value ; From ; To         ;
+---------------------------------+-------+------+------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -          ;
+---------------------------------+-------+------+------------+


+----------------------------------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------+
; Assignment                            ; Value ; From ; To                              ;
+---------------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                         ;
+---------------------------------------+-------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TYPLL:inst3|altpll:altpll_component ;
+-------------------------------+-------------------------+------------------------+
; Parameter Name                ; Value                   ; Type                   ;
+-------------------------------+-------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                ;
; PLL_TYPE                      ; AUTO                    ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=TYPLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                ;
; LOCK_HIGH                     ; 1                       ; Untyped                ;
; LOCK_LOW                      ; 1                       ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                ;
; SKIP_VCO                      ; OFF                     ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                ;
; BANDWIDTH                     ; 0                       ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                ;
; DOWN_SPREAD                   ; 0                       ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 6                       ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 3                       ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK1_DIVIDE_BY                ; 293                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                ;
; DPA_DIVIDER                   ; 0                       ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                ;
; VCO_MIN                       ; 0                       ; Untyped                ;
; VCO_MAX                       ; 0                       ; Untyped                ;
; VCO_CENTER                    ; 0                       ; Untyped                ;
; PFD_MIN                       ; 0                       ; Untyped                ;
; PFD_MAX                       ; 0                       ; Untyped                ;
; M_INITIAL                     ; 0                       ; Untyped                ;
; M                             ; 0                       ; Untyped                ;
; N                             ; 1                       ; Untyped                ;
; M2                            ; 1                       ; Untyped                ;
; N2                            ; 1                       ; Untyped                ;
; SS                            ; 1                       ; Untyped                ;
; C0_HIGH                       ; 0                       ; Untyped                ;
; C1_HIGH                       ; 0                       ; Untyped                ;
; C2_HIGH                       ; 0                       ; Untyped                ;
; C3_HIGH                       ; 0                       ; Untyped                ;
; C4_HIGH                       ; 0                       ; Untyped                ;
; C5_HIGH                       ; 0                       ; Untyped                ;
; C6_HIGH                       ; 0                       ; Untyped                ;
; C7_HIGH                       ; 0                       ; Untyped                ;
; C8_HIGH                       ; 0                       ; Untyped                ;
; C9_HIGH                       ; 0                       ; Untyped                ;
; C0_LOW                        ; 0                       ; Untyped                ;
; C1_LOW                        ; 0                       ; Untyped                ;
; C2_LOW                        ; 0                       ; Untyped                ;
; C3_LOW                        ; 0                       ; Untyped                ;
; C4_LOW                        ; 0                       ; Untyped                ;
; C5_LOW                        ; 0                       ; Untyped                ;
; C6_LOW                        ; 0                       ; Untyped                ;
; C7_LOW                        ; 0                       ; Untyped                ;
; C8_LOW                        ; 0                       ; Untyped                ;
; C9_LOW                        ; 0                       ; Untyped                ;
; C0_INITIAL                    ; 0                       ; Untyped                ;
; C1_INITIAL                    ; 0                       ; Untyped                ;
; C2_INITIAL                    ; 0                       ; Untyped                ;
; C3_INITIAL                    ; 0                       ; Untyped                ;
; C4_INITIAL                    ; 0                       ; Untyped                ;
; C5_INITIAL                    ; 0                       ; Untyped                ;
; C6_INITIAL                    ; 0                       ; Untyped                ;
; C7_INITIAL                    ; 0                       ; Untyped                ;
; C8_INITIAL                    ; 0                       ; Untyped                ;
; C9_INITIAL                    ; 0                       ; Untyped                ;
; C0_MODE                       ; BYPASS                  ; Untyped                ;
; C1_MODE                       ; BYPASS                  ; Untyped                ;
; C2_MODE                       ; BYPASS                  ; Untyped                ;
; C3_MODE                       ; BYPASS                  ; Untyped                ;
; C4_MODE                       ; BYPASS                  ; Untyped                ;
; C5_MODE                       ; BYPASS                  ; Untyped                ;
; C6_MODE                       ; BYPASS                  ; Untyped                ;
; C7_MODE                       ; BYPASS                  ; Untyped                ;
; C8_MODE                       ; BYPASS                  ; Untyped                ;
; C9_MODE                       ; BYPASS                  ; Untyped                ;
; C0_PH                         ; 0                       ; Untyped                ;
; C1_PH                         ; 0                       ; Untyped                ;
; C2_PH                         ; 0                       ; Untyped                ;
; C3_PH                         ; 0                       ; Untyped                ;
; C4_PH                         ; 0                       ; Untyped                ;
; C5_PH                         ; 0                       ; Untyped                ;
; C6_PH                         ; 0                       ; Untyped                ;
; C7_PH                         ; 0                       ; Untyped                ;
; C8_PH                         ; 0                       ; Untyped                ;
; C9_PH                         ; 0                       ; Untyped                ;
; L0_HIGH                       ; 1                       ; Untyped                ;
; L1_HIGH                       ; 1                       ; Untyped                ;
; G0_HIGH                       ; 1                       ; Untyped                ;
; G1_HIGH                       ; 1                       ; Untyped                ;
; G2_HIGH                       ; 1                       ; Untyped                ;
; G3_HIGH                       ; 1                       ; Untyped                ;
; E0_HIGH                       ; 1                       ; Untyped                ;
; E1_HIGH                       ; 1                       ; Untyped                ;
; E2_HIGH                       ; 1                       ; Untyped                ;
; E3_HIGH                       ; 1                       ; Untyped                ;
; L0_LOW                        ; 1                       ; Untyped                ;
; L1_LOW                        ; 1                       ; Untyped                ;
; G0_LOW                        ; 1                       ; Untyped                ;
; G1_LOW                        ; 1                       ; Untyped                ;
; G2_LOW                        ; 1                       ; Untyped                ;
; G3_LOW                        ; 1                       ; Untyped                ;
; E0_LOW                        ; 1                       ; Untyped                ;
; E1_LOW                        ; 1                       ; Untyped                ;
; E2_LOW                        ; 1                       ; Untyped                ;
; E3_LOW                        ; 1                       ; Untyped                ;
; L0_INITIAL                    ; 1                       ; Untyped                ;
; L1_INITIAL                    ; 1                       ; Untyped                ;
; G0_INITIAL                    ; 1                       ; Untyped                ;
; G1_INITIAL                    ; 1                       ; Untyped                ;
; G2_INITIAL                    ; 1                       ; Untyped                ;
; G3_INITIAL                    ; 1                       ; Untyped                ;
; E0_INITIAL                    ; 1                       ; Untyped                ;
; E1_INITIAL                    ; 1                       ; Untyped                ;
; E2_INITIAL                    ; 1                       ; Untyped                ;
; E3_INITIAL                    ; 1                       ; Untyped                ;
; L0_MODE                       ; BYPASS                  ; Untyped                ;
; L1_MODE                       ; BYPASS                  ; Untyped                ;
; G0_MODE                       ; BYPASS                  ; Untyped                ;
; G1_MODE                       ; BYPASS                  ; Untyped                ;
; G2_MODE                       ; BYPASS                  ; Untyped                ;
; G3_MODE                       ; BYPASS                  ; Untyped                ;
; E0_MODE                       ; BYPASS                  ; Untyped                ;
; E1_MODE                       ; BYPASS                  ; Untyped                ;
; E2_MODE                       ; BYPASS                  ; Untyped                ;
; E3_MODE                       ; BYPASS                  ; Untyped                ;
; L0_PH                         ; 0                       ; Untyped                ;
; L1_PH                         ; 0                       ; Untyped                ;
; G0_PH                         ; 0                       ; Untyped                ;
; G1_PH                         ; 0                       ; Untyped                ;
; G2_PH                         ; 0                       ; Untyped                ;
; G3_PH                         ; 0                       ; Untyped                ;
; E0_PH                         ; 0                       ; Untyped                ;
; E1_PH                         ; 0                       ; Untyped                ;
; E2_PH                         ; 0                       ; Untyped                ;
; E3_PH                         ; 0                       ; Untyped                ;
; M_PH                          ; 0                       ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                ;
; CLK0_COUNTER                  ; G0                      ; Untyped                ;
; CLK1_COUNTER                  ; G0                      ; Untyped                ;
; CLK2_COUNTER                  ; G0                      ; Untyped                ;
; CLK3_COUNTER                  ; G0                      ; Untyped                ;
; CLK4_COUNTER                  ; G0                      ; Untyped                ;
; CLK5_COUNTER                  ; G0                      ; Untyped                ;
; CLK6_COUNTER                  ; E0                      ; Untyped                ;
; CLK7_COUNTER                  ; E1                      ; Untyped                ;
; CLK8_COUNTER                  ; E2                      ; Untyped                ;
; CLK9_COUNTER                  ; E3                      ; Untyped                ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                ;
; M_TIME_DELAY                  ; 0                       ; Untyped                ;
; N_TIME_DELAY                  ; 0                       ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                ;
; VCO_POST_SCALE                ; 0                       ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                ;
; CBXI_PARAMETER                ; TYPLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STM32_IN:inst1 ;
+----------------+------------------+-------------------------+
; Parameter Name ; Value            ; Type                    ;
+----------------+------------------+-------------------------+
; addr1          ; 0000000000000001 ; Unsigned Binary         ;
+----------------+------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FREQ_WORD:inst7 ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; addr6          ; 0000000000000110 ; Unsigned Binary          ;
; addr7          ; 0000000000000111 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sinrom:inst16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 10                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../sin.mif           ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_6t91      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STM32_OUT:inst19 ;
+----------------+------------------+---------------------------+
; Parameter Name ; Value            ; Type                      ;
+----------------+------------------+---------------------------+
; addr2          ; 0000000000000010 ; Unsigned Binary           ;
; addr3          ; 0000000000000011 ; Unsigned Binary           ;
; addr4          ; 0000000000000100 ; Unsigned Binary           ;
; addr5          ; 0000000000000101 ; Unsigned Binary           ;
+----------------+------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STM32_OUT1:inst20 ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; addr8          ; 0000000000001000 ; Unsigned Binary            ;
; addr9          ; 0000000000001001 ; Unsigned Binary            ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TYFIFO:inst4|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTH               ; 14           ; Signed Integer                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                  ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                           ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                  ;
; CBXI_PARAMETER          ; dcfifo_30f1  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STM32_OUT2:inst21 ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; addra          ; 0000000000001010 ; Unsigned Binary            ;
; addrb          ; 0000000000001011 ; Unsigned Binary            ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo0:inst12|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTH               ; 14           ; Signed Integer                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                  ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                           ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                  ;
; CBXI_PARAMETER          ; dcfifo_30f1  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; TYPLL:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; sinrom:inst16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 10                                            ;
;     -- NUMWORDS_A                         ; 1024                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                      ;
+----------------------------+--------------------------------------+
; Name                       ; Value                                ;
+----------------------------+--------------------------------------+
; Number of entity instances ; 2                                    ;
; Entity Instance            ; TYFIFO:inst4|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                           ;
;     -- LPM_WIDTH           ; 14                                   ;
;     -- LPM_NUMWORDS        ; 1024                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                  ;
;     -- USE_EAB             ; ON                                   ;
; Entity Instance            ; fifo0:inst12|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                           ;
;     -- LPM_WIDTH           ; 14                                   ;
;     -- LPM_NUMWORDS        ; 1024                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                  ;
;     -- USE_EAB             ; ON                                   ;
+----------------------------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 78                          ;
; cycloneiii_ff         ; 353                         ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 64                          ;
;     plain             ; 225                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 371                         ;
;     arith             ; 99                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 34                          ;
;     normal            ; 272                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 111                         ;
;         4 data inputs ; 131                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 38                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat May 13 11:48:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CNT32 -c CNT32
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cnt32.vhd
    Info (12022): Found design unit 1: CNT32-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/CNT32.vhd Line: 9
    Info (12023): Found entity 1: CNT32 File: F:/competition/EE/demo/comp/STM32_FPGA/CNT32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dsp_in.vhd
    Info (12022): Found design unit 1: DSP_IN-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_IN.vhd Line: 13
    Info (12023): Found entity 1: DSP_IN File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_IN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dsp_out.vhd
    Info (12022): Found design unit 1: DSP_OUT-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT.vhd Line: 16
    Info (12023): Found entity 1: DSP_OUT File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: TOP
Info (12021): Found 2 design units, including 1 entities, in source file dsp_out1.vhd
    Info (12022): Found design unit 1: DSP_OUT1-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT1.vhd Line: 14
    Info (12023): Found entity 1: DSP_OUT1 File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file freq_dev.vhd
    Info (12022): Found design unit 1: FREQ_DEV-DEMO File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_DEV.vhd Line: 9
    Info (12023): Found entity 1: FREQ_DEV File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_DEV.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file freq_word.vhd
    Info (12022): Found design unit 1: FREQ_WORD-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 13
    Info (12023): Found entity 1: FREQ_WORD File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fifo0.vhd
    Info (12022): Found design unit 1: fifo0-SYN File: F:/competition/EE/demo/comp/STM32_FPGA/fifo0.vhd Line: 56
    Info (12023): Found entity 1: fifo0 File: F:/competition/EE/demo/comp/STM32_FPGA/fifo0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file dsp_out2.vhd
    Info (12022): Found design unit 1: DSP_OUT2-demo File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT2.vhd Line: 12
    Info (12023): Found entity 1: DSP_OUT2 File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file da_in.vhd
    Info (12022): Found design unit 1: DA_IN-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/DA_IN.vhd Line: 12
    Info (12023): Found entity 1: DA_IN File: F:/competition/EE/demo/comp/STM32_FPGA/DA_IN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo1.vhd
    Info (12022): Found design unit 1: fifo1-SYN File: F:/competition/EE/demo/comp/STM32_FPGA/FIFO1.vhd Line: 56
    Info (12023): Found entity 1: FIFO1 File: F:/competition/EE/demo/comp/STM32_FPGA/FIFO1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cnt10.vhd
    Info (12022): Found design unit 1: CNT10-demo File: F:/competition/EE/demo/comp/STM32_FPGA/CNT10.vhd Line: 8
    Info (12023): Found entity 1: CNT10 File: F:/competition/EE/demo/comp/STM32_FPGA/CNT10.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fifo_direct.vhd
    Info (12022): Found design unit 1: fifo_direct-SYN File: F:/competition/EE/demo/comp/STM32_FPGA/fifo_direct.vhd Line: 56
    Info (12023): Found entity 1: fifo_direct File: F:/competition/EE/demo/comp/STM32_FPGA/fifo_direct.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file dsp_out3.vhd
    Info (12022): Found design unit 1: DSP_OUT3-demo File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT3.vhd Line: 13
    Info (12023): Found entity 1: DSP_OUT3 File: F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stm32_in.vhd
    Info (12022): Found design unit 1: STM32_IN-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 12
    Info (12023): Found entity 1: STM32_IN File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file stm32_out.vhd
    Info (12022): Found design unit 1: STM32_OUT-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT.vhd Line: 16
    Info (12023): Found entity 1: STM32_OUT File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stm32_out1.vhd
    Info (12022): Found design unit 1: STM32_OUT1-BHV File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT1.vhd Line: 14
    Info (12023): Found entity 1: STM32_OUT1 File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stm32_out2.vhd
    Info (12022): Found design unit 1: STM32_OUT2-demo File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT2.vhd Line: 12
    Info (12023): Found entity 1: STM32_OUT2 File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file stm32_out3.vhd
    Info (12022): Found design unit 1: STM32_OUT3-demo File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT3.vhd Line: 13
    Info (12023): Found entity 1: STM32_OUT3 File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT3.vhd Line: 5
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "FREQ_DEV" for hierarchy "FREQ_DEV:inst9"
Warning (12125): Using design file typll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: typll-SYN File: F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd Line: 52
    Info (12023): Found entity 1: TYPLL File: F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd Line: 42
Info (12128): Elaborating entity "TYPLL" for hierarchy "TYPLL:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "TYPLL:inst3|altpll:altpll_component" File: F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "TYPLL:inst3|altpll:altpll_component" File: F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd Line: 141
Info (12133): Instantiated megafunction "TYPLL:inst3|altpll:altpll_component" with the following parameter: File: F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "293"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=TYPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/typll_altpll.v
    Info (12023): Found entity 1: TYPLL_altpll File: F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v Line: 29
Info (12128): Elaborating entity "TYPLL_altpll" for hierarchy "TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "STM32_IN" for hierarchy "STM32_IN:inst1"
Warning (10631): VHDL Process Statement warning at STM32_IN.vhd(14): inferring latch(es) for signal or variable "DBOUT", which holds its previous value in one or more paths through the process File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[0]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[1]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[2]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[3]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[4]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[5]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[6]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[7]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[8]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[9]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[10]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[11]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[12]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[13]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[14]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (10041): Inferred latch for "DBOUT[15]" at STM32_IN.vhd(14) File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
Info (12128): Elaborating entity "FREQ_WORD" for hierarchy "FREQ_WORD:inst7"
Warning (10631): VHDL Process Statement warning at FREQ_WORD.vhd(15): inferring latch(es) for signal or variable "OUTH", which holds its previous value in one or more paths through the process File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Warning (10631): VHDL Process Statement warning at FREQ_WORD.vhd(15): inferring latch(es) for signal or variable "OUTL", which holds its previous value in one or more paths through the process File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[0]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[1]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[2]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[3]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[4]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[5]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[6]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[7]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[8]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[9]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[10]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[11]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[12]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[13]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[14]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTL[15]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[0]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[1]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[2]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[3]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[4]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[5]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[6]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[7]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[8]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[9]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[10]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[11]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[12]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[13]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[14]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Info (10041): Inferred latch for "OUTH[15]" at FREQ_WORD.vhd(15) File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
Warning (12125): Using design file sinrom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sinrom-SYN File: F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd Line: 52
    Info (12023): Found entity 1: sinrom File: F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd Line: 42
Info (12128): Elaborating entity "sinrom" for hierarchy "sinrom:inst16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sinrom:inst16|altsyncram:altsyncram_component" File: F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "sinrom:inst16|altsyncram:altsyncram_component" File: F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd Line: 85
Info (12133): Instantiated megafunction "sinrom:inst16|altsyncram:altsyncram_component" with the following parameter: File: F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6t91.tdf
    Info (12023): Found entity 1: altsyncram_6t91 File: F:/competition/EE/demo/comp/STM32_FPGA/db/altsyncram_6t91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6t91" for hierarchy "sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CNT10" for hierarchy "CNT10:inst5"
Info (12128): Elaborating entity "STM32_OUT" for hierarchy "STM32_OUT:inst19"
Info (12128): Elaborating entity "CNT32" for hierarchy "CNT32:inst"
Info (12128): Elaborating entity "STM32_OUT1" for hierarchy "STM32_OUT1:inst20"
Warning (12125): Using design file tyfifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: tyfifo-SYN File: F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd Line: 56
    Info (12023): Found entity 1: TYFIFO File: F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd Line: 42
Info (12128): Elaborating entity "TYFIFO" for hierarchy "TYFIFO:inst4"
Info (12128): Elaborating entity "dcfifo" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component" File: F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd Line: 92
Info (12130): Elaborated megafunction instantiation "TYFIFO:inst4|dcfifo:dcfifo_component" File: F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd Line: 92
Info (12133): Instantiated megafunction "TYFIFO:inst4|dcfifo:dcfifo_component" with the following parameter: File: F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_30f1.tdf
    Info (12023): Found entity 1: dcfifo_30f1 File: F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_30f1" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf
    Info (12023): Found entity 1: a_graycounter_4p6 File: F:/competition/EE/demo/comp/STM32_FPGA/db/a_graycounter_4p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_4p6" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p" File: F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf
    Info (12023): Found entity 1: a_graycounter_07c File: F:/competition/EE/demo/comp/STM32_FPGA/db/a_graycounter_07c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_07c" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p" File: F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ge41.tdf
    Info (12023): Found entity 1: altsyncram_ge41 File: F:/competition/EE/demo/comp/STM32_FPGA/db/altsyncram_ge41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ge41" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram" File: F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: F:/competition/EE/demo/comp/STM32_FPGA/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12" File: F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: F:/competition/EE/demo/comp/STM32_FPGA/db/dffpipe_c09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15" File: F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: F:/competition/EE/demo/comp/STM32_FPGA/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:rdempty_eq_comp" File: F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf Line: 58
Info (12128): Elaborating entity "STM32_OUT2" for hierarchy "STM32_OUT2:inst21"
Info (12128): Elaborating entity "fifo0" for hierarchy "fifo0:inst12"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 121 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[11]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[27]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[15]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[1]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[30]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[23]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[2]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[6]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[14]".
    Warning (15751): Ignored Virtual Pin assignment to "Equal2".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[10]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[8]".
    Warning (15751): Ignored Virtual Pin assignment to "WideNor0".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[17]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[1]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[19]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[4]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[31]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[5]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[7]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[11]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[26]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[15]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[14]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[22]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[7]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector2".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[16]".
    Warning (15751): Ignored Virtual Pin assignment to "Equal3".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[7]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[2]".
    Warning (15751): Ignored Virtual Pin assignment to "Equal1".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[3]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[1]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[6]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[13]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[8]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[8]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[12]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector15".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[22]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[24]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[5]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[3]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "Selector9".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[28]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector6".
    Warning (15751): Ignored Virtual Pin assignment to "Selector11".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[6]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector4".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[21]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector0".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[2]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[0]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[0]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "Selector13".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[9]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[8]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector14".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[6]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[11]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[10]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[1]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[19]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[17]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[23]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[25]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[29]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[13]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector10".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[29]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector12".
    Warning (15751): Ignored Virtual Pin assignment to "Equal0".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[20]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector7".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[7]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[10]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector16".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[12]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[14]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[10]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[9]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[13]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[25]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[18]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[16]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[4]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[26]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector8".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[15]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[12]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector3".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[30]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[14]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[3]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[13]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[0]_171".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[28]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[5]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[2]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[9]$latch".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[3]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[24]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[15]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[27]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[4]".
    Warning (15751): Ignored Virtual Pin assignment to "Selector5".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[21]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[11]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[9]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[31]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[18]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[0]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[5]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA1[20]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[0]".
    Warning (15751): Ignored Virtual Pin assignment to "DATA2[4]".
    Warning (15751): Ignored Virtual Pin assignment to "DATAOUT[12]".
Info (21057): Implemented 671 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 49 input pins
    Info (21059): Implemented 13 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 554 logic cells
    Info (21064): Implemented 38 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Sat May 13 11:49:03 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:08


