{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549935817315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549935817331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 11 20:43:37 2019 " "Processing started: Mon Feb 11 20:43:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549935817331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935817331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off board -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off board -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935817331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549935819987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549935819987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-2/decoder7seg/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-2/decoder7seg/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-2/decoder7seg/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-2/decoder7seg/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864656 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-2/decoder7seg/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-2/decoder7seg/decoder7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935864656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-3/top_level.vhd 3 1 " "Found 3 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-3/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 top_level_cfg " "Found design unit 2: top_level_cfg" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864719 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935864719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-3/pfa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-3/pfa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pfa-BHV " "Found design unit 1: pfa-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/pfa.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/pfa.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864781 ""} { "Info" "ISGN_ENTITY_NAME" "1 pfa " "Found entity 1: pfa" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/pfa.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/pfa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935864781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-3/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-3/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-BHV " "Found design unit 1: fa-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/fa.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/fa.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864828 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/fa.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/fa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935864828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-3/cla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-3/cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-BHV " "Found design unit 1: cla4-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cla4.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cla4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864890 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cla4.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cla4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935864890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-3/cla2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-3/cla2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla2-BHV " "Found design unit 1: cla2-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cla2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cla2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864953 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla2 " "Found entity 1: cla2" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cla2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cla2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935864953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935864953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-3/cgen2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-3/cgen2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgen2-BHV " "Found design unit 1: cgen2-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cgen2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cgen2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935865015 ""} { "Info" "ISGN_ENTITY_NAME" "1 cgen2 " "Found entity 1: cgen2" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cgen2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/cgen2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935865015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935865015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-3/adder.vhd 5 1 " "Found 5 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-3/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-RIPPLE_CARRY " "Found design unit 1: adder-RIPPLE_CARRY" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935865062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-CARRY_LOOKAHEAD " "Found design unit 2: adder-CARRY_LOOKAHEAD" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935865062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder-CARRY_LOOKAHEAD_BAD_SYNTHESIS " "Found design unit 3: adder-CARRY_LOOKAHEAD_BAD_SYNTHESIS" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935865062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder-HIERARCHICAL " "Found design unit 4: adder-HIERARCHICAL" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935865062 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549935865062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935865062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549935865501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "U_LED5" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935865626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder adder:U_ADDER A:carry_lookahead " "Elaborating entity \"adder\" using architecture \"A:carry_lookahead\" for hierarchy \"adder:U_ADDER\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "U_ADDER" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935865720 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "adder.vhd(65) " "VHDL Subtype or Type Declaration warning at adder.vhd(65): subtype or type has null range" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/adder.vhd" 65 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1549935865766 "|top_level|adder:U_ADDER"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[0\] GND " "Pin \"led0\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[1\] GND " "Pin \"led0\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[2\] GND " "Pin \"led0\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[3\] GND " "Pin \"led0\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[4\] GND " "Pin \"led0\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[5\] GND " "Pin \"led0\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[6\] VCC " "Pin \"led0\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] GND " "Pin \"led1\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] GND " "Pin \"led1\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] GND " "Pin \"led1\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[3\] GND " "Pin \"led1\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[4\] GND " "Pin \"led1\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[6\] VCC " "Pin \"led1\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] GND " "Pin \"led2\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] GND " "Pin \"led2\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[3\] GND " "Pin \"led2\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] GND " "Pin \"led2\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[6\] VCC " "Pin \"led2\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[0\] GND " "Pin \"led3\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[1\] GND " "Pin \"led3\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[2\] GND " "Pin \"led3\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[3\] GND " "Pin \"led3\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[4\] GND " "Pin \"led3\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[5\] GND " "Pin \"led3\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[6\] VCC " "Pin \"led3\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[1\] GND " "Pin \"led5\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549935866797 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549935866797 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549935866922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549935868156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549935868156 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "No output dependent on input pin \"button\[1\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-3/top_level.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549935868375 "|top_level|button[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549935868375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549935868375 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549935868375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549935868375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549935868375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549935868455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 11 20:44:28 2019 " "Processing ended: Mon Feb 11 20:44:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549935868455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549935868455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549935868455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549935868455 ""}
