// Seed: 3147301099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output tri0 id_3;
  input wire id_2;
  input wire id_1;
  wire [{ "" { 'b0 ==  -1  }  } : 1 'h0] id_8;
  assign id_3 = -1;
  logic id_9;
  ;
  assign module_1.id_6 = 0;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output wire id_2,
    input wand id_3,
    output wire id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_4 = -1;
  initial begin : LABEL_0
    #1;
  end
endmodule
