E:\my_files\course\term8\FPGA\project\phase4\verilog\Receiver\Receiver.ngc 1625844525
OK
