Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/tlong/Documents/CENG-450-Project/processorProj/processorTestBench_isim_beh.exe" -prj "C:/Users/tlong/Documents/CENG-450-Project/processorProj/processorTestBench_beh.prj" "work.processorTestBench" 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/ROM_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/reg_IF_ID.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/reg_ID_EXE.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/reg_EXE_MEM.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/register_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/program_counter.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/pc_incrementor.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/alu_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/cpu_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/controlUnit_file.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/processorTopLevel.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG-450-Project/processorProj/processorTestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity controlUnit_file [controlunit_file_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity program_counter [program_counter_default]
Compiling architecture behavioral of entity pc_incrementor [pc_incrementor_default]
Compiling architecture bhv of entity ROM_VHDL [rom_vhdl_default]
Compiling architecture behavioral of entity reg_IF_ID [reg_if_id_default]
Compiling architecture behavioural of entity register_file [register_file_default]
Compiling architecture behavioral of entity reg_ID_EXE [reg_id_exe_default]
Compiling architecture behavioral of entity alu_file [alu_file_default]
Compiling architecture behavioral of entity reg_EXE_MEM [reg_exe_mem_default]
Compiling architecture structure of entity cpu_file [cpu_file_default]
Compiling architecture structure of entity processorTopLevel [processortoplevel_default]
Compiling architecture behavior of entity processortestbench
Time Resolution for simulation is 1ps.
<<<<<<< HEAD
Waiting for 1 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable C:/Users/tlong/Documents/CENG-450-Project/processorProj/processorTestBench_isim_beh.exe
Fuse Memory Usage: 37568 KB
Fuse CPU Usage: 483 ms
=======
Waiting for 3 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable C:/Users/tlong/Documents/CENG-450-Project/processorProj/processorTestBench_isim_beh.exe
Fuse Memory Usage: 37300 KB
Fuse CPU Usage: 467 ms
>>>>>>> d1d16647a98c0652245ab0cf838648ed3d7a02e0
