

================================================================
== Vitis HLS Report for 'load_A'
================================================================
* Date:           Tue Sep  9 18:13:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_A_Pipeline_VITIS_LOOP_18_1_fu_62  |load_A_Pipeline_VITIS_LOOP_18_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       51|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      101|      118|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      209|    -|
|Register             |        -|     -|      103|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      204|      378|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |grp_load_A_Pipeline_VITIS_LOOP_18_1_fu_62  |load_A_Pipeline_VITIS_LOOP_18_1  |        0|   0|  101|  118|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                 |        0|   0|  101|  118|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |icmp_ln18_fu_76_p2  |      icmp|   0|  0|  20|          32|           1|
    |empty_26_fu_82_p3   |    select|   0|  0|  31|           1|          31|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  51|          33|          32|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |A_stream1_write       |   9|          2|    1|          2|
    |ap_NS_fsm             |  59|         11|    1|         11|
    |gmem0_blk_n_AR        |   9|          2|    1|          2|
    |m_axi_gmem0_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem0_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem0_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem0_ARID      |   9|          2|    1|          2|
    |m_axi_gmem0_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem0_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem0_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem0_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem0_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem0_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem0_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem0_RREADY    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 209|         44|  125|        356|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  10|   0|   10|          0|
    |empty_26_reg_120                                        |  31|   0|   31|          0|
    |grp_load_A_Pipeline_VITIS_LOOP_18_1_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_125                                        |  61|   0|   61|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 103|   0|  103|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        load_A|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        load_A|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        load_A|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        load_A|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        load_A|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        load_A|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|         gmem0|       pointer|
|A                     |   in|   64|     ap_none|             A|        scalar|
|nnz                   |   in|   32|     ap_none|           nnz|        scalar|
|A_stream1_din         |  out|   64|     ap_fifo|     A_stream1|       pointer|
|A_stream1_full_n      |   in|    1|     ap_fifo|     A_stream1|       pointer|
|A_stream1_write       |  out|    1|     ap_fifo|     A_stream1|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 11 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = trunc i32 %nnz_read"   --->   Operation 12 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %nnz_read, i32 0" [src/spmm_device_fpga.cpp:18]   --->   Operation 13 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.25ns)   --->   "%empty_26 = select i1 %icmp_ln18, i31 %empty, i31 0" [src/spmm_device_fpga.cpp:18]   --->   Operation 14 'select' 'empty_26' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 15 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %A_read, i32 3, i32 63" [src/spmm_device_fpga.cpp:18]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i61 %trunc_ln" [src/spmm_device_fpga.cpp:18]   --->   Operation 17 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 18 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i31 %empty_26" [src/spmm_device_fpga.cpp:18]   --->   Operation 19 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [7/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 20 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 21 [6/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 21 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 22 [5/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 22 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 23 [4/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 23 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 24 [3/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 24 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 25 [2/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 25 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 26 [1/7] (2.92ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 %zext_ln18" [src/spmm_device_fpga.cpp:18]   --->   Operation 26 'readreq' 'empty_27' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%empty_28 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [2/2] (1.24ns)   --->   "%call_ln18 = call void @load_A_Pipeline_VITIS_LOOP_18_1, i64 %gmem0, i61 %trunc_ln, i32 %nnz_read, i64 %A_stream1" [src/spmm_device_fpga.cpp:18]   --->   Operation 28 'call' 'call_ln18' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln18 = call void @load_A_Pipeline_VITIS_LOOP_18_1, i64 %gmem0, i61 %trunc_ln, i32 %nnz_read, i64 %A_stream1" [src/spmm_device_fpga.cpp:18]   --->   Operation 31 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [src/spmm_device_fpga.cpp:22]   --->   Operation 32 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_stream1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nnz_read          (read         ) [ 00111111111]
empty             (trunc        ) [ 00000000000]
icmp_ln18         (icmp         ) [ 00000000000]
empty_26          (select       ) [ 00100000000]
A_read            (read         ) [ 00000000000]
trunc_ln          (partselect   ) [ 00011111111]
sext_ln18         (sext         ) [ 00000000000]
gmem0_addr        (getelementptr) [ 00011111100]
zext_ln18         (zext         ) [ 00011111100]
empty_27          (readreq      ) [ 00000000000]
empty_28          (wait         ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
call_ln18         (call         ) [ 00000000000]
ret_ln22          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nnz">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_stream1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stream1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_A_Pipeline_VITIS_LOOP_18_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="nnz_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="A_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_readreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="31" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_27/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_load_A_Pipeline_VITIS_LOOP_18_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="0" index="2" bw="61" slack="7"/>
<pin id="66" dir="0" index="3" bw="32" slack="8"/>
<pin id="67" dir="0" index="4" bw="64" slack="0"/>
<pin id="68" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/9 "/>
</bind>
</comp>

<comp id="72" class="1004" name="empty_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln18_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_26_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="0" index="2" bw="31" slack="0"/>
<pin id="86" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="61" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="0" index="3" bw="7" slack="0"/>
<pin id="95" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln18_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="61" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="gmem0_addr_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln18_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="nnz_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="8"/>
<pin id="117" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="120" class="1005" name="empty_26_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="1"/>
<pin id="122" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="125" class="1005" name="trunc_ln_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="61" slack="7"/>
<pin id="127" dir="1" index="1" bw="61" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="130" class="1005" name="gmem0_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="135" class="1005" name="zext_ln18_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="75"><net_src comp="44" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="44" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="72" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="50" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="90" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="100" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="114"><net_src comp="111" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="118"><net_src comp="44" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="123"><net_src comp="82" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="128"><net_src comp="90" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="133"><net_src comp="104" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="138"><net_src comp="111" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: A_stream1 | {9 10 }
 - Input state : 
	Port: load_A : gmem0 | {2 3 4 5 6 7 8 9 10 }
	Port: load_A : A | {2 }
	Port: load_A : nnz | {1 }
  - Chain level:
	State 1
		empty_26 : 1
	State 2
		sext_ln18 : 1
		gmem0_addr : 2
		empty_27 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|   call   | grp_load_A_Pipeline_VITIS_LOOP_18_1_fu_62 |   160   |    58   |
|----------|-------------------------------------------|---------|---------|
|  select  |               empty_26_fu_82              |    0    |    31   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |              icmp_ln18_fu_76              |    0    |    20   |
|----------|-------------------------------------------|---------|---------|
|   read   |            nnz_read_read_fu_44            |    0    |    0    |
|          |             A_read_read_fu_50             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|  readreq |             grp_readreq_fu_56             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |                empty_fu_72                |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|partselect|               trunc_ln_fu_90              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   sext   |              sext_ln18_fu_100             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   zext   |              zext_ln18_fu_111             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |   160   |   109   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| empty_26_reg_120 |   31   |
|gmem0_addr_reg_130|   64   |
| nnz_read_reg_115 |   32   |
| trunc_ln_reg_125 |   61   |
| zext_ln18_reg_135|   32   |
+------------------+--------+
|       Total      |   220  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_56 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_56 |  p2  |   2  |  31  |   62   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   190  ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   160  |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   220  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   380  |   127  |
+-----------+--------+--------+--------+
