Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'address' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.pcTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot pcTestBench_behav
