HashableGateRef { value: RefCell { value: Nand { left: RefCell { value: Nand { left: RefCell { value: InputBit { name: "input[bit=1]" } }, right: RefCell { value: ResultFullAdder { input1: RefCell { value: ResultFullAdder { input1: RefCell { value: And { left: RefCell { value: Quotient { name: "quotient[bit=1]", index: 1 } }, right: RefCell { value: InputBit { name: "input[bit=0]" } } } }, input2: RefCell { value: And { left: RefCell { value: Quotient { name: "quotient[bit=0]", index: 0 } }, right: RefCell { value: InputBit { name: "input[bit=1]" } } } }, input3: RefCell { value: ConstFalse } } }, input2: RefCell { value: Remainder { name: "remainder[bit=1]", index: 1 } }, input3: RefCell { value: CarryHalfAdder { left: RefCell { value: And { left: RefCell { value: Quotient { name: "quotient[bit=0]", index: 0 } }, right: RefCell { value: InputBit { name: "input[bit=0]" } } } }, right: RefCell { value: Remainder { name: "remainder[bit=0]", index: 0 } } } } } } } }, right: RefCell { value: Nand { left: RefCell { value: Not { value: RefCell { value: InputBit { name: "input[bit=1]" } } } }, right: RefCell { value: Not { value: RefCell { value: ResultFullAdder { input1: RefCell { value: ResultFullAdder { input1: RefCell { value: And { left: RefCell { value: Quotient { name: "quotient[bit=1]", index: 1 } }, right: RefCell { value: InputBit { name: "input[bit=0]" } } } }, input2: RefCell { value: And { left: RefCell { value: Quotient { name: "quotient[bit=0]", index: 0 } }, right: RefCell { value: InputBit { name: "input[bit=1]" } } } }, input3: RefCell { value: ConstFalse } } }, input2: RefCell { value: Remainder { name: "remainder[bit=1]", index: 1 } }, input3: RefCell { value: CarryHalfAdder { left: RefCell { value: And { left: RefCell { value: Quotient { name: "quotient[bit=0]", index: 0 } }, right: RefCell { value: InputBit { name: "input[bit=0]" } } } }, right: RefCell { value: Remainder { name: "remainder[bit=0]", index: 0 } } } } } } } } } } } } }
