<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1887' type='llvm::SDValue llvm::SelectionDAG::UnrollVectorOp(llvm::SDNode * N, unsigned int ResNE = 0)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1881'>/// Utility function used by legalize and lowering to
  /// &quot;unroll&quot; a vector operation by splitting out the scalars and operating
  /// on each element individually.  If the ResNE is 0, fully unroll the vector
  /// op. If ResNE is less than the width of the vector op, unroll up to ResNE.
  /// If the  ResNE is greater than the width of the vector op, unroll the
  /// vector op and fill the end of the resulting vector with UNDEFS.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='898' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer6ExpandEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='924' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer12ExpandSELECTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='962' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer15ExpandSEXTINREGEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1092' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer11ExpandBSWAPEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1106' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer16ExpandBITREVERSEEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1147' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer16ExpandBITREVERSEEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1174' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer13ExpandVSELECTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1180' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer13ExpandVSELECTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1215' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer16ExpandFP_TO_UINTEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1247' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer19ExpandUINT_TO_FLOATEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1317' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer10ExpandFNEGEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1330' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer10ExpandFSUBEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1389' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer9ExpandREMEPN4llvm6SDNodeERNS1_15SmallVectorImplINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2889' u='c' c='_ZN4llvm16DAGTypeLegalizer20SplitVecOp_FCOPYSIGNEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='3081' u='c' c='_ZN4llvm16DAGTypeLegalizer17WidenVectorResultEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='3248' u='c' c='_ZN4llvm16DAGTypeLegalizer25WidenVecRes_BinaryCanTrapEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='3582' u='c' c='_ZN4llvm16DAGTypeLegalizer26WidenVecRes_FP_TO_XINT_SATEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='3683' u='c' c='_ZN4llvm16DAGTypeLegalizer21WidenVecRes_FCOPYSIGNEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='4618' u='c' c='_ZN4llvm16DAGTypeLegalizer20WidenVecOp_FCOPYSIGNEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='4705' u='c' c='_ZN4llvm16DAGTypeLegalizer25WidenVecOp_FP_TO_XINT_SATEPNS_6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9563' ll='9629' type='llvm::SDValue llvm::SelectionDAG::UnrollVectorOp(llvm::SDNode * N, unsigned int ResNE = 0)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7694' u='c' c='_ZNK4llvm14TargetLowering15expandIntMINMAXEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7745' u='c' c='_ZNK4llvm14TargetLowering15expandAddSubSatEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7342' u='c' c='_ZNK4llvm16SITargetLowering14handleD16VDataENS_7SDValueERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5601' u='c' c='_ZL20LowerVectorFP_TO_INTN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5619' u='c' c='_ZL20LowerVectorFP_TO_INTN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5671' u='c' c='_ZL20LowerVectorINT_TO_FPN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5689' u='c' c='_ZL20LowerVectorINT_TO_FPN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='6644' u='c' c='_ZNK4llvm21SystemZTargetLowering16combineIntDIVREMEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1876' u='c' c='_ZL17unrollVectorShiftN4llvm7SDValueERNS_12SelectionDAGE'/>
