# Sequential-Logic-Designs-using-Verilog

## 1) Latches
Implementation of S-R, D, J-K latches using structural and behavioural 
modeling

## 2) D-Latch
Implementation of D-latch using synchronous active high reset. <br>
Implementation of D-latch using asynchronous active low reset. 

## 3) D-Flipflop
Implementation of positive edge-triggered D-FlipFlop with
asynchronous active high reset<br>
Implementation of negative edge-triggered D-FlipFlop with
asynchronous active low reset and active high preset<br>
Implementation of synchronous positive edge-triggered D-FlipFlop
with active high reset and active low preset.

## 4) serial-in-serial-out (SISO) shift register
Implementation of 5-bit bidirectional serial-in-serial-out (SISO) shift 
register.

## 5) 5-bit Universal shift register
Implementation of 5-bit universal shift register with serial-in-serialout (SISO), serial-in-parallel-out (SIPO), parallel-in-parallel-out (PIPO), parallel-in-serial-out (PISO) options

## 6) binary up/down counter
Implementation of 8-bit binary up/down counter with load and active 
high reset facilities. 

## 7) modulo-47 up counter
Implementation of modulo-47 up counter with load and active high 
reset facilities. 

## 8) Clock frequency divider
Implementation of clock frequency divider: divide-by-2, divide-by-3, 
divide-by-4

## 9) first-in-first-out (FIFO)
Implementation of single clock first-in-first-out (FIFO) structure. 
