// Seed: 1760961838
module module_0;
  wire id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  input logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3[module_1] ? id_4 : id_3;
endmodule
module module_2 (
    output uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5,
    output uwire id_6,
    output tri1 id_7,
    output supply0 id_8
    , id_14,
    input uwire id_9,
    output supply0 id_10,
    input tri1 id_11,
    output supply0 id_12
);
  always @((1'b0), posedge -1'h0) id_14 = -1;
  module_0 modCall_1 ();
  assign id_7 = id_1;
endmodule
