Hello, can you help me with Verilog?
/context debug
What is a state machine?
/context debug
exit
