Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep 20 18:03:57 2018
| Host         : DESKTOP-01D8GON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ElevatorEmulator_timing_summary_routed.rpt -pb ElevatorEmulator_timing_summary_routed.pb -rpx ElevatorEmulator_timing_summary_routed.rpx -warn_on_violation
| Design       : ElevatorEmulator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: EE_FSMMod/door_ctl_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: EE_FSMMod/move_down_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: EE_FSMMod/move_up_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/down_requests_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/down_requests_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/down_requests_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/down_requests_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/down_requests_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/down_requests_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/down_requests_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/up_requests_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/up_requests_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/up_requests_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/up_requests_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/up_requests_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EE_FileMod/up_requests_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: __EE_SlowerClock/clkout_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: curr_floor_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: last_move_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: moving_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line100/__PrivateClock/clkout_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line100/timeout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 18 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 20 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.188        0.000                      0                  165        0.212        0.000                      0                  165        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.188        0.000                      0                  165        0.212        0.000                      0                  165        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.064ns (24.612%)  route 3.259ns (75.388%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.751     9.656    __EE_SlowerClock/clkout
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.610    15.033    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[10]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.429    14.843    __EE_SlowerClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.064ns (24.612%)  route 3.259ns (75.388%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.751     9.656    __EE_SlowerClock/clkout
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.610    15.033    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[11]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.429    14.843    __EE_SlowerClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.064ns (24.612%)  route 3.259ns (75.388%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.751     9.656    __EE_SlowerClock/clkout
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.610    15.033    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.429    14.843    __EE_SlowerClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.064ns (24.612%)  route 3.259ns (75.388%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.751     9.656    __EE_SlowerClock/clkout
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.610    15.033    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[9]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.429    14.843    __EE_SlowerClock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.064ns (24.789%)  route 3.228ns (75.211%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.720     9.625    __EE_SlowerClock/clkout
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.611    15.034    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[13]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    __EE_SlowerClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.064ns (24.789%)  route 3.228ns (75.211%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.720     9.625    __EE_SlowerClock/clkout
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.611    15.034    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[14]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    __EE_SlowerClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.064ns (24.789%)  route 3.228ns (75.211%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.720     9.625    __EE_SlowerClock/clkout
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.611    15.034    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[15]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    __EE_SlowerClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.064ns (24.789%)  route 3.228ns (75.211%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.720     9.625    __EE_SlowerClock/clkout
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.611    15.034    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    __EE_SlowerClock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.064ns (25.330%)  route 3.137ns (74.670%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.629     9.533    __EE_SlowerClock/clkout
    SLICE_X87Y94         FDRE                                         r  __EE_SlowerClock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.612    15.035    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  __EE_SlowerClock/counter_reg[25]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_R)       -0.429    14.845    __EE_SlowerClock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.064ns (25.330%)  route 3.137ns (74.670%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.730     5.333    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.652     6.441    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X86Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.565 f  __EE_SlowerClock/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.817     7.382    __EE_SlowerClock/counter[31]_i_8__0_n_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I4_O)        0.152     7.534 f  __EE_SlowerClock/counter[31]_i_4__0/O
                         net (fo=2, routed)           1.039     8.573    __EE_SlowerClock/counter[31]_i_4__0_n_0
    SLICE_X86Y94         LUT4 (Prop_lut4_I1_O)        0.332     8.905 r  __EE_SlowerClock/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.629     9.533    __EE_SlowerClock/clkout
    SLICE_X87Y94         FDRE                                         r  __EE_SlowerClock/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.612    15.035    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  __EE_SlowerClock/counter_reg[26]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_R)       -0.429    14.845    __EE_SlowerClock/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.604     1.523    EE_FSMMod/FSM_DelayMod/__PrivateClock/clk_IBUF_BUFG
    SLICE_X83Y89         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg/Q
                         net (fo=6, routed)           0.117     1.782    EE_FSMMod/FSM_DelayMod/__PrivateClock/timeout_reg
    SLICE_X83Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_i_1__1/O
                         net (fo=1, routed)           0.000     1.827    EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_i_1__1_n_0
    SLICE_X83Y89         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.041    EE_FSMMod/FSM_DelayMod/__PrivateClock/clk_IBUF_BUFG
    SLICE_X83Y89         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg/C
                         clock pessimism             -0.517     1.523    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.091     1.614    EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 EE_FSMMod/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.606     1.525    EE_FSMMod/clk_IBUF_BUFG
    SLICE_X84Y93         FDRE                                         r  EE_FSMMod/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.164     1.689 f  EE_FSMMod/current_state_reg[0]/Q
                         net (fo=9, routed)           0.161     1.850    EE_FSMMod/counter_reg[0]_0
    SLICE_X84Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  EE_FSMMod/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    EE_FSMMod/current_state[0]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  EE_FSMMod/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.878     2.043    EE_FSMMod/clk_IBUF_BUFG
    SLICE_X84Y93         FDRE                                         r  EE_FSMMod/current_state_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X84Y93         FDRE (Hold_fdre_C_D)         0.121     1.646    EE_FSMMod/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.606     1.525    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  __EE_SlowerClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.787    __EE_SlowerClock/counter_reg_n_0_[12]
    SLICE_X87Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  __EE_SlowerClock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    __EE_SlowerClock/counter_reg[12]_i_1_n_4
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.878     2.043    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y90         FDRE (Hold_fdre_C_D)         0.105     1.630    __EE_SlowerClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.606     1.525    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  __EE_SlowerClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.787    __EE_SlowerClock/counter_reg_n_0_[16]
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  __EE_SlowerClock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    __EE_SlowerClock/counter_reg[16]_i_1_n_4
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.878     2.043    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.105     1.630    __EE_SlowerClock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.606     1.525    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y92         FDRE                                         r  __EE_SlowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  __EE_SlowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.787    __EE_SlowerClock/counter_reg_n_0_[20]
    SLICE_X87Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  __EE_SlowerClock/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    __EE_SlowerClock/counter_reg[20]_i_1_n_4
    SLICE_X87Y92         FDRE                                         r  __EE_SlowerClock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.878     2.043    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y92         FDRE                                         r  __EE_SlowerClock/counter_reg[20]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y92         FDRE (Hold_fdre_C_D)         0.105     1.630    __EE_SlowerClock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.607     1.526    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  __EE_SlowerClock/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  __EE_SlowerClock/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.788    __EE_SlowerClock/counter_reg_n_0_[24]
    SLICE_X87Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  __EE_SlowerClock/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    __EE_SlowerClock/counter_reg[24]_i_1_n_4
    SLICE_X87Y93         FDRE                                         r  __EE_SlowerClock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.879     2.044    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  __EE_SlowerClock/counter_reg[24]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.105     1.631    __EE_SlowerClock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.607     1.526    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  __EE_SlowerClock/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  __EE_SlowerClock/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.788    __EE_SlowerClock/counter_reg_n_0_[28]
    SLICE_X87Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  __EE_SlowerClock/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    __EE_SlowerClock/counter_reg[28]_i_1_n_4
    SLICE_X87Y94         FDRE                                         r  __EE_SlowerClock/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.879     2.044    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  __EE_SlowerClock/counter_reg[28]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.105     1.631    __EE_SlowerClock/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.605     1.524    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  __EE_SlowerClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  __EE_SlowerClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.786    __EE_SlowerClock/counter_reg_n_0_[4]
    SLICE_X87Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  __EE_SlowerClock/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    __EE_SlowerClock/counter_reg[4]_i_1_n_4
    SLICE_X87Y88         FDRE                                         r  __EE_SlowerClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.877     2.042    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y88         FDRE                                         r  __EE_SlowerClock/counter_reg[4]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.105     1.629    __EE_SlowerClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.605     1.524    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  __EE_SlowerClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    __EE_SlowerClock/counter_reg_n_0_[8]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  __EE_SlowerClock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    __EE_SlowerClock/counter_reg[8]_i_1_n_4
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.877     2.042    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[8]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.105     1.629    __EE_SlowerClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.605     1.524    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.780    __EE_SlowerClock/counter_reg_n_0_[5]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  __EE_SlowerClock/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    __EE_SlowerClock/counter_reg[8]_i_1_n_7
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.877     2.042    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.105     1.629    __EE_SlowerClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y89    EE_FSMMod/FSM_DelayMod/__PrivateClock/clkout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y89    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y89    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y89    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y89    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y90    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y90    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y90    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y85    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    __EE_SlowerClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y88    nolabel_line100/__PrivateClock/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y88    nolabel_line100/__PrivateClock/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y88    nolabel_line100/__PrivateClock/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y88    nolabel_line100/__PrivateClock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    nolabel_line100/__PrivateClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    nolabel_line100/__PrivateClock/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    nolabel_line100/__PrivateClock/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y92    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y92    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y92    EE_FSMMod/FSM_DelayMod/__PrivateClock/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    nolabel_line100/__PrivateClock/counter_reg[28]/C



