INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:05:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.281ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 2.393ns (36.121%)  route 4.232ns (63.879%))
  Logic Levels:           25  (CARRY4=12 LUT2=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2146, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X26Y84         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[5]/Q
                         net (fo=1, routed)           0.436     1.160    mulf1/operator/sigProdExt_c2[5]
    SLICE_X27Y84         LUT6 (Prop_lut6_I0_O)        0.043     1.203 r  mulf1/operator/level5_c1[6]_i_9__0/O
                         net (fo=1, routed)           0.327     1.530    mulf1/operator/level5_c1[6]_i_9__0_n_0
    SLICE_X28Y84         LUT5 (Prop_lut5_I4_O)        0.043     1.573 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.573    mulf1/operator/RoundingAdder/S[0]
    SLICE_X28Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.824 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.824    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.873 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.873    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.922 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.922    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.971 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.971    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.020 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.020    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.069 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.069    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.118 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.118    mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.271 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0/O[1]
                         net (fo=5, routed)           0.341     2.612    mulf1/operator/RoundingAdder/ip_result__0[29]
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.119     2.731 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0/O
                         net (fo=1, routed)           0.161     2.893    mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0_n_0
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.936 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=34, routed)          0.260     3.196    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I2_O)        0.043     3.239 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_39/O
                         net (fo=1, routed)           0.501     3.739    mulf1/operator/RoundingAdder/ltOp_carry__2_i_39_n_0
    SLICE_X27Y89         LUT6 (Prop_lut6_I3_O)        0.043     3.782 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_36/O
                         net (fo=1, routed)           0.265     4.047    mulf1/operator/RoundingAdder/ltOp_carry__2_i_36_n_0
    SLICE_X27Y93         LUT6 (Prop_lut6_I5_O)        0.043     4.090 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_29/O
                         net (fo=1, routed)           0.091     4.181    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X27Y93         LUT6 (Prop_lut6_I5_O)        0.043     4.224 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_12__0/O
                         net (fo=9, routed)           0.189     4.413    mem_controller3/read_arbiter/data/excExpFracY_c0[23]
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.043     4.456 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_23/O
                         net (fo=1, routed)           0.165     4.621    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.043     4.664 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.664    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.851 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.851    addf1/operator/ltOp_carry__2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.978 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=93, routed)          0.329     5.307    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.130     5.437 r  mem_controller3/read_arbiter/data/i__carry_i_4__0/O
                         net (fo=1, routed)           0.266     5.703    addf1/operator/p_1_in[0]
    SLICE_X30Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.965 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.965    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.069 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.429     6.498    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.120     6.618 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=7, routed)           0.097     6.715    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.043     6.758 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.375     7.133    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X30Y94         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2146, unset)         0.483     4.183    addf1/operator/RightShifterComponent/clk
    SLICE_X30Y94         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X30Y94         FDRE (Setup_fdre_C_R)       -0.295     3.852    addf1/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 -3.281    




