
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
<<<<<<< HEAD
| Date         : Wed Nov  8 09:18:25 2023
=======
| Date         : Fri Nov 10 07:10:31 2023
>>>>>>> testing
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                   
**************************************************************************************************************************************************
                                                                               Clock   Non-clock                                                  
 Clock                    Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                  20.000       {0 10}         Declared                    87           8  {sys_clk}                                       
   ddrphy_clkin           10.000       {0 5}          Generated (sys_clk)      16529           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
=======
 sys_clk                  20.000       {0 10}         Declared                   105           8  {sys_clk}                                       
   ddrphy_clkin           10.000       {0 5}          Generated (sys_clk)       5138           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
>>>>>>> testing
   ioclk0                 2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                 2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                 2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk         10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
<<<<<<< HEAD
   pix_clk                15.000       {0 7.5}        Generated (sys_clk)        152           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                100.000      {0 50}         Generated (sys_clk)        269           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
=======
   pix_clk                12.821       {0 6.41}       Generated (sys_clk)        192           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                100.000      {0 50}         Generated (sys_clk)        239           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
>>>>>>> testing
   clk_25M                40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
 cmos1_pclk               11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit       23.800       {0 11.9}       Generated (cmos1_pclk)     145           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk               11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit       23.800       {0 11.9}       Generated (cmos2_pclk)     145           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 pix_clk_in               6.734        {0 3.367}      Declared                   118           0  {pix_clk_in}                                    
<<<<<<< HEAD
 DebugCore_JCLK           50.000       {0 25}         Declared                  3065           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
=======
>>>>>>> testing
==================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                     50.000 MHz     189.681 MHz         20.000          5.272         14.728
 ddrphy_clkin               100.000 MHz     132.644 MHz         10.000          7.539          2.461
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     257.268 MHz         11.900          3.887          8.013
 cmos1_pclk_16bit            42.017 MHz     241.663 MHz         23.800          4.138         19.662
 pix_clk                     66.667 MHz     148.854 MHz         15.000          6.718          8.282
 cfg_clk                     10.000 MHz     186.324 MHz        100.000          5.367         94.633
 clk_25M                     25.000 MHz     321.130 MHz         40.000          3.114         36.886
 pix_clk_in                 148.500 MHz     220.167 MHz          6.734          4.542          2.192
 DebugCore_JCLK              20.000 MHz      69.190 MHz         50.000         14.453         35.547
=======
 sys_clk                     50.000 MHz     194.175 MHz         20.000          5.150         14.850
 ddrphy_clkin               100.000 MHz     126.342 MHz         10.000          7.915          2.085
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     282.087 MHz         11.900          3.545          8.355
 cmos2_pclk                  84.034 MHz     234.082 MHz         11.900          4.272          7.628
 cmos1_pclk_16bit            42.017 MHz     256.082 MHz         23.800          3.905         19.895
 cmos2_pclk_16bit            42.017 MHz     313.676 MHz         23.800          3.188         20.612
 pix_clk                     78.000 MHz     173.424 MHz         12.821          5.766          7.054
 cfg_clk                     10.000 MHz     173.400 MHz        100.000          5.767         94.233
 clk_25M                     25.000 MHz     304.136 MHz         40.000          3.288         36.712
 pix_clk_in                 148.500 MHz     306.654 MHz          6.734          3.261          3.473
>>>>>>> testing
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     14.728       0.000              0            273
 ddrphy_clkin           ddrphy_clkin                 2.461       0.000              0          35523
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   8.013       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.662       0.000              0            442
 pix_clk                pix_clk                      8.282       0.000              0            733
 cfg_clk                cfg_clk                     94.633       0.000              0           1194
 clk_25M                clk_25M                     36.886       0.000              0             31
 pix_clk_in             pix_clk_in                   2.192       0.000              0            471
 DebugCore_JCLK         DebugCore_JCLK              22.982       0.000              0           9638
 DebugCore_CAPTURE      DebugCore_JCLK              20.059       0.000              0            188
 DebugCore_JCLK         DebugCore_CAPTURE           45.184       0.000              0             16
=======
 sys_clk                sys_clk                     14.850       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                 2.085       0.000              0          17668
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   8.355       0.000              0             64
 cmos2_pclk             cmos2_pclk                   7.628       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.895       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.612       0.000              0            478
 pix_clk                pix_clk                      7.054       0.000              0            981
 cfg_clk                cfg_clk                     94.233       0.000              0           1100
 clk_25M                clk_25M                     36.712       0.000              0             31
 pix_clk_in             pix_clk_in                   3.473       0.000              0            471
>>>>>>> testing
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.341       0.000              0            273
 ddrphy_clkin           ddrphy_clkin                 0.335       0.000              0          35523
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.450       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.437       0.000              0            442
 pix_clk                pix_clk                      0.342       0.000              0            733
 cfg_clk                cfg_clk                      0.342       0.000              0           1194
 clk_25M                clk_25M                      0.341       0.000              0             31
 pix_clk_in             pix_clk_in                   0.220       0.000              0            471
 DebugCore_JCLK         DebugCore_JCLK               0.313       0.000              0           9638
 DebugCore_CAPTURE      DebugCore_JCLK              22.085       0.000              0            188
 DebugCore_JCLK         DebugCore_CAPTURE            3.138       0.000              0             16
=======
 sys_clk                sys_clk                      0.276       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                -0.004      -0.004              1          17668
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.219       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.433       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.172       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.423       0.000              0            478
 pix_clk                pix_clk                      0.344       0.000              0            981
 cfg_clk                cfg_clk                      0.343       0.000              0           1100
 clk_25M                clk_25M                      0.342       0.000              0             31
 pix_clk_in             pix_clk_in                   0.203       0.000              0            471
>>>>>>> testing
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     15.738       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 4.597       0.000              0          11064
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.124       0.000              0             16
 pix_clk                pix_clk                     12.160       0.000              0             16
 cfg_clk                cfg_clk                     97.071       0.000              0              1
 pix_clk_in             pix_clk_in                   3.374       0.000              0             16
=======
 sys_clk                sys_clk                     15.140       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.887       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.499       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.892       0.000              0             16
 pix_clk                pix_clk                      9.572       0.000              0             24
 cfg_clk                cfg_clk                     96.811       0.000              0              1
 pix_clk_in             pix_clk_in                   3.970       0.000              0             16
>>>>>>> testing
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.741       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.474       0.000              0          11064
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.492       0.000              0             16
 pix_clk                pix_clk                      0.638       0.000              0             16
 cfg_clk                cfg_clk                      1.309       0.000              0              1
 pix_clk_in             pix_clk_in                   0.818       0.000              0             16
=======
 sys_clk                sys_clk                      0.609       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.529       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.207       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.744       0.000              0             16
 pix_clk                pix_clk                      1.134       0.000              0             24
 cfg_clk                cfg_clk                      1.252       0.000              0              1
 pix_clk_in             pix_clk_in                   0.483       0.000              0             16
>>>>>>> testing
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                                             9.380       0.000              0             87
 ddrphy_clkin                                        3.100       0.000              0          16529
=======
 sys_clk                                             9.380       0.000              0            105
 ddrphy_clkin                                        3.100       0.000              0           5138
>>>>>>> testing
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
<<<<<<< HEAD
 cmos1_pclk_16bit                                   11.002       0.000              0            135
 pix_clk                                             5.983       0.000              0            152
 cfg_clk                                            49.102       0.000              0            269
 clk_25M                                            19.580       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            118
 DebugCore_JCLK                                     24.102       0.000              0           3065
 DebugCore_CAPTURE                                  49.580       0.000              0             11
=======
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   11.002       0.000              0            145
 cmos2_pclk_16bit                                   11.002       0.000              0            145
 pix_clk                                             4.893       0.000              0            192
 cfg_clk                                            49.102       0.000              0            239
 clk_25M                                            19.380       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            118
>>>>>>> testing
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     16.294       0.000              0            273
 ddrphy_clkin           ddrphy_clkin                 4.567       0.000              0          35523
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.118       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.803       0.000              0            442
 pix_clk                pix_clk                     10.088       0.000              0            733
 cfg_clk                cfg_clk                     96.265       0.000              0           1194
 clk_25M                clk_25M                     37.692       0.000              0             31
 pix_clk_in             pix_clk_in                   3.453       0.000              0            471
 DebugCore_JCLK         DebugCore_JCLK              23.542       0.000              0           9638
 DebugCore_CAPTURE      DebugCore_JCLK              21.208       0.000              0            188
 DebugCore_JCLK         DebugCore_CAPTURE           46.798       0.000              0             16
=======
 sys_clk                sys_clk                     16.417       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                 4.423       0.000              0          17668
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.332       0.000              0             64
 cmos2_pclk             cmos2_pclk                   8.772       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.000       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.465       0.000              0            478
 pix_clk                pix_clk                      8.704       0.000              0            981
 cfg_clk                cfg_clk                     95.883       0.000              0           1100
 clk_25M                clk_25M                     37.607       0.000              0             31
 pix_clk_in             pix_clk_in                   4.350       0.000              0            471
>>>>>>> testing
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.265       0.000              0            273
 ddrphy_clkin           ddrphy_clkin                 0.227       0.000              0          35523
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.266       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.255       0.000              0            442
 pix_clk                pix_clk                      0.267       0.000              0            733
 cfg_clk                cfg_clk                      0.254       0.000              0           1194
 clk_25M                clk_25M                      0.265       0.000              0             31
 pix_clk_in             pix_clk_in                   0.112       0.000              0            471
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           9638
 DebugCore_CAPTURE      DebugCore_JCLK              23.420       0.000              0            188
 DebugCore_JCLK         DebugCore_CAPTURE            2.128       0.000              0             16
=======
 sys_clk                sys_clk                      0.262       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                -0.067      -0.067              1          17668
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.111       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.258       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.103       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.259       0.000              0            478
 pix_clk                pix_clk                      0.269       0.000              0            981
 cfg_clk                cfg_clk                      0.256       0.000              0           1100
 clk_25M                clk_25M                      0.269       0.000              0             31
 pix_clk_in             pix_clk_in                   0.116       0.000              0            471
>>>>>>> testing
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     16.949       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.980       0.000              0          11064
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.143       0.000              0             16
 pix_clk                pix_clk                     12.962       0.000              0             16
 cfg_clk                cfg_clk                     97.830       0.000              0              1
 pix_clk_in             pix_clk_in                   4.311       0.000              0             16
=======
 sys_clk                sys_clk                     16.562       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.933       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.396       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.677       0.000              0             16
 pix_clk                pix_clk                     10.518       0.000              0             24
 cfg_clk                cfg_clk                     97.663       0.000              0              1
 pix_clk_in             pix_clk_in                   4.725       0.000              0             16
>>>>>>> testing
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.527       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.296       0.000              0          11064
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.286       0.000              0             16
 pix_clk                pix_clk                      0.472       0.000              0             16
 cfg_clk                cfg_clk                      0.964       0.000              0              1
 pix_clk_in             pix_clk_in                   0.501       0.000              0             16
=======
 sys_clk                sys_clk                      0.459       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.361       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.762       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.445       0.000              0             16
 pix_clk                pix_clk                      0.788       0.000              0             24
 cfg_clk                cfg_clk                      0.938       0.000              0              1
 pix_clk_in             pix_clk_in                   0.282       0.000              0             16
>>>>>>> testing
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                                             9.504       0.000              0             87
 ddrphy_clkin                                        3.480       0.000              0          16529
=======
 sys_clk                                             9.504       0.000              0            105
 ddrphy_clkin                                        3.480       0.000              0           5138
>>>>>>> testing
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
<<<<<<< HEAD
 cmos1_pclk_16bit                                   11.182       0.000              0            135
 pix_clk                                             6.287       0.000              0            152
 cfg_clk                                            49.282       0.000              0            269
 clk_25M                                            19.664       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            118
 DebugCore_JCLK                                     24.282       0.000              0           3065
 DebugCore_CAPTURE                                  49.664       0.000              0             11
=======
 cmos2_pclk                                          5.454       0.000              0             41
 cmos1_pclk_16bit                                   11.182       0.000              0            145
 cmos2_pclk_16bit                                   11.182       0.000              0            145
 pix_clk                                             5.197       0.000              0            192
 cfg_clk                                            49.282       0.000              0            239
 clk_25M                                            19.504       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            118
>>>>>>> testing
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
>>>>>>> testing
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_176/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.443       6.161         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_66_184/Y3                    td                    0.468       6.629 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.494       7.123         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67315
 CLMA_66_168/Y0                    td                    0.210       7.333 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.455       7.788         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67318
 CLMA_66_180/Y1                    td                    0.288       8.076 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.450       8.526         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_66_193/Y2                    td                    0.478       9.004 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.519       9.523         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_66_172/CECO                  td                    0.184       9.707 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.707         ntR2862          
 CLMA_66_176/CECO                  td                    0.184       9.891 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       9.891         ntR2861          
 CLMA_66_180/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.891         Logic Levels: 6  
                                                                                   Logic: 2.103ns(47.110%), Route: 2.361ns(52.890%)
=======
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.443       7.160         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.287       7.447 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.667       9.114         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.212       9.326 r       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.408       9.734         _N8302           
                                   td                    0.474      10.208 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.208         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
 CLMA_62_192/COUT                  td                    0.058      10.266 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.266         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5800
                                   td                    0.058      10.324 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.324         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5802
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.324         Logic Levels: 3  
                                                                                   Logic: 1.379ns(28.160%), Route: 3.518ns(71.840%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          
=======
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          
>>>>>>> testing

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 24.619                          
 Data arrival time                                                   9.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.728                          
=======
 Data required time                                                 25.174                          
 Data arrival time                                                  10.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.850                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_176/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.443       6.161         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_66_184/Y3                    td                    0.468       6.629 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.494       7.123         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67315
 CLMA_66_168/Y0                    td                    0.210       7.333 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.455       7.788         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67318
 CLMA_66_180/Y1                    td                    0.288       8.076 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.450       8.526         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_66_193/Y2                    td                    0.478       9.004 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.519       9.523         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_66_172/CECO                  td                    0.184       9.707 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.707         ntR2862          
 CLMA_66_176/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.707         Logic Levels: 5  
                                                                                   Logic: 1.919ns(44.836%), Route: 2.361ns(55.164%)
=======
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.443       7.160         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.287       7.447 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.667       9.114         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.212       9.326 r       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.408       9.734         _N8302           
                                   td                    0.474      10.208 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.208         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
 CLMA_62_192/COUT                  td                    0.058      10.266 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.266         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5800
 CLMA_62_196/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.266         Logic Levels: 3  
                                                                                   Logic: 1.321ns(27.299%), Route: 3.518ns(72.701%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.332      25.427                          
 clock uncertainty                                      -0.050      25.377                          
=======
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          
>>>>>>> testing

 Setup time                                             -0.729      24.648                          

 Data required time                                                 24.648                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 24.648                          
 Data arrival time                                                   9.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.941                          
=======
 Data required time                                                 25.171                          
 Data arrival time                                                  10.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.905                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_176/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.443       6.161         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_66_184/Y3                    td                    0.468       6.629 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.494       7.123         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67315
 CLMA_66_168/Y0                    td                    0.210       7.333 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.455       7.788         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67318
 CLMA_66_180/Y1                    td                    0.288       8.076 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.450       8.526         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_66_193/Y2                    td                    0.478       9.004 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.519       9.523         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_66_172/CECO                  td                    0.184       9.707 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.707         ntR2862          
 CLMA_66_176/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.707         Logic Levels: 5  
                                                                                   Logic: 1.919ns(44.836%), Route: 2.361ns(55.164%)
=======
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.443       7.160         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.287       7.447 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.667       9.114         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.212       9.326 r       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.408       9.734         _N8302           
                                   td                    0.458      10.192 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.192         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.192         Logic Levels: 2  
                                                                                   Logic: 1.247ns(26.170%), Route: 3.518ns(73.830%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.332      25.427                          
 clock uncertainty                                      -0.050      25.377                          
=======
 CLMA_62_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          
>>>>>>> testing

 Setup time                                             -0.729      24.648                          

 Data required time                                                 24.648                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 24.648                          
 Data arrival time                                                   9.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.941                          
=======
 Data required time                                                 25.174                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.982                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332
=======
Startpoint  : key_ctl/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.826
  Launch Clock Delay      :  2.000
  Clock Pessimism Removal :  -0.311
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_58_177/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.402         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMA_58_177/D4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
=======
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       0.797       2.000         nt_sys_clk       
 CLMA_286_212/CLK                                                          r       key_ctl/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK

 CLMA_286_212/Q0                   tco                   0.222       2.222 f       key_ctl/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.489       2.711         key_ctl/u_btn_deb/cnt[0] [0]
 CLMS_282_201/B0                                                           f       key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I10

 Data arrival time                                                   2.711         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.224%), Route: 0.489ns(68.776%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_58_177/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
=======
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.372       2.826         nt_sys_clk       
 CLMS_282_201/CLK                                                          r       key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.311       2.515                          
 clock uncertainty                                       0.000       2.515                          

 Hold time                                              -0.080       2.435                          

 Data required time                                                  2.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.435                          
 Data arrival time                                                   2.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332
=======
Startpoint  : key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  2.535
  Clock Pessimism Removal :  -0.511
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_58_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.402         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_58_180/D4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
=======
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.332       2.535         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_242_184/Q1                   tco                   0.224       2.759 f       key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       2.846         num[2]           
 CLMA_242_184/C4                                                           f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.846         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_58_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
=======
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.617       3.071         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.511       2.560                          
 clock uncertainty                                       0.000       2.560                          

 Hold time                                              -0.034       2.526                          

 Data required time                                                  2.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.526                          
 Data arrival time                                                   2.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332
=======
Startpoint  : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  2.535
  Clock Pessimism Removal :  -0.511
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.402         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg
 CLMA_66_184/B4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
=======
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.332       2.535         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_242_184/Q2                   tco                   0.224       2.759 f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       2.847         num[1]           
 CLMA_242_184/A4                                                           f       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.847         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.035       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
=======
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.617       3.071         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.511       2.560                          
 clock uncertainty                                       0.000       2.560                          

 Hold time                                              -0.035       2.525                          

 Data required time                                                  2.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.525                          
 Data arrival time                                                   2.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_30_157/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_157/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.453      11.695         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_42_156/Y0                    td                    0.478      12.173 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.406      12.579         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.056 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.056         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_160/Y3                    td                    0.501      13.557 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.269      13.826         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_38_157/Y0                    td                    0.210      14.036 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.558      14.594         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_164/COUT                  td                    0.507      15.101 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.101         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5328
 CLMA_42_168/Y0                    td                    0.269      15.370 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.423      15.793         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_168/Y3                    td                    0.210      16.003 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.768      16.771         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10521
 CLMS_46_193/Y0                    td                    0.487      17.258 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[13]/gateop/F
                                   net (fanout=1)        0.451      17.709         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10695
 CLMA_46_200/C3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.709         Logic Levels: 7  
                                                                                   Logic: 3.427ns(50.733%), Route: 3.328ns(49.267%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_66_140/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_140/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.630      11.873         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [3]
 CLMA_58_129/Y1                    td                    0.288      12.161 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N220_1/gateop_perm/Z
                                   net (fanout=3)        0.557      12.718         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N63614
 CLMS_62_137/Y3                    td                    0.287      13.005 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=1)        0.403      13.408         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_58_133/Y3                    td                    0.210      13.618 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.397      14.015         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      14.492 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.492         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_58_136/Y3                    td                    0.563      15.055 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.406      15.461         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_58_133/Y2                    td                    0.210      15.671 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_54/gateop_perm/Z
                                   net (fanout=9)        0.636      16.307         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N12402
 CLMS_50_141/Y3                    td                    0.210      16.517 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.258      16.775         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N67233_2
 CLMS_50_141/Y2                    td                    0.478      17.253 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.447      17.700         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6969
 CLMA_58_140/Y1                    td                    0.212      17.912 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.450      18.362         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7661
 CLMA_58_132/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.362         Logic Levels: 8  
                                                                                   Logic: 3.224ns(43.521%), Route: 4.184ns(56.479%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      20.386         ntclkbufg_0      
 CLMA_46_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.398      20.170                          

 Data required time                                                 20.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.170                          
 Data arrival time                                                  17.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.461                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_58_132/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.121      20.447                          

 Data required time                                                 20.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.447                          
 Data arrival time                                                  18.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.085                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_30_157/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_157/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.453      11.695         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_42_156/Y0                    td                    0.478      12.173 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.406      12.579         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.056 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.056         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_160/Y3                    td                    0.501      13.557 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.269      13.826         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_38_157/Y0                    td                    0.210      14.036 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.558      14.594         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_164/COUT                  td                    0.507      15.101 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.101         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5328
 CLMA_42_168/Y0                    td                    0.269      15.370 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.423      15.793         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_168/Y3                    td                    0.210      16.003 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.780      16.783         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10521
 CLMS_34_197/Y3                    td                    0.468      17.251 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/gateop/F
                                   net (fanout=1)        0.451      17.702         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10691
 CLMA_34_204/D3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.702         Logic Levels: 7  
                                                                                   Logic: 3.408ns(50.504%), Route: 3.340ns(49.496%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.289      11.243 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.652      11.895         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_217/Y0                    td                    0.285      12.180 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.413      12.593         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.070 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.070         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_216/Y2                    td                    0.271      13.341 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.548      13.889         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_221/Y1                    td                    0.212      14.101 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.418      14.519         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_38_220/COUT                  td                    0.502      15.021 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.021         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5808
 CLMA_38_224/Y0                    td                    0.269      15.290 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.128      15.418         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_224/Y3                    td                    0.468      15.886 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.718      16.604         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11766
 CLMA_30_228/Y3                    td                    0.468      17.072 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[12]/gateop/F
                                   net (fanout=1)        0.758      17.830         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11891
 CLMA_30_229/BD                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  17.830         Logic Levels: 7  
                                                                                   Logic: 3.241ns(47.135%), Route: 3.635ns(52.865%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      20.386         ntclkbufg_0      
 CLMA_34_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.377      20.191                          

 Data required time                                                 20.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.191                          
 Data arrival time                                                  17.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.489                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.166      20.402                          

 Data required time                                                 20.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.402                          
 Data arrival time                                                  17.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.572                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_30_157/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_157/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.453      11.695         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_42_156/Y0                    td                    0.478      12.173 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.406      12.579         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.056 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.056         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_160/Y3                    td                    0.501      13.557 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.269      13.826         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_38_157/Y0                    td                    0.210      14.036 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.558      14.594         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_164/COUT                  td                    0.507      15.101 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.101         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5328
 CLMA_42_168/Y0                    td                    0.269      15.370 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.423      15.793         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_168/Y3                    td                    0.210      16.003 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.780      16.783         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10521
 CLMA_34_196/Y3                    td                    0.468      17.251 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[8]/gateop/F
                                   net (fanout=1)        0.399      17.650         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10690
 CLMA_30_197/B3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.650         Logic Levels: 7  
                                                                                   Logic: 3.408ns(50.896%), Route: 3.288ns(49.104%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.289      11.243 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.652      11.895         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_217/Y0                    td                    0.285      12.180 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.413      12.593         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.070 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.070         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_216/Y2                    td                    0.271      13.341 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.548      13.889         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_221/Y1                    td                    0.212      14.101 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.418      14.519         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_38_220/COUT                  td                    0.502      15.021 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.021         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5808
 CLMA_38_224/Y0                    td                    0.269      15.290 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.128      15.418         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_224/Y3                    td                    0.468      15.886 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.596      16.482         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11766
 CLMS_34_205/Y0                    td                    0.487      16.969 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.595      17.564         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11928
 CLMA_38_216/A3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.564         Logic Levels: 7  
                                                                                   Logic: 3.260ns(49.319%), Route: 3.350ns(50.681%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      20.386         ntclkbufg_0      
 CLMA_30_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.377      20.198                          

 Data required time                                                 20.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.198                          
 Data arrival time                                                  17.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.548                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.397      20.171                          

 Data required time                                                 20.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.171                          
 Data arrival time                                                  17.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.607                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/L3
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK

 CLMA_74_164/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/Q
                                   net (fanout=2)        0.390      10.998         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [15]
 CLMS_66_157/DD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD

 Data arrival time                                                  10.998         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.275%), Route: 0.390ns(63.725%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_66_157/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.998                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      10.386         ntclkbufg_0      
 CLMS_18_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_18_197/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.089      10.699         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg [3]
 CLMS_18_197/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK

 CLMA_110_172/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.089      10.697         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [23]
 CLMA_110_172/A1                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  10.697         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_18_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
>>>>>>> testing
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 10.364                          
 Data arrival time                                                  10.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
=======
 Data required time                                                 10.465                          
 Data arrival time                                                  10.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      10.386         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_176/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.089      10.699         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [0]
 CLMA_34_176/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK

 CLMA_74_164/Y0                    tco                   0.284      10.670 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/Q
                                   net (fanout=2)        0.660      11.330         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [23]
 CLMS_62_161/BD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD

 Data arrival time                                                  11.330         Logic Levels: 0  
                                                                                   Logic: 0.284ns(30.085%), Route: 0.660ns(69.915%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                  10.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/rd_wdata_1d[124]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG3_ff[0][124]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.507
  Clock Pessimism Removal :  -0.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.652      10.507         ntclkbufg_0      
 CLMA_102_316/CLK                                                          r       fram_buf/wr_buf/wr_cell2/rd_wdata_1d[124]/opit_0/CLK

 CLMA_102_316/Y2                   tco                   0.284      10.791 f       fram_buf/wr_buf/wr_cell2/rd_wdata_1d[124]/opit_0/Q
                                   net (fanout=1)        0.084      10.875         fram_buf/wr_buf/wr_cell2/rd_wdata_1d [124]
 CLMS_102_317/B2                                                           f       u_CORES/u_debug_core_0/TRIG3_ff[0][124]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  10.875         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.708      11.077         ntclkbufg_0      
 CLMS_102_317/CLK                                                          r       u_CORES/u_debug_core_0/TRIG3_ff[0][124]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.541      10.536                          
 clock uncertainty                                       0.200      10.736                          

 Hold time                                              -0.221      10.515                          

 Data required time                                                 10.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.515                          
 Data arrival time                                                  10.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_62_161/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  11.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
<<<<<<< HEAD
Endpoint    : cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.309
=======
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.954       6.764         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.197       6.961 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.202       8.163         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   8.163         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.395%), Route: 2.156ns(81.605%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   8.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.355                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
>>>>>>> testing
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_154_185/CLK                                                          r       cmos1_href_d0/opit_0/CLK

 CLMA_154_185/Q0                   tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       1.182       6.992         cmos1_href_d0    
 CLMS_166_233/Y2                   td                    0.196       7.188 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.420       8.608         cmos1_8_16bit/N11
 CLMA_166_296/CE                                                           f       cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CE

 Data arrival time                                                   8.608         Logic Levels: 1  
                                                                                   Logic: 0.485ns(15.711%), Route: 2.602ns(84.289%)
=======
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.954       6.764         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.197       6.961 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.202       8.163         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   8.163         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.395%), Route: 2.156ns(81.605%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.486      15.557         _N22             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.652      17.209         ntclkbufg_6      
 CLMA_166_296/CLK                                                          r       cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.488                          
 clock uncertainty                                      -0.250      17.238                          

 Setup time                                             -0.617      16.621                          

 Data required time                                                 16.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.621                          
 Data arrival time                                                   8.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.013                          
=======
                                   net (fanout=2)        2.486      15.557         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   8.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.355                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
<<<<<<< HEAD
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.309
=======
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
>>>>>>> testing
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_154_185/CLK                                                          r       cmos1_href_d0/opit_0/CLK

 CLMA_154_185/Q0                   tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       1.182       6.992         cmos1_href_d0    
 CLMS_166_233/Y2                   td                    0.196       7.188 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.388       8.576         cmos1_8_16bit/N11
 CLMA_170_284/CE                                                           f       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CE

 Data arrival time                                                   8.576         Logic Levels: 1  
                                                                                   Logic: 0.485ns(15.876%), Route: 2.570ns(84.124%)
=======
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.954       6.764         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.197       6.961 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.202       8.163         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   8.163         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.395%), Route: 2.156ns(81.605%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.486      15.557         _N22             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.652      17.209         ntclkbufg_6      
 CLMA_170_284/CLK                                                          r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.488                          
 clock uncertainty                                      -0.250      17.238                          

 Setup time                                             -0.617      16.621                          

 Data required time                                                 16.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.621                          
 Data arrival time                                                   8.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.045                          
=======
                                   net (fanout=2)        2.486      15.557         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   8.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.355                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.309
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_154_185/CLK                                                          r       cmos1_href_d0/opit_0/CLK

 CLMA_154_185/Q0                   tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       1.182       6.992         cmos1_href_d0    
 CLMS_166_233/Y2                   td                    0.196       7.188 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.198       8.386         cmos1_8_16bit/N11
 CLMA_154_301/CE                                                           f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   8.386         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.928%), Route: 2.380ns(83.072%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N22             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.652      17.209         ntclkbufg_6      
 CLMA_154_301/CLK                                                          r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.488                          
 clock uncertainty                                      -0.250      17.238                          

 Setup time                                             -0.617      16.621                          

 Data required time                                                 16.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.621                          
 Data arrival time                                                   8.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.235                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMS_170_149/CLK                                                          r       cmos1_vsync_d0/opit_0/CLK

 CLMS_170_149/Q0                   tco                   0.226       5.414 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=7)        0.360       5.774         cmos1_vsync_d0   
 CLMS_170_165/A0                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.774         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.567%), Route: 0.360ns(61.433%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMS_170_165/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.093       5.324                          

 Data required time                                                  5.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.324                          
 Data arrival time                                                   5.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.644
  Launch Clock Delay      :  5.309
  Clock Pessimism Removal :  -0.306
=======
Startpoint  : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.575
  Launch Clock Delay      :  5.235
  Clock Pessimism Removal :  -0.304
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.486       3.657         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.652       5.309         ntclkbufg_6      
 CLMA_154_297/CLK                                                          r       cmos1_d_d0[1]/opit_0/CLK

 CLMA_154_297/Q0                   tco                   0.226       5.535 r       cmos1_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.451       5.986         cmos1_d_d0[1]    
 CLMA_154_301/M2                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D

 Data arrival time                                                   5.986         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.383%), Route: 0.451ns(66.617%)
=======
                                   net (fanout=2)        2.486       3.657         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.578       5.235         ntclkbufg_6      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_78_52/Q0                     tco                   0.226       5.461 r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.215       5.676         cmos1_8_16bit/pdata_i_reg [7]
 CLMA_78_56/M2                                                             r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   5.676         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.530       3.936         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.708       5.644         ntclkbufg_6      
 CLMA_154_301/CLK                                                          r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.306       5.338                          
 clock uncertainty                                       0.200       5.538                          

 Hold time                                              -0.014       5.524                          

 Data required time                                                  5.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.524                          
 Data arrival time                                                   5.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.462                          
=======
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.639       5.575         ntclkbufg_6      
 CLMA_78_56/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.271                          
 clock uncertainty                                       0.200       5.471                          

 Hold time                                              -0.014       5.457                          

 Data required time                                                  5.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.457                          
 Data arrival time                                                   5.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_d_d0[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/D
=======
Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.569
  Launch Clock Delay      :  5.229
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.572       5.229         ntclkbufg_6      
 CLMS_78_49/CLK                                                            r       cmos1_d_d0[7]/opit_0/CLK

 CLMS_78_49/Q1                     tco                   0.229       5.458 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.213       5.671         cmos1_d_d0[7]    
 CLMA_78_52/M0                                                             r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   5.671         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.810%), Route: 0.213ns(48.190%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.633       5.569         ntclkbufg_6      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.265                          
 clock uncertainty                                       0.200       5.465                          

 Hold time                                              -0.014       5.451                          

 Data required time                                                  5.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.451                          
 Data arrival time                                                   5.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D
>>>>>>> testing
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.644
  Launch Clock Delay      :  5.309
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.486       3.657         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.652       5.309         ntclkbufg_6      
 CLMA_154_297/CLK                                                          r       cmos1_d_d0[1]/opit_0/CLK

 CLMA_154_297/Q0                   tco                   0.226       5.535 r       cmos1_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.483       6.018         cmos1_d_d0[1]    
 CLMA_162_296/M0                                                           r       cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/D

 Data arrival time                                                   6.018         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.876%), Route: 0.483ns(68.124%)
=======
                                   net (fanout=2)        2.486       3.657         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMA_90_48/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK

 CLMA_90_48/Q0                     tco                   0.226       5.414 r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.212       5.626         cmos1_8_16bit/pdata_i_reg [6]
 CLMA_90_52/M2                                                             r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.530       3.936         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.708       5.644         ntclkbufg_6      
 CLMA_162_296/CLK                                                          r       cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
 clock pessimism                                        -0.279       5.365                          
 clock uncertainty                                       0.200       5.565                          
=======
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_90_52/CLK                                                            r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          
>>>>>>> testing

 Hold time                                              -0.014       5.551                          

 Data required time                                                  5.551                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  5.551                          
 Data arrival time                                                   6.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.467                          
=======
 Data required time                                                  5.403                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]
Path Group  : cmos1_pclk_16bit
=======
Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos2_pclk
>>>>>>> testing
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N22             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_166_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/CLK

 CLMA_166_212/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/Q0
                                   net (fanout=19)       3.706       9.992         fram_buf/wr_buf/wr_cell1/wr_addr [9]
 DRM_82_336/ADA0[10]                                                       f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]

 Data arrival time                                                   9.992         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.188%), Route: 3.706ns(92.812%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N22             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.652      29.485         ntclkbufg_4      
 DRM_82_336/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Setup time                                              0.038      29.654                          

 Data required time                                                 29.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.654                          
 Data arrival time                                                   9.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.662                          
=======
 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.287       6.499 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       1.247       7.746         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.197       7.943 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.638       9.581         cmos2_8_16bit/N11
 CLMA_90_113/CE                                                            f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   9.581         Logic Levels: 1  
                                                                                   Logic: 0.484ns(14.366%), Route: 2.885ns(85.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.919 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_7      
 CLMA_90_113/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   9.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.628                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : cmos1_pclk_16bit
=======
Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
>>>>>>> testing
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N22             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_166_208/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_166_208/Q3                   tco                   0.286       6.285 f       fram_buf/wr_buf/wr_cell1/wr_addr[8]/opit_0_A2Q21/Q1
                                   net (fanout=19)       3.675       9.960         fram_buf/wr_buf/wr_cell1/wr_addr [8]
 DRM_82_316/ADA0[9]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   9.960         Logic Levels: 0  
                                                                                   Logic: 0.286ns(7.220%), Route: 3.675ns(92.780%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N22             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.652      29.485         ntclkbufg_4      
 DRM_82_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Setup time                                              0.038      29.654                          

 Data required time                                                 29.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.654                          
 Data arrival time                                                   9.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.694                          
=======
 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.287       6.499 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       1.247       7.746         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.197       7.943 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.638       9.581         cmos2_8_16bit/N11
 CLMA_94_104/CE                                                            f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   9.581         Logic Levels: 1  
                                                                                   Logic: 0.484ns(14.366%), Route: 2.885ns(85.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.919 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_7      
 CLMA_94_104/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   9.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.628                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.287       6.499 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       1.247       7.746         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.197       7.943 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.638       9.581         cmos2_8_16bit/N11
 CLMA_90_113/CE                                                            f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   9.581         Logic Levels: 1  
                                                                                   Logic: 0.484ns(14.366%), Route: 2.885ns(85.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.919 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_7      
 CLMA_90_113/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   9.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.628                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_i_r1/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.019 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_7      
 CLMS_134_73/CLK                                                           r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMS_134_73/Q0                    tco                   0.222       5.772 f       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.423       6.195         cmos2_8_16bit/de_i_r
 CLMA_150_72/M2                                                            f       cmos2_8_16bit/de_i_r1/opit_0/D

 Data arrival time                                                   6.195         Logic Levels: 0  
                                                                                   Logic: 0.222ns(34.419%), Route: 0.423ns(65.581%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_150_72/CLK                                                           r       cmos2_8_16bit/de_i_r1/opit_0/CLK
 clock pessimism                                        -0.626       5.586                          
 clock uncertainty                                       0.200       5.786                          

 Hold time                                              -0.024       5.762                          

 Data required time                                                  5.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.762                          
 Data arrival time                                                   6.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.433                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.019 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_7      
 CLMA_90_49/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK

 CLMA_90_49/Q0                     tco                   0.226       5.776 r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/Q
                                   net (fanout=1)        0.448       6.224         cmos2_8_16bit/pdata_i_reg [4]
 CLMA_94_48/M0                                                             r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D

 Data arrival time                                                   6.224         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.531%), Route: 0.448ns(66.469%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_94_48/CLK                                                            r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.586                          
 clock uncertainty                                       0.200       5.786                          

 Hold time                                              -0.014       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[7]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.019 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_7      
 CLMA_102_32/CLK                                                           r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_102_32/Q1                    tco                   0.229       5.779 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.448       6.227         cmos2_d_d0[7]    
 CLMA_102_48/M0                                                            r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   6.227         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.826%), Route: 0.448ns(66.174%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_102_48/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.633       5.579                          
 clock uncertainty                                       0.200       5.779                          

 Hold time                                              -0.014       5.765                          

 Data required time                                                  5.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.765                          
 Data arrival time                                                   6.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.462                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]
=======
Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMS_98_133/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       3.319       9.605         fram_buf/wr_buf/wr_cell1/write_en
 DRM_26_232/WEA[0]                                                         f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   9.605         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.959%), Route: 3.319ns(92.041%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      29.364         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Setup time                                             -0.013      29.500                          

 Data required time                                                 29.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.500                          
 Data arrival time                                                   9.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.895                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_114_140/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_114_140/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=18)       3.286       9.572         fram_buf/wr_buf/wr_cell1/wr_addr [1]
 DRM_26_232/ADA0[2]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]

 Data arrival time                                                   9.572         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.032%), Route: 3.286ns(91.968%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      29.364         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Setup time                                              0.001      29.514                          

 Data required time                                                 29.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.514                          
 Data arrival time                                                   9.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.942                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
>>>>>>> testing
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_166_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/CLK

 CLMA_166_212/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/Q0
                                   net (fanout=19)       3.613       9.899         fram_buf/wr_buf/wr_cell1/wr_addr [9]
 DRM_54_356/ADA0[10]                                                       f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]

 Data arrival time                                                   9.899         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.359%), Route: 3.613ns(92.641%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMS_98_133/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       3.299       9.585         fram_buf/wr_buf/wr_cell1/write_en
 DRM_26_252/WEA[0]                                                         f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   9.585         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.003%), Route: 3.299ns(91.997%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.652      29.485         ntclkbufg_4      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_4      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Setup time                                              0.038      29.654                          

 Data required time                                                 29.654                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 29.654                          
 Data arrival time                                                   9.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.755                          
=======
 Data required time                                                 29.603                          
 Data arrival time                                                   9.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.018                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/I12
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N22             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.531       5.564         ntclkbufg_4      
 CLMA_166_204/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_166_204/Q1                   tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/Q1
                                   net (fanout=19)       0.192       5.980         fram_buf/wr_buf/wr_cell1/wr_addr [2]
 CLMA_166_204/B2                                                           f       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/I12

 Data arrival time                                                   5.980         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.846%), Route: 0.192ns(46.154%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N22             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_166_204/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.200       5.764                          

 Hold time                                              -0.221       5.543                          

 Data required time                                                  5.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.543                          
 Data arrival time                                                   5.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.437                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[13]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[13]/opit_0/D
=======
Startpoint  : cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/de_o/opit_0_L5Q_perm/L0
>>>>>>> testing
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_4      
 CLMS_130_49/CLK                                                           r       cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_130_49/Q0                    tco                   0.222       5.786 f       cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       5.871         cmos1_mix/x_cnt [9]
 CLMA_130_48/A0                                                            f       cmos1_mix/de_o/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.871         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_130_48/CLK                                                           r       cmos1_mix/de_o/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.094       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                   5.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/pdata_o[15]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[20]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.047
  Launch Clock Delay      :  5.602
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.531       5.564         ntclkbufg_4      
 CLMS_174_225/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[13]/opit_0/CLK

 CLMS_174_225/Y0                   tco                   0.293       5.857 r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[13]/opit_0/Q
                                   net (fanout=1)        0.372       6.229         fram_buf/wr_buf/wr_cell1/wr_data_1d [13]
 CLMA_166_220/M0                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[13]/opit_0/D

 Data arrival time                                                   6.229         Logic Levels: 0  
                                                                                   Logic: 0.293ns(44.060%), Route: 0.372ns(55.940%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.569       5.602         ntclkbufg_4      
 CLMS_74_53/CLK                                                            r       cmos1_mix/pdata_o[15]/opit_0/CLK

 CLMS_74_53/Y2                     tco                   0.284       5.886 f       cmos1_mix/pdata_o[15]/opit_0/Q
                                   net (fanout=2)        0.218       6.104         cmos1_d_16bit[15]
 CLMS_78_53/CD                                                             f       fram_buf/wr_buf/wr_cell1/genblk1.write_data[20]/opit_0/D

 Data arrival time                                                   6.104         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.574%), Route: 0.218ns(43.426%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_166_220/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[13]/opit_0/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                              -0.014       5.786                          

 Data required time                                                  5.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.786                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.443                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.633       6.047         ntclkbufg_4      
 CLMS_78_53/CLK                                                            r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[20]/opit_0/CLK
 clock pessimism                                        -0.399       5.648                          
 clock uncertainty                                       0.200       5.848                          

 Hold time                                               0.053       5.901                          

 Data required time                                                  5.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.901                          
 Data arrival time                                                   6.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_8_16bit/pdata_o[2]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[29]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399
=======
Startpoint  : cmos1_8_16bit/pdata_o[15]/opit_0/CLK
Endpoint    : cmos1_mix/pdata_o[15]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.038
  Launch Clock Delay      :  5.602
  Clock Pessimism Removal :  -0.436
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.531       5.564         ntclkbufg_4      
 CLMS_170_229/CLK                                                          r       cmos1_8_16bit/pdata_o[2]/opit_0/CLK

 CLMS_170_229/Y0                   tco                   0.284       5.848 f       cmos1_8_16bit/pdata_o[2]/opit_0/Q
                                   net (fanout=2)        0.375       6.223         cmos1_d_16bit[2] 
 CLMA_166_220/M2                                                           f       fram_buf/wr_buf/wr_cell1/genblk1.write_data[29]/opit_0/D

 Data arrival time                                                   6.223         Logic Levels: 0  
                                                                                   Logic: 0.284ns(43.096%), Route: 0.375ns(56.904%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.569       5.602         ntclkbufg_4      
 CLMS_74_53/CLK                                                            r       cmos1_8_16bit/pdata_o[15]/opit_0/CLK

 CLMS_74_53/Y0                     tco                   0.284       5.886 f       cmos1_8_16bit/pdata_o[15]/opit_0/Q
                                   net (fanout=1)        0.187       6.073         pdata_1[15]      
 CLMS_74_53/CD                                                             f       cmos1_mix/pdata_o[15]/opit_0/D

 Data arrival time                                                   6.073         Logic Levels: 0  
                                                                                   Logic: 0.284ns(60.297%), Route: 0.187ns(39.703%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_166_220/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[29]/opit_0/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                              -0.024       5.776                          

 Data required time                                                  5.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.776                          
 Data arrival time                                                   6.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.624       6.038         ntclkbufg_4      
 CLMS_74_53/CLK                                                            r       cmos1_mix/pdata_o[15]/opit_0/CLK
 clock pessimism                                        -0.436       5.602                          
 clock uncertainty                                       0.200       5.802                          

 Hold time                                               0.053       5.855                          

 Data required time                                                  5.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.855                          
 Data arrival time                                                   6.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/I2
Path Group  : pix_clk
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[4]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.112
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_133/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[4]/opit_0_A2Q21/CLK

 CLMA_110_133/Q2                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/wr_addr[4]/opit_0_A2Q21/Q0
                                   net (fanout=17)       2.647      14.258         fram_buf/wr_buf/wr_cell3/wr_addr [3]
 DRM_26_68/ADA0[4]                                                         f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                  14.258         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.843%), Route: 2.647ns(90.157%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.545      33.912         ntclkbufg_3      
 DRM_26_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.082                          
 clock uncertainty                                      -0.250      34.832                          

 Setup time                                              0.038      34.870                          

 Data required time                                                 34.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.870                          
 Data arrival time                                                  14.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.612                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : cmos2_pclk_16bit
>>>>>>> testing
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.098
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 DRM_26_148/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_148/QB0[0]                 tco                   2.307       7.268 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=5)        3.811      11.079         fram_buf/rd_buf/rd_data2 [12]
 CLMA_202_152/A2                                                           f       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.079         Logic Levels: 0  
                                                                                   Logic: 2.307ns(37.708%), Route: 3.811ns(62.292%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100      17.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      18.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531      19.617         ntclkbufg_3      
 CLMA_202_152/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.290      19.907                          
 clock uncertainty                                      -0.150      19.757                          
=======
 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_137/Q2                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=17)       2.633      14.244         fram_buf/wr_buf/wr_cell3/wr_addr [7]
 DRM_142_24/ADA0[8]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                  14.244         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.890%), Route: 2.633ns(90.110%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      33.898         ntclkbufg_3      
 DRM_142_24/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.068                          
 clock uncertainty                                      -0.250      34.818                          
>>>>>>> testing

 Setup time                                              0.038      34.856                          

 Data required time                                                 34.856                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 19.361                          
 Data arrival time                                                  11.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.282                          
=======
 Data required time                                                 34.856                          
 Data arrival time                                                  14.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.612                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_addr[10]/opit_0_A2Q21/CE
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.112
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_137/Q2                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=17)       2.639      14.250         fram_buf/wr_buf/wr_cell3/wr_addr [7]
 DRM_26_4/ADA0[8]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                  14.250         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.870%), Route: 2.639ns(90.130%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.545      33.912         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.082                          
 clock uncertainty                                      -0.250      34.832                          

 Setup time                                              0.038      34.870                          

 Data required time                                                 34.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.870                          
 Data arrival time                                                  14.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.620                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/de_o/opit_0_MUX4TO1Q/S0
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_117/CLK                                                          r       cmos2_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_110_117/Q1                   tco                   0.224      10.322 f       cmos2_mix/x_cnt[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.190      10.512         cmos2_mix/x_cnt [10]
 CLMA_110_116/A3                                                           f       cmos2_mix/de_o/opit_0_MUX4TO1Q/S0

 Data arrival time                                                  10.512         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.106%), Route: 0.190ns(45.894%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_116/CLK                                                          r       cmos2_mix/de_o/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -1.195      10.127                          
 clock uncertainty                                       0.200      10.327                          

 Hold time                                              -0.238      10.089                          

 Data required time                                                 10.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.089                          
 Data arrival time                                                  10.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.423                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/x_cnt[2]/opit_0_inv_A2Q21/I10
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.195

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_117/CLK                                                          r       cmos2_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_117/Q3                   tco                   0.221      10.319 f       cmos2_mix/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.359      10.678         cmos2_mix/x_cnt [0]
 CLMA_110_109/B0                                                           f       cmos2_mix/x_cnt[2]/opit_0_inv_A2Q21/I10

 Data arrival time                                                  10.678         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.103%), Route: 0.359ns(61.897%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_109/CLK                                                          r       cmos2_mix/x_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.195      10.127                          
 clock uncertainty                                       0.200      10.327                          

 Hold time                                              -0.080      10.247                          

 Data required time                                                 10.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.247                          
 Data arrival time                                                  10.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/pdata_o[5]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_98_56/CLK                                                            r       cmos2_mix/pdata_o[5]/opit_0/CLK

 CLMA_98_56/Y0                     tco                   0.284      10.382 f       cmos2_mix/pdata_o[5]/opit_0/Q
                                   net (fanout=2)        0.437      10.819         cmos2_d_16bit[5] 
 CLMS_94_49/CD                                                             f       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/D

 Data arrival time                                                  10.819         Logic Levels: 0  
                                                                                   Logic: 0.284ns(39.390%), Route: 0.437ns(60.610%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMS_94_49/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/CLK
 clock pessimism                                        -1.188      10.134                          
 clock uncertainty                                       0.200      10.334                          

 Hold time                                               0.053      10.387                          

 Data required time                                                 10.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.387                          
 Data arrival time                                                  10.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.432                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_190_212/CLK                                                          r       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK

 CLMA_190_212/Q2                   tco                   0.290       5.251 r       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.264       5.515         fram_buf/rd_buf/y_cnt [7]
 CLMS_186_213/Y2                   td                    0.487       6.002 r       fram_buf/rd_buf/u_osd_display/N15_17/gateop_perm/Z
                                   net (fanout=1)        0.251       6.253         fram_buf/rd_buf/u_osd_display/_N70211
 CLMS_186_213/Y1                   td                    0.212       6.465 r       fram_buf/rd_buf/u_osd_display/N15_20/gateop_perm/Z
                                   net (fanout=1)        0.402       6.867         fram_buf/rd_buf/u_osd_display/_N70214
 CLMS_190_217/Y1                   td                    0.197       7.064 f       fram_buf/rd_buf/u_osd_display/N15_23/gateop_perm/Z
                                   net (fanout=2)        1.291       8.355         fram_buf/rd_buf/u_osd_display/_N70217
 CLMA_230_184/Y1                   td                    0.212       8.567 r       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.693       9.260         fram_buf/rd_buf/u_osd_display/N97
 CLMA_230_173/CECO                 td                    0.184       9.444 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.444         ntR810           
 CLMA_230_177/CECO                 td                    0.184       9.628 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.628         ntR809           
 CLMA_230_181/CECO                 td                    0.184       9.812 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       9.812         ntR808           
 CLMA_230_185/CECI                                                         r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE

 Data arrival time                                                   9.812         Logic Levels: 7  
                                                                                   Logic: 1.950ns(40.198%), Route: 2.901ns(59.802%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531      17.437         ntclkbufg_2      
 CLMA_230_185/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.308      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Setup time                                             -0.729      16.866                          

 Data required time                                                 16.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.866                          
 Data arrival time                                                   9.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.054                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/M
>>>>>>> testing
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 CLMS_242_161/CLK                                                          r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMS_242_161/Q2                   tco                   0.290       5.251 r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.400       5.651         fram_buf/rd_buf/x_cnt [11]
 CLMS_242_165/Y3                   td                    0.287       5.938 r       fram_buf/rd_buf/N13_mux6_3/gateop_perm/Z
                                   net (fanout=3)        0.345       6.283         fram_buf/rd_buf/_N61668
 CLMA_230_165/Y2                   td                    0.494       6.777 f       u_CORES/u_debug_core_0/TRIG2_ff[0][72]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=18)       1.937       8.714         fram_buf/rd_buf/rd_en_part1
 CLMA_118_192/Y0                   td                    0.210       8.924 r       fram_buf/rd_buf/rd_cell1/rd_cnt[0]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.442      10.366         fram_buf/rd_buf/rd_cell1/read_en
 CLMA_66_240/CECO                  td                    0.184      10.550 r       fram_buf/rd_buf/rd_cell1/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.550         ntR2513          
 CLMA_66_244/CECO                  td                    0.184      10.734 r       fram_buf/rd_buf/rd_cell1/rd_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.734         ntR2512          
 CLMA_66_248/CECI                                                          r       fram_buf/rd_buf/rd_cell1/rd_addr[10]/opit_0_A2Q21/CE

 Data arrival time                                                  10.734         Logic Levels: 5  
                                                                                   Logic: 1.649ns(28.564%), Route: 4.124ns(71.436%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100      17.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      18.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531      19.617         ntclkbufg_3      
 CLMA_66_248/CLK                                                           r       fram_buf/rd_buf/rd_cell1/rd_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.290      19.907                          
 clock uncertainty                                      -0.150      19.757                          

 Setup time                                             -0.729      19.028                          

 Data required time                                                 19.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.028                          
 Data arrival time                                                  10.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.294                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMS_190_213/CLK                                                          r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_213/Q0                   tco                   0.289       5.250 r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403       5.653         fram_buf/rd_buf/x_cnt [0]
 CLMA_194_213/Y0                   td                    0.210       5.863 r       fram_buf/rd_buf/N25_mux2_3/gateop_perm/Z
                                   net (fanout=2)        0.269       6.132         fram_buf/rd_buf/_N2935
 CLMS_190_213/Y3                   td                    0.468       6.600 r       fram_buf/rd_buf/N29_mux6/gateop_perm/Z
                                   net (fanout=1)        0.400       7.000         fram_buf/rd_buf/_N2969
 CLMS_190_217/Y2                   td                    0.210       7.210 r       fram_buf/rd_buf/N29_mux12_1/gateop_perm/Z
                                   net (fanout=33)       1.356       8.566         fram_buf/rd_buf/N29
 CLMA_150_264/Y0                   td                    0.294       8.860 f       fram_buf/rd_buf/N31_6[64]/gateop_perm/Z
                                   net (fanout=16)       1.551      10.411         fram_buf/rd_buf/rd_cnt_part [0]
 CLMA_194_221/M0                                                           f       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/M

 Data arrival time                                                  10.411         Logic Levels: 4  
                                                                                   Logic: 1.471ns(26.991%), Route: 3.979ns(73.009%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531      17.437         ntclkbufg_2      
 CLMA_194_221/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.308      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Setup time                                             -0.100      17.495                          

 Data required time                                                 17.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.495                          
 Data arrival time                                                  10.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.084                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_addr[11]/opit_0_AQ/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290
=======
Startpoint  : fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/genblk1.read_data[7]/opit_0_inv_L6Q_perm/M
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 CLMS_242_161/CLK                                                          r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMS_242_161/Q2                   tco                   0.290       5.251 r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.400       5.651         fram_buf/rd_buf/x_cnt [11]
 CLMS_242_165/Y3                   td                    0.287       5.938 r       fram_buf/rd_buf/N13_mux6_3/gateop_perm/Z
                                   net (fanout=3)        0.345       6.283         fram_buf/rd_buf/_N61668
 CLMA_230_165/Y2                   td                    0.494       6.777 f       u_CORES/u_debug_core_0/TRIG2_ff[0][72]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=18)       1.937       8.714         fram_buf/rd_buf/rd_en_part1
 CLMA_118_192/Y0                   td                    0.210       8.924 r       fram_buf/rd_buf/rd_cell1/rd_cnt[0]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.442      10.366         fram_buf/rd_buf/rd_cell1/read_en
 CLMA_66_240/CECO                  td                    0.184      10.550 r       fram_buf/rd_buf/rd_cell1/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.550         ntR2513          
 CLMA_66_244/CECO                  td                    0.184      10.734 r       fram_buf/rd_buf/rd_cell1/rd_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.734         ntR2512          
 CLMA_66_248/CECI                                                          r       fram_buf/rd_buf/rd_cell1/rd_addr[11]/opit_0_AQ/CE

 Data arrival time                                                  10.734         Logic Levels: 5  
                                                                                   Logic: 1.649ns(28.564%), Route: 4.124ns(71.436%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100      17.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      18.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531      19.617         ntclkbufg_3      
 CLMA_66_248/CLK                                                           r       fram_buf/rd_buf/rd_cell1/rd_addr[11]/opit_0_AQ/CLK
 clock pessimism                                         0.290      19.907                          
 clock uncertainty                                      -0.150      19.757                          

 Setup time                                             -0.729      19.028                          

 Data required time                                                 19.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.028                          
 Data arrival time                                                  10.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.294                          
=======
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMS_190_213/CLK                                                          r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_213/Q0                   tco                   0.289       5.250 r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403       5.653         fram_buf/rd_buf/x_cnt [0]
 CLMA_194_213/Y0                   td                    0.210       5.863 r       fram_buf/rd_buf/N25_mux2_3/gateop_perm/Z
                                   net (fanout=2)        0.269       6.132         fram_buf/rd_buf/_N2935
 CLMS_190_213/Y3                   td                    0.468       6.600 r       fram_buf/rd_buf/N29_mux6/gateop_perm/Z
                                   net (fanout=1)        0.400       7.000         fram_buf/rd_buf/_N2969
 CLMS_190_217/Y2                   td                    0.210       7.210 r       fram_buf/rd_buf/N29_mux12_1/gateop_perm/Z
                                   net (fanout=33)       1.356       8.566         fram_buf/rd_buf/N29
 CLMA_150_264/Y0                   td                    0.294       8.860 f       fram_buf/rd_buf/N31_6[64]/gateop_perm/Z
                                   net (fanout=16)       1.423      10.283         fram_buf/rd_buf/rd_cnt_part [0]
 CLMA_194_221/M1                                                           f       fram_buf/rd_buf/genblk1.read_data[7]/opit_0_inv_L6Q_perm/M

 Data arrival time                                                  10.283         Logic Levels: 4  
                                                                                   Logic: 1.471ns(27.640%), Route: 3.851ns(72.360%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531      17.437         ntclkbufg_2      
 CLMA_194_221/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.308      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Setup time                                             -0.104      17.491                          

 Data required time                                                 17.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.491                          
 Data arrival time                                                  10.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.208                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652       4.738         ntclkbufg_2      
 CLMA_158_264/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_264/Q3                   tco                   0.221       4.959 f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.089       5.048         fram_buf/rd_buf/rd_cell2/rd_addr [0]
 CLMA_158_264/D4                                                           f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.048         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.708       5.084         ntclkbufg_2      
 CLMA_158_264/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.034       4.704                          

 Data required time                                                  4.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.704                          
 Data arrival time                                                   5.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/num_1d[2]/opit_0/CLK
Endpoint    : fram_buf/rd_buf/num_2d[2]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMS_242_185/CLK                                                          r       fram_buf/rd_buf/num_1d[2]/opit_0/CLK

 CLMS_242_185/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/num_1d[2]/opit_0/Q
                                   net (fanout=1)        0.188       5.027         fram_buf/rd_buf/num_1d [2]
 CLMS_242_185/CD                                                           f       fram_buf/rd_buf/num_2d[2]/opit_0/D

 Data arrival time                                                   5.027         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.146%), Route: 0.188ns(45.854%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMS_242_185/CLK                                                          r       fram_buf/rd_buf/num_2d[2]/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   5.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/I01
>>>>>>> testing
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       4.617         ntclkbufg_3      
 CLMS_222_153/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_153/Q3                   tco                   0.221       4.838 f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.087       4.925         sync_vg/v_count [0]
 CLMS_222_153/D4                                                           f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMA_230_172/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_230_172/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.924         fram_buf/rd_buf/u_osd_display/osd_ram_addr [0]
 CLMA_230_173/A1                                                           f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/I01

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 CLMS_222_153/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_230_173/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.121       4.525                          

 Data required time                                                  4.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.525                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       4.617         ntclkbufg_3      
 CLMA_230_149/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_230_149/Q3                   tco                   0.221       4.838 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.926         sync_vg/h_count [0]
 CLMA_230_149/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 CLMA_230_149/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       4.617         ntclkbufg_3      
 CLMA_242_152/CLK                                                          r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_152/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       4.926         fram_buf/rd_buf/x_cnt [0]
 CLMS_242_153/A0                                                           f       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 CLMS_242_153/CLK                                                          r       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.094       4.552                          

 Data required time                                                  4.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.552                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
>>>>>>> testing
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMS_266_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_57/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.412       5.656         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_53/Y1                    td                    0.212       5.868 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=2)        0.548       6.416         ms72xx_ctl/ms7200_ctl/_N61183
 CLMS_266_49/Y3                    td                    0.303       6.719 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=23)       0.786       7.505         ms72xx_ctl/ms7200_ctl/N261
 CLMS_254_57/Y1                    td                    0.212       7.717 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.658       8.375         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_44/Y1                    td                    0.212       8.587 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=17)       0.636       9.223         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_32/CECO                  td                    0.184       9.407 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.407         ntR2578          
 CLMA_282_36/CECI                                                          r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.407         Logic Levels: 5  
                                                                                   Logic: 1.412ns(31.716%), Route: 3.040ns(68.284%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.121       5.367         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.478       5.845 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.406       6.251         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.487       7.365 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.614       7.979         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.210       8.189 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404       8.593         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_53/Y1                    td                    0.212       8.805 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.269       9.074         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_49/Y3                    td                    0.468       9.542 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.377       9.919         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_52/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.919         Logic Levels: 6  
                                                                                   Logic: 2.356ns(47.462%), Route: 2.608ns(52.538%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531     104.613         ntclkbufg_2      
 CLMA_282_36/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_1      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
>>>>>>> testing
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                104.040                          
 Data arrival time                                                   9.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.633                          
=======
 Data required time                                                104.152                          
 Data arrival time                                                   9.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.233                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
>>>>>>> testing
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMS_266_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_57/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.412       5.656         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_53/Y1                    td                    0.212       5.868 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=2)        0.548       6.416         ms72xx_ctl/ms7200_ctl/_N61183
 CLMS_266_49/Y3                    td                    0.303       6.719 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=23)       0.786       7.505         ms72xx_ctl/ms7200_ctl/N261
 CLMS_254_57/Y1                    td                    0.212       7.717 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.658       8.375         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_44/Y1                    td                    0.212       8.587 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=17)       0.636       9.223         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_32/CECO                  td                    0.184       9.407 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.407         ntR2578          
 CLMA_282_36/CECI                                                          r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.407         Logic Levels: 5  
                                                                                   Logic: 1.412ns(31.716%), Route: 3.040ns(68.284%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.121       5.367         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.478       5.845 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.406       6.251         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.487       7.365 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.614       7.979         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.210       8.189 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404       8.593         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_53/Y1                    td                    0.212       8.805 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.269       9.074         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_49/Y3                    td                    0.468       9.542 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.377       9.919         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_52/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.919         Logic Levels: 6  
                                                                                   Logic: 2.356ns(47.462%), Route: 2.608ns(52.538%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531     104.613         ntclkbufg_2      
 CLMA_282_36/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_1      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
>>>>>>> testing
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                104.040                          
 Data arrival time                                                   9.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.633                          
=======
 Data required time                                                104.152                          
 Data arrival time                                                   9.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.233                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
>>>>>>> testing
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMS_266_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_57/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.412       5.656         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_53/Y1                    td                    0.212       5.868 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=2)        0.548       6.416         ms72xx_ctl/ms7200_ctl/_N61183
 CLMS_266_49/Y3                    td                    0.303       6.719 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=23)       0.786       7.505         ms72xx_ctl/ms7200_ctl/N261
 CLMS_254_57/Y1                    td                    0.212       7.717 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.658       8.375         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_44/Y1                    td                    0.212       8.587 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=17)       0.636       9.223         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_32/CECO                  td                    0.184       9.407 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.407         ntR2578          
 CLMA_282_36/CECI                                                          r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.407         Logic Levels: 5  
                                                                                   Logic: 1.412ns(31.716%), Route: 3.040ns(68.284%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.121       5.367         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.478       5.845 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.406       6.251         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.487       7.365 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.614       7.979         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.210       8.189 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.458       8.647         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_56/Y1                    td                    0.466       9.113 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=20)       0.698       9.811         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_60/CE                                                            f       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.811         Logic Levels: 5  
                                                                                   Logic: 2.142ns(44.110%), Route: 2.714ns(55.890%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531     104.613         ntclkbufg_2      
 CLMA_282_36/CLK                                                           r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                   9.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.633                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N23             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531       4.613         ntclkbufg_2      
 CLMA_318_96/CLK                                                           r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_318_96/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.087       4.921         ms72xx_ctl/iic_dri_tx/fre_cnt [3]
 CLMA_318_96/D4                                                            f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMA_318_96/CLK                                                           r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
=======
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_1      
 CLMA_282_60/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.341                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531       4.613         ntclkbufg_2      
 CLMA_262_40/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_262_40/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.923         ms72xx_ctl/iic_dri_rx/twr_cnt [1]
 CLMA_262_40/D4                                                            f       ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_1      
 CLMA_250_57/CLK                                                           r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_250_57/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       4.922         ms72xx_ctl/iic_dri_tx/twr_cnt [3]
 CLMA_250_57/D4                                                            f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMA_262_40/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/CLK
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMA_250_57/CLK                                                           r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
>>>>>>> testing
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
<<<<<<< HEAD
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
=======
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/L4
=======
Startpoint  : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4
>>>>>>> testing
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531       4.613         ntclkbufg_2      
 CLMA_262_32/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_262_32/Q0                    tco                   0.222       4.835 f       ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.089       4.924         ms72xx_ctl/iic_dri_rx/fre_cnt [1]
 CLMA_262_32/B4                                                            f       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/L4
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_1      
 CLMS_242_53/CLK                                                           r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK

 CLMS_242_53/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.089       4.923         ms72xx_ctl/iic_dri_tx/trans_byte [2]
 CLMS_242_53/D4                                                            f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_242_53/CLK                                                           r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_1      
 CLMS_254_49/CLK                                                           r       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_254_49/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.090       4.924         ms72xx_ctl/iic_dri_tx/fre_cnt [0]
 CLMS_254_49/D4                                                            f       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/L4
>>>>>>> testing

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMA_262_32/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/CLK
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_254_49/CLK                                                           r       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK
>>>>>>> testing
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.035       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.676
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.343
=======
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.648       5.020         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q3                     tco                   0.288       5.308 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.544       5.852         coms1_reg_config/clock_20k_cnt [0]
 CLMS_38_17/Y0                     td                    0.285       6.137 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.400       6.537         coms1_reg_config/_N703
 CLMS_38_21/Y1                     td                    0.212       6.749 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.413       7.162         coms1_reg_config/N8
                                   td                    0.477       7.639 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.639         coms1_reg_config/_N5090
 CLMA_42_16/COUT                   td                    0.058       7.697 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.697         coms1_reg_config/_N5092
                                   td                    0.058       7.755 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.755         coms1_reg_config/_N5094
 CLMA_42_20/COUT                   td                    0.058       7.813 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.813         coms1_reg_config/_N5096
 CLMA_42_24/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.813         Logic Levels: 4  
                                                                                   Logic: 1.436ns(51.414%), Route: 1.357ns(48.586%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.404       5.649         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.487       6.136 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.398       6.534         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.288       6.822 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.455       7.277         coms1_reg_config/N8
                                   td                    0.474       7.751 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.751         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.058       7.809 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.809         coms1_reg_config/_N5498
                                   td                    0.058       7.867 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.867         coms1_reg_config/_N5500
 CLMS_134_29/COUT                  td                    0.058       7.925 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.925         coms1_reg_config/_N5502
 CLMS_134_33/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.925         Logic Levels: 4  
                                                                                   Logic: 1.711ns(57.648%), Route: 1.257ns(42.352%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.592      44.676         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.343      45.019                          
 clock uncertainty                                      -0.150      44.869                          

 Setup time                                             -0.170      44.699                          

 Data required time                                                 44.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.699                          
 Data arrival time                                                   7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.886                          
=======
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.170      44.637                          

 Data required time                                                 44.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.637                          
 Data arrival time                                                   7.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.712                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.671
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.314
=======
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.648       5.020         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q3                     tco                   0.288       5.308 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.544       5.852         coms1_reg_config/clock_20k_cnt [0]
 CLMS_38_17/Y0                     td                    0.285       6.137 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.400       6.537         coms1_reg_config/_N703
 CLMS_38_21/Y1                     td                    0.212       6.749 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.413       7.162         coms1_reg_config/N8
                                   td                    0.477       7.639 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.639         coms1_reg_config/_N5090
 CLMA_42_16/COUT                   td                    0.058       7.697 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.697         coms1_reg_config/_N5092
                                   td                    0.058       7.755 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.755         coms1_reg_config/_N5094
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.755         Logic Levels: 3  
                                                                                   Logic: 1.378ns(50.384%), Route: 1.357ns(49.616%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.404       5.649         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.487       6.136 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.398       6.534         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.288       6.822 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.455       7.277         coms1_reg_config/N8
                                   td                    0.474       7.751 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.751         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.058       7.809 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.809         coms1_reg_config/_N5498
                                   td                    0.058       7.867 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.867         coms1_reg_config/_N5500
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.867         Logic Levels: 3  
                                                                                   Logic: 1.653ns(56.804%), Route: 1.257ns(43.196%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.587      44.671         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.314      44.985                          
 clock uncertainty                                      -0.150      44.835                          

 Setup time                                             -0.167      44.668                          

 Data required time                                                 44.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.668                          
 Data arrival time                                                   7.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.913                          
=======
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
 Data arrival time                                                   7.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.744                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.671
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.314
=======
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.648       5.020         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q3                     tco                   0.288       5.308 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.544       5.852         coms1_reg_config/clock_20k_cnt [0]
 CLMS_38_17/Y0                     td                    0.285       6.137 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.400       6.537         coms1_reg_config/_N703
 CLMS_38_21/Y1                     td                    0.212       6.749 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.413       7.162         coms1_reg_config/N8
                                   td                    0.477       7.639 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.639         coms1_reg_config/_N5090
 CLMA_42_16/COUT                   td                    0.058       7.697 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.697         coms1_reg_config/_N5092
 CLMA_42_20/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.697         Logic Levels: 3  
                                                                                   Logic: 1.320ns(49.309%), Route: 1.357ns(50.691%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.404       5.649         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.487       6.136 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.398       6.534         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.288       6.822 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.455       7.277         coms1_reg_config/N8
                                   td                    0.474       7.751 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.751         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.058       7.809 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.809         coms1_reg_config/_N5498
 CLMS_134_29/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.809         Logic Levels: 3  
                                                                                   Logic: 1.595ns(55.926%), Route: 1.257ns(44.074%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.587      44.671         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.314      44.985                          
 clock uncertainty                                      -0.150      44.835                          

 Setup time                                             -0.170      44.665                          

 Data required time                                                 44.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.665                          
 Data arrival time                                                   7.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.968                          
=======
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.799                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  5.020
  Launch Clock Delay      :  4.676
  Clock Pessimism Removal :  -0.344
=======
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.221       4.836 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.923         coms1_reg_config/clock_20k_cnt [0]
 CLMS_134_33/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.034       4.581                          

 Data required time                                                  4.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.581                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_134_29/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMS_134_29/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.592       4.676         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q3                     tco                   0.221       4.897 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       4.983         coms1_reg_config/clock_20k_cnt [0]
 CLMA_42_24/D4                                                             f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.983         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_134_33/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMS_134_33/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.648       5.020         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.676                          
 clock uncertainty                                       0.000       4.676                          

 Hold time                                              -0.034       4.642                          

 Data required time                                                  4.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.642                          
 Data arrival time                                                   4.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.014
  Launch Clock Delay      :  4.671
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N23             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.587       4.671         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_42_20/Q0                     tco                   0.222       4.893 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.978         coms1_reg_config/clock_20k_cnt [5]
 CLMA_42_20/A1                                                             f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.978         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.642       5.014         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Hold time                                              -0.121       4.550                          

 Data required time                                                  4.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.550                          
 Data arrival time                                                   4.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.020
  Launch Clock Delay      :  4.676
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N23             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.592       4.676         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_42_24/Q0                     tco                   0.222       4.898 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.983         coms1_reg_config/clock_20k_cnt [9]
 CLMA_42_24/A1                                                             f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.983         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.648       5.020         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.344       4.676                          
 clock uncertainty                                       0.000       4.676                          

 Hold time                                              -0.121       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                   4.983                          
----------------------------------------------------------------------------------------------------
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
>>>>>>> testing
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
<<<<<<< HEAD
 CLMA_210_153/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_210_153/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.676       8.400         hdmi_vs          
 CLMS_158_233/Y1                   td                    0.197       8.597 f       u_CORES/u_debug_core_0/TRIG2_ff[0][101]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.509      10.106         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_98_260/RSCO                  td                    0.147      10.253 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.253         ntR86            
 CLMA_98_264/RSCO                  td                    0.147      10.400 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.400         ntR85            
 CLMA_98_268/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                  10.400         Logic Levels: 3  
                                                                                   Logic: 0.780ns(19.672%), Route: 3.185ns(80.328%)
=======
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.289       6.724 r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.996       7.720         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.196       7.916 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.788       8.704         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.147       8.851 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.851         ntR91            
 CLMA_58_141/RSCO                  td                    0.147       8.998 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.998         ntR90            
 CLMA_58_145/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                   8.998         Logic Levels: 3  
                                                                                   Logic: 0.779ns(30.394%), Route: 1.784ns(69.606%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.486      11.154         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_5      
 CLMA_98_268/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          
=======
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          
>>>>>>> testing

 Setup time                                             -0.394      12.471                          

 Data required time                                                 12.471                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 12.592                          
 Data arrival time                                                  10.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.192                          
=======
 Data required time                                                 12.471                          
 Data arrival time                                                   8.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.473                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
<<<<<<< HEAD
 CLMA_210_153/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_210_153/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.676       8.400         hdmi_vs          
 CLMS_158_233/Y1                   td                    0.197       8.597 f       u_CORES/u_debug_core_0/TRIG2_ff[0][101]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.509      10.106         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_98_260/RSCO                  td                    0.147      10.253 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.253         ntR86            
 CLMA_98_264/RSCO                  td                    0.147      10.400 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.400         ntR85            
 CLMA_98_268/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                  10.400         Logic Levels: 3  
                                                                                   Logic: 0.780ns(19.672%), Route: 3.185ns(80.328%)
=======
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.289       6.724 r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.996       7.720         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.196       7.916 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.788       8.704         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.147       8.851 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.851         ntR91            
 CLMA_58_141/RSCO                  td                    0.147       8.998 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.998         ntR90            
 CLMA_58_145/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                   8.998         Logic Levels: 3  
                                                                                   Logic: 0.779ns(30.394%), Route: 1.784ns(69.606%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.486      11.154         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_5      
 CLMA_98_268/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          
=======
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          
>>>>>>> testing

 Setup time                                             -0.394      12.471                          

 Data required time                                                 12.471                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 12.592                          
 Data arrival time                                                  10.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.192                          
=======
 Data required time                                                 12.471                          
 Data arrival time                                                   8.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.473                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
=======
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
>>>>>>> testing
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.530       4.850         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_210_153/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_210_153/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.676       8.400         hdmi_vs          
 CLMS_158_233/Y1                   td                    0.197       8.597 f       u_CORES/u_debug_core_0/TRIG2_ff[0][101]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.509      10.106         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_98_260/RSCO                  td                    0.147      10.253 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.253         ntR86            
 CLMA_98_264/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS

 Data arrival time                                                  10.253         Logic Levels: 2  
                                                                                   Logic: 0.633ns(16.579%), Route: 3.185ns(83.421%)
=======
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.289       6.724 r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.996       7.720         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.196       7.916 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.788       8.704         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.147       8.851 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.851         ntR91            
 CLMA_58_141/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS

 Data arrival time                                                   8.851         Logic Levels: 2  
                                                                                   Logic: 0.632ns(26.159%), Route: 1.784ns(73.841%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.486      11.154         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_5      
 CLMA_98_264/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Setup time                                             -0.394      12.592                          

 Data required time                                                 12.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.592                          
 Data arrival time                                                  10.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.339                          
=======
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 CLMA_58_141/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Setup time                                             -0.394      12.471                          

 Data required time                                                 12.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.471                          
 Data arrival time                                                   8.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.620                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/data_out[20]/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[12]/opit_0/D
=======
Startpoint  : fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_102_132/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK

 CLMA_102_132/Q0                   tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       6.260         fram_buf/wr_buf/wr_cell2/wr_enable
 CLMA_102_132/A0                                                           f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.260         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_102_132/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.094       6.057                          

 Data required time                                                  6.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.057                          
 Data arrival time                                                   6.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
>>>>>>> testing
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.486       4.420         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMS_174_197/CLK                                                          r       hdmi_in/data_out[20]/opit_0_inv/CLK

 CLMS_174_197/Q1                   tco                   0.229       6.180 r       hdmi_in/data_out[20]/opit_0_inv/Q
                                   net (fanout=2)        0.213       6.393         hdmi_rgb[20]     
 CLMS_170_197/M0                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[12]/opit_0/D

 Data arrival time                                                   6.393         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.810%), Route: 0.213ns(48.190%)
=======
                                   net (fanout=1)        2.486       4.420         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_58_137/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_58_137/Q1                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/wr_addr[2]/opit_0_A2Q21/Q1
                                   net (fanout=17)       0.351       6.526         fram_buf/wr_buf/wr_cell2/wr_addr [2]
 DRM_54_128/ADA0[3]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                   6.526         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.957%), Route: 0.351ns(61.043%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.530       4.850         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMS_170_197/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[12]/opit_0/CLK
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Hold time                                              -0.014       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   6.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[2]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.558
  Launch Clock Delay      :  6.072
  Clock Pessimism Removal :  -0.450

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652       6.072         ntclkbufg_5      
 CLMS_118_273/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0/CLK

 CLMS_118_273/Q0                   tco                   0.226       6.298 r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0/Q
                                   net (fanout=3)        0.216       6.514         fram_buf/wr_buf/wr_cell2/wr_data_1d [2]
 CLMS_114_277/M0                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[2]/opit_0/D

 Data arrival time                                                   6.514         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.131%), Route: 0.216ns(48.869%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.708       6.558         ntclkbufg_5      
 CLMS_114_277/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[2]/opit_0/CLK
 clock pessimism                                        -0.450       6.108                          
 clock uncertainty                                       0.200       6.308                          

 Hold time                                              -0.014       6.294                          

 Data required time                                                  6.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.294                          
 Data arrival time                                                   6.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
=======
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 DRM_54_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Hold time                                               0.113       6.300                          

 Data required time                                                  6.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.300                          
 Data arrival time                                                   6.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
<<<<<<< HEAD
 CLMS_214_153/CLK                                                          r       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_214_153/Q0                   tco                   0.222       6.173 f       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.085       6.258         hdmi_in/h_cnt [5]
 CLMS_214_153/A1                                                           f       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/I01
=======
 CLMS_146_109/CLK                                                          r       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_146_109/Q0                   tco                   0.222       6.173 f       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.084       6.257         hdmi_in/h_cnt [5]
 CLMS_146_109/A1                                                           f       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/I01
>>>>>>> testing

 Data arrival time                                                   6.257         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
<<<<<<< HEAD
 CLMS_214_153/CLK                                                          r       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/CLK
=======
 CLMS_146_109/CLK                                                          r       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/CLK
>>>>>>> testing
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.121       6.030                          

 Data required time                                                  6.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.030                          
 Data arrival time                                                   6.257                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.017
  Launch Clock Delay      :  5.331
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMA_218_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_218_8/Q0                     tco                   0.287       5.618 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.446       7.064         u_CORES/u_jtag_hub/data_ctrl
 CLMA_190_72/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.064         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.561%), Route: 1.446ns(83.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.465      28.465         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.465 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.552      30.017         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.318                          
 clock uncertainty                                      -0.050      30.268                          

 Setup time                                             -0.222      30.046                          

 Data required time                                                 30.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.046                          
 Data arrival time                                                   7.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.017
  Launch Clock Delay      :  5.331
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMA_218_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_218_8/Q0                     tco                   0.287       5.618 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.446       7.064         u_CORES/u_jtag_hub/data_ctrl
 CLMA_190_72/B4                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.064         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.561%), Route: 1.446ns(83.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.465      28.465         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.465 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.552      30.017         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.318                          
 clock uncertainty                                      -0.050      30.268                          

 Setup time                                             -0.076      30.192                          

 Data required time                                                 30.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.192                          
 Data arrival time                                                   7.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.017
  Launch Clock Delay      :  5.331
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMA_218_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_218_8/Q0                     tco                   0.287       5.618 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.446       7.064         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_73/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.064         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.561%), Route: 1.446ns(83.439%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.465      28.465         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.465 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.552      30.017         ntclkbufg_1      
 CLMS_190_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.318                          
 clock uncertainty                                      -0.050      30.268                          

 Setup time                                             -0.076      30.192                          

 Data required time                                                 30.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.192                          
 Data arrival time                                                   7.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[200]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[199]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.331
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.307       3.307         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.531       4.838         ntclkbufg_1      
 CLMA_210_212/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[200]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_212/Q0                   tco                   0.222       5.060 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[200]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.145         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg_buf [200]
 CLMA_210_213/B4                                                           f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[199]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMA_210_213/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[199]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.867                          
 clock uncertainty                                       0.000       4.867                          

 Hold time                                              -0.035       4.832                          

 Data required time                                                  4.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.832                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.331
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.307       3.307         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.531       4.838         ntclkbufg_1      
 CLMA_210_249/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_249/Q0                   tco                   0.222       5.060 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.146         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg_buf [49]
 CLMA_210_248/B4                                                           f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.146         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMA_210_248/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.867                          
 clock uncertainty                                       0.000       4.867                          

 Hold time                                              -0.035       4.832                          

 Data required time                                                  4.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.832                          
 Data arrival time                                                   5.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[452]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[451]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.331
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.307       3.307         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.531       4.838         ntclkbufg_1      
 CLMA_186_196/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[452]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_196/Q1                   tco                   0.224       5.062 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[452]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.147         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg_buf [452]
 CLMS_186_197/C4                                                           f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[451]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMS_186_197/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[451]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.867                          
 clock uncertainty                                       0.000       4.867                          

 Hold time                                              -0.034       4.833                          

 Data required time                                                  4.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.833                          
 Data arrival time                                                   5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.959
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.331      27.331         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_80/Y0                    tco                   0.375      27.706 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.426      28.132         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_81/Y3                    td                    0.287      28.419 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=1)        0.401      28.820         u_CORES/u_debug_core_0/u_hub_data_decode/_N20341
 CLMA_190_80/Y1                    td                    0.316      29.136 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=12)       2.089      31.225         u_CORES/u_debug_core_0/_N20378
 CLMS_162_193/Y0                   td                    0.196      31.421 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=3)        1.402      32.823         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_150_260/Y0                   td                    0.478      33.301 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.452      33.753         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_150_248/CECO                 td                    0.184      33.937 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.937         ntR2710          
 CLMA_150_252/CECO                 td                    0.184      34.121 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.121         ntR2709          
 CLMA_150_256/CECI                                                         r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.121         Logic Levels: 6  
                                                                                   Logic: 2.020ns(29.750%), Route: 4.770ns(70.250%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.307      53.307         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.652      54.959         ntclkbufg_1      
 CLMA_150_256/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.959                          
 clock uncertainty                                      -0.050      54.909                          

 Setup time                                             -0.729      54.180                          

 Data required time                                                 54.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.180                          
 Data arrival time                                                  34.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.959
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.331      27.331         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_80/Y0                    tco                   0.375      27.706 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.426      28.132         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_81/Y3                    td                    0.287      28.419 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=1)        0.401      28.820         u_CORES/u_debug_core_0/u_hub_data_decode/_N20341
 CLMA_190_80/Y1                    td                    0.316      29.136 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=12)       2.089      31.225         u_CORES/u_debug_core_0/_N20378
 CLMS_162_193/Y0                   td                    0.196      31.421 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=3)        1.402      32.823         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_150_260/Y0                   td                    0.478      33.301 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.452      33.753         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_150_248/CECO                 td                    0.184      33.937 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.937         ntR2710          
 CLMA_150_252/CECO                 td                    0.184      34.121 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.121         ntR2709          
 CLMA_150_256/CECI                                                         r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  34.121         Logic Levels: 6  
                                                                                   Logic: 2.020ns(29.750%), Route: 4.770ns(70.250%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.307      53.307         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.652      54.959         ntclkbufg_1      
 CLMA_150_256/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      54.959                          
 clock uncertainty                                      -0.050      54.909                          

 Setup time                                             -0.729      54.180                          

 Data required time                                                 54.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.180                          
 Data arrival time                                                  34.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.628  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.959
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.331      27.331         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_80/Y0                    tco                   0.375      27.706 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.426      28.132         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_81/Y3                    td                    0.287      28.419 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=1)        0.401      28.820         u_CORES/u_debug_core_0/u_hub_data_decode/_N20341
 CLMA_190_80/Y1                    td                    0.316      29.136 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=12)       2.089      31.225         u_CORES/u_debug_core_0/_N20378
 CLMS_162_193/Y0                   td                    0.196      31.421 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=3)        1.402      32.823         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_150_260/Y0                   td                    0.478      33.301 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.452      33.753         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_150_248/CECO                 td                    0.184      33.937 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.937         ntR2710          
 CLMA_150_252/CECI                                                         r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  33.937         Logic Levels: 5  
                                                                                   Logic: 1.836ns(27.793%), Route: 4.770ns(72.207%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.307      53.307         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      53.307 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.652      54.959         ntclkbufg_1      
 CLMA_150_252/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.959                          
 clock uncertainty                                      -0.050      54.909                          

 Setup time                                             -0.729      54.180                          

 Data required time                                                 54.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.180                          
 Data arrival time                                                  33.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.331
  Launch Clock Delay      :  1.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.872      26.872         u_CORES/capt_o   
 CLMA_190_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_190_76/Y0                    tco                   0.284      27.156 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.216      27.372         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_190_81/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.372         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.800%), Route: 0.216ns(43.200%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMS_190_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.331                          
 clock uncertainty                                       0.050       5.381                          

 Hold time                                              -0.094       5.287                          

 Data required time                                                  5.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.287                          
 Data arrival time                                                  27.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.331
  Launch Clock Delay      :  1.872
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.872      26.872         u_CORES/capt_o   
 CLMA_190_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_190_76/Q0                    tco                   0.222      27.094 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.342      27.436         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_190_81/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.436         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.362%), Route: 0.342ns(60.638%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMS_190_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.331                          
 clock uncertainty                                       0.050       5.381                          

 Hold time                                              -0.035       5.346                          

 Data required time                                                  5.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.346                          
 Data arrival time                                                  27.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.331
  Launch Clock Delay      :  1.985
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.985      26.985         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_190_80/Q3                    tco                   0.226      27.211 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.265      27.476         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_190_89/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.476         Logic Levels: 0  
                                                                                   Logic: 0.226ns(46.029%), Route: 0.265ns(53.971%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.746       3.746         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       3.746 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.585       5.331         ntclkbufg_1      
 CLMS_190_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.331                          
 clock uncertainty                                       0.050       5.381                          

 Hold time                                              -0.014       5.367                          

 Data required time                                                  5.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.367                          
 Data arrival time                                                  27.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.985
  Launch Clock Delay      :  5.443
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.833      78.833         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.833 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.610      80.443         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_72/Q1                    tco                   0.289      80.732 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.402      81.134         u_CORES/conf_sel [0]
 CLMA_190_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.134         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.823%), Route: 0.402ns(58.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.985     126.985         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.985                          
 clock uncertainty                                      -0.050     126.935                          

 Setup time                                             -0.617     126.318                          

 Data required time                                                126.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.318                          
 Data arrival time                                                  81.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.985
  Launch Clock Delay      :  5.443
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.833      78.833         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.833 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.610      80.443         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_72/Q1                    tco                   0.289      80.732 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.402      81.134         u_CORES/conf_sel [0]
 CLMA_190_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.134         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.823%), Route: 0.402ns(58.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.985     126.985         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.985                          
 clock uncertainty                                      -0.050     126.935                          

 Setup time                                             -0.617     126.318                          

 Data required time                                                126.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.318                          
 Data arrival time                                                  81.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.985
  Launch Clock Delay      :  5.443
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.833      78.833         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      78.833 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.610      80.443         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_72/Q1                    tco                   0.289      80.732 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.402      81.134         u_CORES/conf_sel [0]
 CLMA_190_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.134         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.823%), Route: 0.402ns(58.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.985     126.985         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.985                          
 clock uncertainty                                      -0.050     126.935                          

 Setup time                                             -0.617     126.318                          

 Data required time                                                126.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.318                          
 Data arrival time                                                  81.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  5.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.465     128.465         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.465 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.552     130.017         ntclkbufg_1      
 CLMS_190_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_73/Q2                    tco                   0.224     130.241 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.254     130.495         u_CORES/id_o [4] 
 CLMA_190_80/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.495         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.862%), Route: 0.254ns(53.138%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.331     127.331         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.331                          
 clock uncertainty                                       0.050     127.381                          

 Hold time                                              -0.024     127.357                          

 Data required time                                                127.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.357                          
 Data arrival time                                                 130.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  5.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.465     128.465         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.465 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.552     130.017         ntclkbufg_1      
 CLMS_190_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_73/Q0                    tco                   0.222     130.239 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.341     130.580         u_CORES/id_o [0] 
 CLMA_190_80/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 130.580         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.432%), Route: 0.341ns(60.568%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.331     127.331         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.331                          
 clock uncertainty                                       0.050     127.381                          

 Hold time                                               0.053     127.434                          

 Data required time                                                127.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.434                          
 Data arrival time                                                 130.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.833  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.184
  Launch Clock Delay      :  5.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.465     128.465         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.465 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.552     130.017         ntclkbufg_1      
 CLMS_190_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_73/Q0                    tco                   0.222     130.239 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.217     130.456         u_CORES/id_o [0] 
 CLMA_190_76/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.456         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.569%), Route: 0.217ns(49.431%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.184     127.184         u_CORES/capt_o   
 CLMA_190_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.184                          
 clock uncertainty                                       0.050     127.234                          

 Hold time                                               0.053     127.287                          

 Data required time                                                127.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.287                          
 Data arrival time                                                 130.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.169                          
=======
 Slack (MET)                                                         0.227                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
>>>>>>> testing
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_194_45/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_45/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=902)      3.252       8.968         u_DDR3_50H/ddr_rstn
 CLMS_10_193/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   8.968         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.162%), Route: 3.252ns(91.838%)
=======
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      3.850       9.566         u_DDR3_50H/ddr_rstn
 CLMA_42_200/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   9.566         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.982%), Route: 3.850ns(93.018%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_10_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
=======
 CLMA_42_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
>>>>>>> testing
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
<<<<<<< HEAD
 Data arrival time                                                   8.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.738                          
=======
 Data arrival time                                                   9.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.140                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
>>>>>>> testing
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_194_45/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_45/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=902)      2.877       8.593         u_DDR3_50H/ddr_rstn
 CLMS_46_185/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   8.593         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.128%), Route: 2.877ns(90.872%)
=======
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      2.506       8.224         u_DDR3_50H/ddr_rstn
 CLMA_66_136/RSCO                  td                    0.147       8.371 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.371         ntR203           
 CLMA_66_140/RSCO                  td                    0.147       8.518 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.518         ntR202           
 CLMA_66_144/RSCO                  td                    0.147       8.665 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.665         ntR201           
 CLMA_66_148/RSCO                  td                    0.147       8.812 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.812         ntR200           
 CLMA_66_152/RSCO                  td                    0.147       8.959 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.959         ntR199           
 CLMA_66_156/RSCO                  td                    0.147       9.106 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.106         ntR198           
 CLMA_66_160/RSCO                  td                    0.147       9.253 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.253         ntR197           
 CLMA_66_164/RSCO                  td                    0.147       9.400 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.400         ntR196           
 CLMA_66_168/RSCO                  td                    0.147       9.547 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.547         ntR195           
 CLMA_66_172/RSCO                  td                    0.147       9.694 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.694         ntR194           
 CLMA_66_176/RSCO                  td                    0.147       9.841 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.841         ntR193           
 CLMA_66_180/RSCO                  td                    0.147       9.988 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.988         ntR192           
 CLMA_66_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.988         Logic Levels: 12 
                                                                                   Logic: 2.055ns(45.056%), Route: 2.506ns(54.944%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_46_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
=======
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
>>>>>>> testing
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 24.706                          
 Data arrival time                                                   8.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.113                          
=======
 Data required time                                                 25.323                          
 Data arrival time                                                   9.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.335                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
>>>>>>> testing
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_194_45/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_45/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=902)      2.871       8.587         u_DDR3_50H/ddr_rstn
 CLMS_62_173/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.587         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.146%), Route: 2.871ns(90.854%)
=======
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      2.506       8.224         u_DDR3_50H/ddr_rstn
 CLMA_66_136/RSCO                  td                    0.147       8.371 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.371         ntR203           
 CLMA_66_140/RSCO                  td                    0.147       8.518 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.518         ntR202           
 CLMA_66_144/RSCO                  td                    0.147       8.665 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.665         ntR201           
 CLMA_66_148/RSCO                  td                    0.147       8.812 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.812         ntR200           
 CLMA_66_152/RSCO                  td                    0.147       8.959 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.959         ntR199           
 CLMA_66_156/RSCO                  td                    0.147       9.106 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.106         ntR198           
 CLMA_66_160/RSCO                  td                    0.147       9.253 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.253         ntR197           
 CLMA_66_164/RSCO                  td                    0.147       9.400 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.400         ntR196           
 CLMA_66_168/RSCO                  td                    0.147       9.547 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.547         ntR195           
 CLMA_66_172/RSCO                  td                    0.147       9.694 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.694         ntR194           
 CLMA_66_176/RSCO                  td                    0.147       9.841 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.841         ntR193           
 CLMA_66_180/RSCO                  td                    0.147       9.988 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.988         ntR192           
 CLMA_66_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                   9.988         Logic Levels: 12 
                                                                                   Logic: 2.055ns(45.056%), Route: 2.506ns(54.944%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_62_173/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
>>>>>>> testing
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 24.706                          
 Data arrival time                                                   8.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.119                          
=======
 Data required time                                                 25.323                          
 Data arrival time                                                   9.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.335                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

<<<<<<< HEAD
 CLMA_66_184/Q2                    tco                   0.228       5.323 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.434       5.757         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_177/RSCO                  td                    0.115       5.872 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.872         ntR1892          
 CLMA_58_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.872         Logic Levels: 1  
                                                                                   Logic: 0.343ns(44.144%), Route: 0.434ns(55.856%)
=======
 CLMA_66_184/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.309       5.628         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.105       5.733 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.733         ntR366           
 CLMS_66_185/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.567%), Route: 0.309ns(48.433%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_58_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          
=======
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          
>>>>>>> testing

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  5.131                          
 Data arrival time                                                   5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.741                          
=======
 Data required time                                                  5.124                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.309       5.628         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.105       5.733 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.733         ntR366           
 CLMS_66_185/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.567%), Route: 0.309ns(48.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

<<<<<<< HEAD
 CLMA_66_184/Q2                    tco                   0.228       5.323 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.434       5.757         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_177/RSCO                  td                    0.115       5.872 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.872         ntR1892          
 CLMA_58_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.872         Logic Levels: 1  
                                                                                   Logic: 0.343ns(44.144%), Route: 0.434ns(55.856%)
=======
 CLMA_66_184/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.309       5.628         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.105       5.733 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.733         ntR366           
 CLMS_66_185/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.567%), Route: 0.309ns(48.433%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_58_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          
=======
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          
>>>>>>> testing

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  5.131                          
 Data arrival time                                                   5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q2                    tco                   0.228       5.323 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.434       5.757         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_177/RSCO                  td                    0.115       5.872 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.872         ntR1892          
 CLMA_58_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.872         Logic Levels: 1  
                                                                                   Logic: 0.343ns(44.144%), Route: 0.434ns(55.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_58_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.741                          
=======
 Data required time                                                  5.124                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[76]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.444
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_30_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q/CLK

 CLMA_30_216/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=10)       2.761      14.002         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 RCKB_7_71/CLK_OUT                 td                    0.000      14.002 f       BUFROUTE_0/CLKOUT
                                   net (fanout=1)        0.598      14.600         ntR2033          
 DQSL_6_28/RST_TRAINING_N                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  14.600         Logic Levels: 1  
                                                                                   Logic: 0.287ns(7.872%), Route: 3.359ns(92.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.589      20.444         ntclkbufg_0      
 DQSL_6_28/CLK_REGIONAL                                                    r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.514      20.958                          
 clock uncertainty                                      -0.350      20.608                          

 Recovery time                                          -0.121      20.487                          

 Data required time                                                 20.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.487                          
 Data arrival time                                                  14.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.288      11.242 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     2.212      13.454         u_CORES/u_debug_core_0/resetn
 CLMA_214_60/RSCO                  td                    0.147      13.601 f       u_CORES/u_debug_core_0/data_pipe[4][489]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.601         ntR398           
 CLMA_214_68/RSCO                  td                    0.147      13.748 f       u_CORES/u_debug_core_0/TRIG1_ff[0][54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.748         ntR397           
 CLMA_214_72/RSCO                  td                    0.147      13.895 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[505]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.895         ntR396           
 CLMA_214_76/RSCO                  td                    0.147      14.042 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[508]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.042         ntR395           
 CLMA_214_80/RSCO                  td                    0.147      14.189 f       u_CORES/u_debug_core_0/TRIG1_ff[0][58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.189         ntR394           
 CLMA_214_84/RSCO                  td                    0.147      14.336 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[494]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.336         ntR393           
 CLMA_214_88/RSCO                  td                    0.147      14.483 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[491]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.483         ntR392           
 CLMA_214_92/RSCO                  td                    0.147      14.630 f       u_CORES/u_debug_core_0/TRIG1_ff[0][73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR391           
 CLMA_214_96/RSCO                  td                    0.147      14.777 f       u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.777         ntR390           
 CLMA_214_100/RSCO                 td                    0.147      14.924 f       u_CORES/u_debug_core_0/TRIG1_ff[0][130]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.924         ntR389           
 CLMA_214_104/RSCO                 td                    0.147      15.071 f       u_CORES/u_debug_core_0/data_pipe[4][186]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.071         ntR388           
 CLMA_214_108/RSCO                 td                    0.147      15.218 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[112]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.218         ntR387           
 CLMA_214_112/RSCO                 td                    0.147      15.365 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[328]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.365         ntR386           
 CLMA_214_116/RSCO                 td                    0.147      15.512 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[362]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.512         ntR385           
 CLMA_214_120/RSCO                 td                    0.147      15.659 f       u_CORES/u_debug_core_0/TRIG1_ff[0][128]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.659         ntR384           
 CLMA_214_124/RSCO                 td                    0.147      15.806 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[447]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.806         ntR383           
 CLMA_214_128/RSCO                 td                    0.147      15.953 f       u_CORES/u_debug_core_0/TRIG1_ff[0][77]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.953         ntR382           
 CLMA_214_132/RSCI                                                         f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[76]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.953         Logic Levels: 17 
                                                                                   Logic: 2.787ns(55.751%), Route: 2.212ns(44.249%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.958      13.203         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.147      13.350 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.350         ntR493           
 CLMA_30_117/RSCO                  td                    0.147      13.497 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.497         ntR492           
 CLMA_30_121/RSCO                  td                    0.147      13.644 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.644         ntR491           
 CLMA_30_125/RSCO                  td                    0.147      13.791 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      13.791         ntR490           
 CLMA_30_129/RSCO                  td                    0.147      13.938 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.938         ntR489           
 CLMA_30_133/RSCO                  td                    0.147      14.085 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.085         ntR488           
 CLMA_30_137/RSCO                  td                    0.147      14.232 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.232         ntR487           
 CLMA_30_141/RSCO                  td                    0.147      14.379 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.379         ntR486           
 CLMA_30_145/RSCO                  td                    0.147      14.526 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.526         ntR485           
 CLMA_30_149/RSCO                  td                    0.147      14.673 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.673         ntR484           
 CLMA_30_153/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.673         Logic Levels: 10 
                                                                                   Logic: 1.761ns(47.351%), Route: 1.958ns(52.649%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      20.386         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[76]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          
>>>>>>> testing

 Recovery time                                           0.000      20.550                          

 Data required time                                                 20.550                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 20.550                          
 Data arrival time                                                  15.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.597                          
=======
 Data required time                                                 20.568                          
 Data arrival time                                                  14.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.895                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[158]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.288      11.242 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     2.212      13.454         u_CORES/u_debug_core_0/resetn
 CLMA_214_60/RSCO                  td                    0.147      13.601 f       u_CORES/u_debug_core_0/data_pipe[4][489]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.601         ntR398           
 CLMA_214_68/RSCO                  td                    0.147      13.748 f       u_CORES/u_debug_core_0/TRIG1_ff[0][54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.748         ntR397           
 CLMA_214_72/RSCO                  td                    0.147      13.895 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[505]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.895         ntR396           
 CLMA_214_76/RSCO                  td                    0.147      14.042 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[508]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.042         ntR395           
 CLMA_214_80/RSCO                  td                    0.147      14.189 f       u_CORES/u_debug_core_0/TRIG1_ff[0][58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.189         ntR394           
 CLMA_214_84/RSCO                  td                    0.147      14.336 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[494]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.336         ntR393           
 CLMA_214_88/RSCO                  td                    0.147      14.483 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[491]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.483         ntR392           
 CLMA_214_92/RSCO                  td                    0.147      14.630 f       u_CORES/u_debug_core_0/TRIG1_ff[0][73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR391           
 CLMA_214_96/RSCO                  td                    0.147      14.777 f       u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.777         ntR390           
 CLMA_214_100/RSCO                 td                    0.147      14.924 f       u_CORES/u_debug_core_0/TRIG1_ff[0][130]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.924         ntR389           
 CLMA_214_104/RSCO                 td                    0.147      15.071 f       u_CORES/u_debug_core_0/data_pipe[4][186]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.071         ntR388           
 CLMA_214_108/RSCO                 td                    0.147      15.218 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[112]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.218         ntR387           
 CLMA_214_112/RSCO                 td                    0.147      15.365 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[328]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.365         ntR386           
 CLMA_214_116/RSCO                 td                    0.147      15.512 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[362]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.512         ntR385           
 CLMA_214_120/RSCO                 td                    0.147      15.659 f       u_CORES/u_debug_core_0/TRIG1_ff[0][128]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.659         ntR384           
 CLMA_214_124/RSCO                 td                    0.147      15.806 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[447]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.806         ntR383           
 CLMA_214_128/RSCO                 td                    0.147      15.953 f       u_CORES/u_debug_core_0/TRIG1_ff[0][77]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.953         ntR382           
 CLMA_214_132/RSCI                                                         f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[158]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.953         Logic Levels: 17 
                                                                                   Logic: 2.787ns(55.751%), Route: 2.212ns(44.249%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.958      13.203         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.147      13.350 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.350         ntR493           
 CLMA_30_117/RSCO                  td                    0.147      13.497 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.497         ntR492           
 CLMA_30_121/RSCO                  td                    0.147      13.644 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.644         ntR491           
 CLMA_30_125/RSCO                  td                    0.147      13.791 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      13.791         ntR490           
 CLMA_30_129/RSCO                  td                    0.147      13.938 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.938         ntR489           
 CLMA_30_133/RSCO                  td                    0.147      14.085 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.085         ntR488           
 CLMA_30_137/RSCO                  td                    0.147      14.232 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.232         ntR487           
 CLMA_30_141/RSCO                  td                    0.147      14.379 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.379         ntR486           
 CLMA_30_145/RSCO                  td                    0.147      14.526 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.526         ntR485           
 CLMA_30_149/RSCO                  td                    0.147      14.673 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.673         ntR484           
 CLMA_30_153/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.673         Logic Levels: 10 
                                                                                   Logic: 1.761ns(47.351%), Route: 1.958ns(52.649%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      20.386         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[158]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          
>>>>>>> testing

 Recovery time                                           0.000      20.550                          

 Data required time                                                 20.550                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 20.550                          
 Data arrival time                                                  15.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.597                          
=======
 Data required time                                                 20.568                          
 Data arrival time                                                  14.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.895                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[159]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.323      10.931         nt_ddr_init_done 
 CLMS_114_177/RS                                                           f       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/RS

 Data arrival time                                                  10.931         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.734%), Route: 0.323ns(59.266%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.323      10.931         nt_ddr_init_done 
 CLMS_114_177/RS                                                           f       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/RS

 Data arrival time                                                  10.931         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.734%), Route: 0.323ns(59.266%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.323      10.931         nt_ddr_init_done 
 CLMS_114_177/RS                                                           f       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/RS

 Data arrival time                                                  10.931         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.734%), Route: 0.323ns(59.266%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514
=======
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.288      11.242 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     2.212      13.454         u_CORES/u_debug_core_0/resetn
 CLMA_214_60/RSCO                  td                    0.147      13.601 f       u_CORES/u_debug_core_0/data_pipe[4][489]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.601         ntR398           
 CLMA_214_68/RSCO                  td                    0.147      13.748 f       u_CORES/u_debug_core_0/TRIG1_ff[0][54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.748         ntR397           
 CLMA_214_72/RSCO                  td                    0.147      13.895 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[505]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.895         ntR396           
 CLMA_214_76/RSCO                  td                    0.147      14.042 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[508]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.042         ntR395           
 CLMA_214_80/RSCO                  td                    0.147      14.189 f       u_CORES/u_debug_core_0/TRIG1_ff[0][58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.189         ntR394           
 CLMA_214_84/RSCO                  td                    0.147      14.336 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[494]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.336         ntR393           
 CLMA_214_88/RSCO                  td                    0.147      14.483 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[491]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.483         ntR392           
 CLMA_214_92/RSCO                  td                    0.147      14.630 f       u_CORES/u_debug_core_0/TRIG1_ff[0][73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR391           
 CLMA_214_96/RSCO                  td                    0.147      14.777 f       u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.777         ntR390           
 CLMA_214_100/RSCO                 td                    0.147      14.924 f       u_CORES/u_debug_core_0/TRIG1_ff[0][130]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.924         ntR389           
 CLMA_214_104/RSCO                 td                    0.147      15.071 f       u_CORES/u_debug_core_0/data_pipe[4][186]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.071         ntR388           
 CLMA_214_108/RSCO                 td                    0.147      15.218 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[112]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.218         ntR387           
 CLMA_214_112/RSCO                 td                    0.147      15.365 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[328]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.365         ntR386           
 CLMA_214_116/RSCO                 td                    0.147      15.512 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[362]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.512         ntR385           
 CLMA_214_120/RSCO                 td                    0.147      15.659 f       u_CORES/u_debug_core_0/TRIG1_ff[0][128]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.659         ntR384           
 CLMA_214_124/RSCO                 td                    0.147      15.806 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[447]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      15.806         ntR383           
 CLMA_214_128/RSCO                 td                    0.147      15.953 f       u_CORES/u_debug_core_0/TRIG1_ff[0][77]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.953         ntR382           
 CLMA_214_132/RSCI                                                         f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[159]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.953         Logic Levels: 17 
                                                                                   Logic: 2.787ns(55.751%), Route: 2.212ns(44.249%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      20.386         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[159]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                           0.000      20.550                          

 Data required time                                                 20.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.550                          
 Data arrival time                                                  15.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.597                          
=======
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.671       8.959         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.959         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.764%), Route: 2.671ns(90.236%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      29.364         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Recovery time                                          -0.055      29.458                          

 Data required time                                                 29.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.458                          
 Data arrival time                                                   8.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.499                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG3_ff[0][7]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532
=======
Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      10.386         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.221      10.607 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     0.384      10.991         u_CORES/u_debug_core_0/resetn
 CLMS_134_177/RSCO                 td                    0.105      11.096 r       u_CORES/u_debug_core_0/TRIG0_ff[1][196]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.096         ntR1625          
 CLMS_134_181/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG3_ff[0][7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.096         Logic Levels: 1  
                                                                                   Logic: 0.326ns(45.915%), Route: 0.384ns(54.085%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/TRIG3_ff[0][7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
=======
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.672       8.960         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.960         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.760%), Route: 2.672ns(90.240%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_4      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   8.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.601                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG3_ff[0][140]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532
=======
Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      10.386         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.221      10.607 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     0.384      10.991         u_CORES/u_debug_core_0/resetn
 CLMS_134_177/RSCO                 td                    0.105      11.096 r       u_CORES/u_debug_core_0/TRIG0_ff[1][196]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.096         ntR1625          
 CLMS_134_181/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG3_ff[0][140]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.096         Logic Levels: 1  
                                                                                   Logic: 0.326ns(45.915%), Route: 0.384ns(54.085%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/TRIG3_ff[0][140]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][711]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.531      10.386         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.221      10.607 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     0.384      10.991         u_CORES/u_debug_core_0/resetn
 CLMS_134_177/RSCO                 td                    0.105      11.096 r       u_CORES/u_debug_core_0/TRIG0_ff[1][196]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.096         ntR1625          
 CLMS_134_181/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][711]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.096         Logic Levels: 1  
                                                                                   Logic: 0.326ns(45.915%), Route: 0.384ns(54.085%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][711]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
=======
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.484       8.772         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.772         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.422%), Route: 2.484ns(89.578%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_4      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   8.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.789                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N22             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.028       9.316         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.316         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.713%), Route: 3.028ns(91.287%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N22             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.531      29.364         ntclkbufg_4      
 DRM_82_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.250      29.495                          

 Recovery time                                          -0.055      29.440                          

 Data required time                                                 29.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.440                          
 Data arrival time                                                   9.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.124                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
<<<<<<< HEAD
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N22             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.110       9.398         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.398         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.503%), Route: 3.110ns(91.497%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N22             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.652      29.485         ntclkbufg_4      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   9.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.163                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N22             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.051       9.339         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.339         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.653%), Route: 3.051ns(91.347%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N22             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.652      29.485         ntclkbufg_4      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   9.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.222                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
=======
>>>>>>> testing
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.531       5.564         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.504       6.292         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_178_192/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.292         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.769%), Route: 0.504ns(69.231%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.228       5.792 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.187       6.979         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.979         Logic Levels: 0  
                                                                                   Logic: 0.228ns(16.113%), Route: 1.187ns(83.887%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 DRM_178_192/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 DRM_26_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  5.800                          
 Data arrival time                                                   6.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
=======
 Data required time                                                  5.772                          
 Data arrival time                                                   6.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.207                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.531       5.564         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.312       7.105         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.105         Logic Levels: 0  
                                                                                   Logic: 0.229ns(14.860%), Route: 1.312ns(85.140%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.228       5.792 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.219       7.011         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_44/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.011         Logic Levels: 0  
                                                                                   Logic: 0.228ns(15.757%), Route: 1.219ns(84.243%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.585       5.999         ntclkbufg_4      
 DRM_82_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 DRM_142_44/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Removal time                                           -0.028       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
<<<<<<< HEAD
 Data arrival time                                                   7.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.315                          
=======
 Data arrival time                                                   7.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.221                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.122
=======
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
>>>>>>> testing
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.531       5.564         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.444       7.237         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_234_252/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.237         Logic Levels: 0  
                                                                                   Logic: 0.229ns(13.688%), Route: 1.444ns(86.312%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.228       5.792 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.232       7.024         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.024         Logic Levels: 0  
                                                                                   Logic: 0.228ns(15.616%), Route: 1.232ns(84.384%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.708       6.122         ntclkbufg_4      
 DRM_234_252/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.741                          
 clock uncertainty                                       0.200       5.941                          

 Removal time                                           -0.028       5.913                          

 Data required time                                                  5.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.913                          
 Data arrival time                                                   7.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.324                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 DRM_82_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   7.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.112
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.274      13.885         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  13.885         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.276%), Route: 2.274ns(88.724%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.545      33.912         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.082                          
 clock uncertainty                                      -0.250      34.832                          

 Recovery time                                          -0.055      34.777                          

 Data required time                                                 34.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.777                          
 Data arrival time                                                  13.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.892                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.148
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.254      13.865         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  13.865         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.365%), Route: 2.254ns(88.635%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.581      33.948         ntclkbufg_3      
 DRM_82_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.118                          
 clock uncertainty                                      -0.250      34.868                          

 Recovery time                                          -0.055      34.813                          

 Data required time                                                 34.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.813                          
 Data arrival time                                                  13.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.948                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.127
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.133      13.744         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_24/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  13.744         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.932%), Route: 2.133ns(88.068%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.560      33.927         ntclkbufg_3      
 DRM_54_24/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.097                          
 clock uncertainty                                      -0.250      34.847                          

 Recovery time                                          -0.055      34.792                          

 Data required time                                                 34.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.792                          
 Data arrival time                                                  13.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.048                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.229      10.327 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.741      11.068         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.068         Logic Levels: 0  
                                                                                   Logic: 0.229ns(23.608%), Route: 0.741ns(76.392%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 DRM_142_108/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.170      10.152                          
 clock uncertainty                                       0.200      10.352                          

 Removal time                                           -0.028      10.324                          

 Data required time                                                 10.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.324                          
 Data arrival time                                                  11.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.744                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.229      10.327 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.925      11.252         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_88/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.252         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.844%), Route: 0.925ns(80.156%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 DRM_142_88/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.170      10.152                          
 clock uncertainty                                       0.200      10.352                          

 Removal time                                           -0.028      10.324                          

 Data required time                                                 10.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.324                          
 Data arrival time                                                  11.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.928                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.229      10.327 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.924      11.251         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.251         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.861%), Route: 0.924ns(80.139%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 DRM_142_168/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.188      10.134                          
 clock uncertainty                                       0.200      10.334                          

 Removal time                                           -0.028      10.306                          

 Data required time                                                 10.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.306                          
 Data arrival time                                                  11.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.945                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> testing
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       2.330       7.580         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_24/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.580         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.035%), Route: 2.330ns(88.965%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100      17.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      18.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.556      19.642         ntclkbufg_3      
 DRM_26_24/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      19.932                          
 clock uncertainty                                      -0.150      19.782                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.834       8.084         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.084         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.254%), Route: 2.834ns(90.746%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.558         ntclkbufg_2      
 DRM_54_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          
>>>>>>> testing

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 19.740                          
 Data arrival time                                                   7.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.160                          
=======
 Data required time                                                 17.656                          
 Data arrival time                                                   8.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.572                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> testing
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       2.152       7.402         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_44/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.402         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.839%), Route: 2.152ns(88.161%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100      17.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      18.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.540      19.626         ntclkbufg_3      
 DRM_26_44/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      19.916                          
 clock uncertainty                                      -0.150      19.766                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.765       8.015         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.015         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.463%), Route: 2.765ns(90.537%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.558         ntclkbufg_2      
 DRM_82_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          
>>>>>>> testing

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 19.724                          
 Data arrival time                                                   7.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.322                          
=======
 Data required time                                                 17.656                          
 Data arrival time                                                   8.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.641                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.637
=======
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
>>>>>>> testing
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.291       5.252 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       1.895       7.147         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_68/RSTB[0]                                                         r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.147         Logic Levels: 0  
                                                                                   Logic: 0.291ns(13.312%), Route: 1.895ns(86.688%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100      17.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      18.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.551      19.637         ntclkbufg_3      
 DRM_26_68/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      19.927                          
 clock uncertainty                                      -0.150      19.777                          

 Recovery time                                          -0.096      19.681                          

 Data required time                                                 19.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.681                          
 Data arrival time                                                   7.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.534                          
=======
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.723       7.973         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_336/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.973         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.595%), Route: 2.723ns(90.405%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.558         ntclkbufg_2      
 DRM_82_336/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   7.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.683                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.976       5.817         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.817         Logic Levels: 0  
                                                                                   Logic: 0.224ns(18.667%), Route: 0.976ns(81.333%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.012       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   5.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.134                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.977       5.818         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_192/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.818         Logic Levels: 0  
                                                                                   Logic: 0.224ns(18.651%), Route: 0.977ns(81.349%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 DRM_178_192/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.012       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   5.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.135                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       4.617         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       0.462       5.303         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_212/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.303         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.653%), Route: 0.462ns(67.347%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.229       4.846 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.171       6.017         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_232/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.229ns(16.357%), Route: 1.171ns(83.643%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 DRM_54_212/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 DRM_82_232/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
>>>>>>> testing
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.044       4.609                          

 Data required time                                                  4.609                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  4.665                          
 Data arrival time                                                   5.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
=======
 Data required time                                                  4.609                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.408                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       4.617         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       0.666       5.507         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_192/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.507         Logic Levels: 0  
                                                                                   Logic: 0.224ns(25.169%), Route: 0.666ns(74.831%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       4.961         ntclkbufg_3      
 DRM_26_192/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N23             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       4.617         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.229       4.846 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       1.064       5.910         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_252/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.910         Logic Levels: 0  
                                                                                   Logic: 0.229ns(17.711%), Route: 1.064ns(82.289%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N23             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.708       5.084         ntclkbufg_3      
 DRM_26_252/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Removal time                                           -0.044       4.750                          

 Data required time                                                  4.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.750                          
 Data arrival time                                                   5.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.160                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
=======
Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
>>>>>>> testing
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMA_198_48/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_198_48/Q0                    tco                   0.289       5.244 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.402       5.646         rstn_1ms[9]      
 CLMA_194_45/Y0                    td                    0.487       6.133 r       N132_11/gateop_perm/Z
                                   net (fanout=2)        0.120       6.253         _N65638          
 CLMA_194_45/Y3                    td                    0.468       6.721 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.367       7.088         ms72xx_ctl/N0_rnmt
 CLMS_198_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.088         Logic Levels: 2  
                                                                                   Logic: 1.244ns(58.322%), Route: 0.889ns(41.678%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_214_41/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMS_214_41/Q3                    tco                   0.288       5.243 r       rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.411       5.654         rstn_1ms[4]      
 CLMA_218_48/Y1                    td                    0.468       6.122 r       N142_11/gateop_perm/Z
                                   net (fanout=2)        0.401       6.523         _N67845          
 CLMA_218_44/Y1                    td                    0.468       6.991 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.350       7.341         ms72xx_ctl/N0_rnmt
 CLMS_218_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.341         Logic Levels: 2  
                                                                                   Logic: 1.224ns(51.299%), Route: 1.162ns(48.701%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531     104.613         ntclkbufg_2      
 CLMS_198_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          
=======
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_1      
 CLMS_218_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          
>>>>>>> testing

 Recovery time                                          -0.617     104.159                          

 Data required time                                                104.159                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                104.159                          
 Data arrival time                                                   7.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.071                          
=======
 Data required time                                                104.152                          
 Data arrival time                                                   7.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.811                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531       4.613         ntclkbufg_2      
 CLMA_198_52/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_52/Q1                    tco                   0.224       4.837 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.368       5.205         rstn_1ms[0]      
 CLMA_194_45/Y3                    td                    0.221       5.426 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.305       5.731         ms72xx_ctl/N0_rnmt
 CLMS_198_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.731         Logic Levels: 1  
                                                                                   Logic: 0.445ns(39.803%), Route: 0.673ns(60.197%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_1      
 CLMA_218_48/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_48/Q0                    tco                   0.222       4.835 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.328       5.163         rstn_1ms[0]      
 CLMA_218_44/Y1                    td                    0.221       5.384 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.290       5.674         ms72xx_ctl/N0_rnmt
 CLMS_218_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.674         Logic Levels: 1  
                                                                                   Logic: 0.443ns(41.753%), Route: 0.618ns(58.247%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMS_198_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_218_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
>>>>>>> testing
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                           -0.220       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
<<<<<<< HEAD
 Data arrival time                                                   5.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.309                          
=======
 Data arrival time                                                   5.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> testing
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.290       6.725 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.113       8.838         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_212/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.838         Logic Levels: 0  
                                                                                   Logic: 0.290ns(12.068%), Route: 2.113ns(87.932%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 DRM_54_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Recovery time                                          -0.075      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   8.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.970                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
<<<<<<< HEAD
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.287       6.722 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       2.835       9.557         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.557         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.193%), Route: 2.835ns(90.807%)
=======
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.886       8.610         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_88/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.610         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.287%), Route: 1.886ns(86.713%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.486      11.154         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_5      
 DRM_82_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          
=======
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 DRM_26_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          
>>>>>>> testing

 Recovery time                                          -0.055      12.810                          

 Data required time                                                 12.810                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 12.931                          
 Data arrival time                                                   9.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.374                          
=======
 Data required time                                                 12.810                          
 Data arrival time                                                   8.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.200                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430
=======
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.530       4.850         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.287       6.722 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       2.833       9.555         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_336/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.555         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.199%), Route: 2.833ns(90.801%)
=======
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.290       6.725 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.807       8.532         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.532         Logic Levels: 0  
                                                                                   Logic: 0.290ns(13.829%), Route: 1.807ns(86.171%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.486      11.154         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_5      
 DRM_54_336/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.376                          
=======
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 DRM_54_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Recovery time                                          -0.075      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   8.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.276                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.287       6.722 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       2.558       9.280         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.280         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.088%), Route: 2.558ns(89.912%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_5      
 DRM_54_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.651                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> testing
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
<<<<<<< HEAD
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.226       6.177 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       0.800       6.977         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_212/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.977         Logic Levels: 0  
                                                                                   Logic: 0.226ns(22.027%), Route: 0.800ns(77.973%)
=======
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.495       6.670         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.670         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.154%), Route: 0.495ns(68.846%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
<<<<<<< HEAD
 DRM_178_212/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 DRM_142_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                           -0.028       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  6.159                          
 Data arrival time                                                   6.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.818                          
=======
 Data required time                                                  6.187                          
 Data arrival time                                                   6.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> testing
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.486       4.420         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.226       6.177 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       0.843       7.020         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_232/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.020         Logic Levels: 0  
                                                                                   Logic: 0.226ns(21.141%), Route: 0.843ns(78.859%)
=======
                                   net (fanout=1)        2.486       4.420         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.228       6.179 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.617       6.796         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_148/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.796         Logic Levels: 0  
                                                                                   Logic: 0.228ns(26.982%), Route: 0.617ns(73.018%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.530       4.850         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 DRM_142_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                           -0.028       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.159                          
<<<<<<< HEAD
 Data arrival time                                                   7.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.861                          
=======
 Data arrival time                                                   6.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.558
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.486       4.420         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.226       6.177 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       1.108       7.285         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_252/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.285         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.942%), Route: 1.108ns(83.058%)
=======
                                   net (fanout=1)        2.486       4.420         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.707       6.882         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.882         Logic Levels: 0  
                                                                                   Logic: 0.224ns(24.060%), Route: 0.707ns(75.940%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        2.530       4.850         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.708       6.558         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.128                          
 clock uncertainty                                       0.200       6.328                          

 Removal time                                           -0.028       6.300                          

 Data required time                                                  6.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.300                          
 Data arrival time                                                   7.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.985                          
=======
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
 Data arrival time                                                   6.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_158_213/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_158_213/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=143)      3.492      14.733         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      14.872 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.872         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                   10.009      24.881 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      24.968         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  24.968         Logic Levels: 2  
                                                                                   Logic: 10.435ns(74.461%), Route: 3.579ns(25.539%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      2.729      13.970         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      14.109 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.109         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                   10.009      24.118 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      24.205         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  24.205         Logic Levels: 2  
                                                                                   Logic: 10.435ns(78.749%), Route: 2.816ns(21.251%)
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.708      11.077         ntclkbufg_0      
 CLMA_66_364/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_364/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400      11.764         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      11.903 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.903         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                   10.009      21.912 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      22.009         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  22.009         Logic Levels: 2  
                                                                                   Logic: 10.435ns(95.454%), Route: 0.497ns(4.546%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.708      11.077         ntclkbufg_0      
 CLMS_70_261/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q/CLK

 CLMS_70_261/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q/Q
                                   net (fanout=2)        1.577      12.941         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      13.080 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.080         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                   10.009      23.089 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      23.186         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  23.186         Logic Levels: 2  
                                                                                   Logic: 10.435ns(86.176%), Route: 1.674ns(13.824%)
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : hdmi_int_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMA_302_113/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_302_113/Q0                   tco                   0.287       5.242 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=20)       4.670       9.912         nt_hdmi_int_led  
 IOL_19_374/DO                     td                    0.139      10.051 f       hdmi_int_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.051         hdmi_int_led_obuf/ntO
 IOBD_16_376/PAD                   td                   10.009      20.060 f       hdmi_int_led_obuf/opit_0/O
                                   net (fanout=1)        0.109      20.169         hdmi_int_led     
 B2                                                                        f       hdmi_int_led (port)

 Data arrival time                                                  20.169         Logic Levels: 2  
                                                                                   Logic: 10.435ns(68.588%), Route: 4.779ns(31.412%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMA_218_56/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_218_56/Q0                    tco                   0.287       5.242 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=20)       4.825      10.067         nt_hdmi_int_led  
 IOL_19_374/DO                     td                    0.139      10.206 f       hdmi_int_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.206         hdmi_int_led_obuf/ntO
 IOBD_16_376/PAD                   td                   10.009      20.215 f       hdmi_int_led_obuf/opit_0/O
                                   net (fanout=1)        0.109      20.324         hdmi_int_led     
 B2                                                                        f       hdmi_int_led (port)

 Data arrival time                                                  20.324         Logic Levels: 2  
                                                                                   Logic: 10.435ns(67.896%), Route: 4.934ns(32.104%)
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : mem_dq[0] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
=======
Startpoint  : mem_dq[17] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
>>>>>>> testing
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 U1                                                      0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.116       0.116         nt_mem_dq[0]     
 IOBS_LR_0_161/DIN                 td                    0.552       0.668 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.668         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_7_162/RX_DATA_DD              td                    0.461       1.129 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.324       1.453         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMA_10_160/Y3                    td                    0.156       1.609 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.185       1.794         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N67247
 CLMA_10_160/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.794         Logic Levels: 3  
                                                                                   Logic: 1.169ns(65.162%), Route: 0.625ns(34.838%)
=======
 K1                                                      0.000       0.000 f       mem_dq[17] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[17]    
 IOBS_LR_0_237/DIN                 td                    0.552       0.620 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.620         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_7_238/RX_DATA_DD              td                    0.461       1.081 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.420       1.501         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_10_241/Y1                    td                    0.156       1.657 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.086       1.743         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N70083
 CLMA_10_240/A2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.743         Logic Levels: 3  
                                                                                   Logic: 1.169ns(67.068%), Route: 0.574ns(32.932%)
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : mem_dq[29] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
=======
Startpoint  : cmos1_href (port)
Endpoint    : cmos1_href_d0/opit_0/D
>>>>>>> testing
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 H3                                                      0.000       0.000 f       mem_dq[29] (port)
                                   net (fanout=1)        0.067       0.067         nt_mem_dq[29]    
 IOBS_LR_0_261/DIN                 td                    0.552       0.619 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.619         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_262/RX_DATA_DD              td                    0.461       1.080 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.430       1.510         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_10_264/Y2                    td                    0.155       1.665 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.216       1.881         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N67824
 CLMA_10_260/D0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.881         Logic Levels: 3  
                                                                                   Logic: 1.168ns(62.095%), Route: 0.713ns(37.905%)
=======
 AB10                                                    0.000       0.000 r       cmos1_href (port)
                                   net (fanout=1)        0.063       0.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    1.047       1.110 r       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.082       1.192 r       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.584       1.776         nt_cmos1_href    
 CLMS_130_25/M0                                                            r       cmos1_href_d0/opit_0/D

 Data arrival time                                                   1.776         Logic Levels: 2  
                                                                                   Logic: 1.129ns(63.570%), Route: 0.647ns(36.430%)
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : mem_dq[17] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
=======
Startpoint  : mem_dq[30] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
>>>>>>> testing
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 K1                                                      0.000       0.000 f       mem_dq[17] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[17]    
 IOBS_LR_0_237/DIN                 td                    0.552       0.620 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.620         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_7_238/RX_DATA_DD              td                    0.461       1.081 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.432       1.513         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_10_233/Y2                    td                    0.155       1.668 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.215       1.883         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N67162
 CLMA_14_232/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.883         Logic Levels: 3  
                                                                                   Logic: 1.168ns(62.029%), Route: 0.715ns(37.971%)
=======
 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.552       0.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.615         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.461       1.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.421       1.497         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_256/Y2                    td                    0.206       1.703 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.218       1.921         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N70139
 CLMS_10_253/D0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.921         Logic Levels: 3  
                                                                                   Logic: 1.219ns(63.457%), Route: 0.702ns(36.543%)
>>>>>>> testing
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 9.380       10.000          0.620           Low Pulse Width   CLMS_66_21/CLK          power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_66_21/CLK          power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_66_21/CLK          power_on_delay_inst/cnt1[4]/opit_0_inv_A2Q21/CLK
=======
 9.380       10.000          0.620           High Pulse Width  CLMS_274_185/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_274_185/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_282_201/CLK        key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
>>>>>>> testing
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 3.100       5.000           1.900           High Pulse Width  CLMS_50_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_70_129/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
=======
 3.100       5.000           1.900           High Pulse Width  CLMS_78_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_74_141/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
>>>>>>> testing
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.330       5.950           0.620           High Pulse Width  CLMS_166_233/CLK        cmos1_8_16bit/cnt[0]/opit_0_L5Q/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_166_233/CLK        cmos1_8_16bit/cnt[0]/opit_0_L5Q/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_166_233/CLK        cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
=======
 5.330       5.950           0.620           High Pulse Width  CLMS_118_53/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_118_53/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_118_53/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_134_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_134_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_102_121/CLK        cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
>>>>>>> testing
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.002      11.900          0.898           Low Pulse Width   DRM_26_316/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_26_316/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_82_232/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 11.002      11.900          0.898           Low Pulse Width   DRM_178_108/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_178_108/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_82_24/CLKA[0]       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width  DRM_142_88/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_142_88/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_82_4/CLKA[0]        fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.893       6.410           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 49.102      50.000          0.898           High Pulse Width  DRM_278_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_24/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
=======
 49.102      50.000          0.898           High Pulse Width  DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_44/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
>>>>>>> testing
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 19.580      20.000          0.420           High Pulse Width  CLMA_42_24/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_42_24/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_42_24/CLK          coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
=======
 19.380      20.000          0.620           High Pulse Width  CLMS_134_33/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.380      20.000          0.620           Low Pulse Width   CLMS_134_33/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_134_33/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> testing
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 2.469       3.367           0.898           Low Pulse Width   DRM_54_168/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_54_168/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_82_292/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_178_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_178_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_142_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_190_80/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_190_80/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_190_80/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
=======
 2.469       3.367           0.898           High Pulse Width  DRM_142_128/CLKA[0]     fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_142_128/CLKA[0]     fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_82_68/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
>>>>>>> testing
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_176/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.270       3.860         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_66_184/Y3                    td                    0.360       4.220 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.301       4.521         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67315
 CLMA_66_168/Y0                    td                    0.162       4.683 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.277       4.960         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67318
 CLMA_66_180/Y1                    td                    0.224       5.184 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.290       5.474         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_66_193/Y2                    td                    0.369       5.843 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.320       6.163         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_66_172/CECO                  td                    0.141       6.304 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.304         ntR2862          
 CLMA_66_176/CECO                  td                    0.141       6.445 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.445         ntR2861          
 CLMA_66_180/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.445         Logic Levels: 6  
                                                                                   Logic: 1.620ns(52.632%), Route: 1.458ns(47.368%)
=======
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.962       4.552         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.222       4.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.114       5.888         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.151       6.039 f       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.261       6.300         _N8302           
                                   td                    0.365       6.665 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.665         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
 CLMA_62_192/COUT                  td                    0.044       6.709 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.709         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5800
                                   td                    0.044       6.753 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.753         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5802
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.753         Logic Levels: 3  
                                                                                   Logic: 1.049ns(30.981%), Route: 2.337ns(69.019%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          
=======
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          
>>>>>>> testing

 Setup time                                             -0.563      22.739                          

 Data required time                                                 22.739                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 22.739                          
 Data arrival time                                                   6.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.294                          
=======
 Data required time                                                 23.170                          
 Data arrival time                                                   6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.417                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_176/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.270       3.860         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_66_184/Y3                    td                    0.360       4.220 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.301       4.521         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67315
 CLMA_66_168/Y0                    td                    0.162       4.683 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.277       4.960         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67318
 CLMA_66_180/Y1                    td                    0.224       5.184 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.290       5.474         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_66_193/Y2                    td                    0.369       5.843 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.320       6.163         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_66_172/CECO                  td                    0.141       6.304 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.304         ntR2862          
 CLMA_66_176/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.304         Logic Levels: 5  
                                                                                   Logic: 1.479ns(50.358%), Route: 1.458ns(49.642%)
=======
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.962       4.552         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.222       4.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.114       5.888         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.151       6.039 f       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.261       6.300         _N8302           
                                   td                    0.365       6.665 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.665         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
 CLMA_62_192/COUT                  td                    0.044       6.709 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.709         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5800
 CLMA_62_196/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.709         Logic Levels: 3  
                                                                                   Logic: 1.005ns(30.072%), Route: 2.337ns(69.928%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      23.366                          
 clock uncertainty                                      -0.050      23.316                          
=======
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          
>>>>>>> testing

 Setup time                                             -0.563      22.753                          

 Data required time                                                 22.753                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 22.753                          
 Data arrival time                                                   6.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.449                          
=======
 Data required time                                                 23.166                          
 Data arrival time                                                   6.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.457                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_176/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.270       3.860         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_66_184/Y3                    td                    0.360       4.220 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.301       4.521         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67315
 CLMA_66_168/Y0                    td                    0.162       4.683 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.277       4.960         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N67318
 CLMA_66_180/Y1                    td                    0.224       5.184 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.290       5.474         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_66_193/Y2                    td                    0.369       5.843 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.320       6.163         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_66_172/CECO                  td                    0.141       6.304 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.304         ntR2862          
 CLMA_66_176/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.304         Logic Levels: 5  
                                                                                   Logic: 1.479ns(50.358%), Route: 1.458ns(49.642%)
=======
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.962       4.552         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.222       4.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.114       5.888         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.151       6.039 f       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.261       6.300         _N8302           
                                   td                    0.353       6.653 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.653         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.653         Logic Levels: 2  
                                                                                   Logic: 0.949ns(28.880%), Route: 2.337ns(71.120%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      23.366                          
 clock uncertainty                                      -0.050      23.316                          
=======
 CLMA_62_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          
>>>>>>> testing

 Setup time                                             -0.563      22.753                          

 Data required time                                                 22.753                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 22.753                          
 Data arrival time                                                   6.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.449                          
=======
 Data required time                                                 23.170                          
 Data arrival time                                                   6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.517                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  1.718
  Clock Pessimism Removal :  -0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       0.843       1.718         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_242_184/Q1                   tco                   0.180       1.898 f       key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       1.959         num[2]           
 CLMA_242_184/C4                                                           f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.959         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       0.981       2.012         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.287       1.725                          
 clock uncertainty                                       0.000       1.725                          

 Hold time                                              -0.028       1.697                          

 Data required time                                                  1.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.697                          
 Data arrival time                                                   1.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  1.718
  Clock Pessimism Removal :  -0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_58_177/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q3                    tco                   0.178       3.343 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.402         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMA_58_177/D4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
=======
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       0.843       1.718         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_242_184/Q2                   tco                   0.180       1.898 f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       1.960         num[1]           
 CLMA_242_184/A4                                                           f       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/L4
>>>>>>> testing

 Data arrival time                                                   1.960         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_58_177/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          
=======
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       0.981       2.012         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.287       1.725                          
 clock uncertainty                                       0.000       1.725                          
>>>>>>> testing

 Hold time                                              -0.029       1.696                          

 Data required time                                                  1.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.696                          
 Data arrival time                                                   1.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_58_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q3                    tco                   0.178       3.343 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.402         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_58_180/D4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.402         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_58_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.028       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
>>>>>>> testing
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_62_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_176/Q0                    tco                   0.179       3.344 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.403         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [3]
 CLMA_62_176/B4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
=======
 CLMA_70_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_184/Q1                    tco                   0.180       3.345 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.404         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [2]
 CLMA_70_184/C4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_62_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_70_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
>>>>>>> testing
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.028       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_30_157/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_157/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.281       7.237         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_42_156/Y0                    td                    0.378       7.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.250       7.865         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.233 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.233         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_160/Y3                    td                    0.387       8.620 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.162       8.782         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_38_157/Y0                    td                    0.150       8.932 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.364       9.296         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_164/COUT                  td                    0.391       9.687 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.687         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5328
 CLMA_42_168/Y0                    td                    0.206       9.893 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.275      10.168         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_168/Y3                    td                    0.151      10.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.515      10.834         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10521
 CLMS_46_193/Y0                    td                    0.380      11.214 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[13]/gateop/F
                                   net (fanout=1)        0.278      11.492         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10695
 CLMA_46_200/C3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.492         Logic Levels: 7  
                                                                                   Logic: 2.631ns(55.320%), Route: 2.125ns(44.680%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_66_140/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_140/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.414       7.371         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [3]
 CLMA_58_129/Y1                    td                    0.224       7.595 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N220_1/gateop_perm/Z
                                   net (fanout=3)        0.358       7.953         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N63614
 CLMS_62_137/Y3                    td                    0.222       8.175 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=1)        0.257       8.432         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_58_133/Y3                    td                    0.151       8.583 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.251       8.834         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.368       9.202 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.202         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_58_136/Y3                    td                    0.434       9.636 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.243       9.879         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_58_133/Y2                    td                    0.162      10.041 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_54/gateop_perm/Z
                                   net (fanout=9)        0.392      10.433         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N12402
 CLMS_50_141/Y3                    td                    0.162      10.595 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.152      10.747         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N67233_2
 CLMS_50_141/Y2                    td                    0.379      11.126 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.291      11.417         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6969
 CLMA_58_140/Y1                    td                    0.162      11.579 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.272      11.851         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7661
 CLMA_58_132/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.851         Logic Levels: 8  
                                                                                   Logic: 2.485ns(48.583%), Route: 2.630ns(51.417%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895      16.387         ntclkbufg_0      
 CLMA_46_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.308      16.059                          

 Data required time                                                 16.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.059                          
 Data arrival time                                                  11.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.567                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_58_132/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.093      16.274                          

 Data required time                                                 16.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.274                          
 Data arrival time                                                  11.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.423                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_30_157/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_157/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.281       7.237         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_42_156/Y0                    td                    0.378       7.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.250       7.865         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.233 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.233         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_160/Y3                    td                    0.387       8.620 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.162       8.782         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_38_157/Y0                    td                    0.150       8.932 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.364       9.296         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_164/COUT                  td                    0.391       9.687 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.687         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5328
 CLMA_42_168/Y0                    td                    0.206       9.893 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.275      10.168         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_168/Y3                    td                    0.151      10.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.522      10.841         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10521
 CLMS_34_197/Y3                    td                    0.360      11.201 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/gateop/F
                                   net (fanout=1)        0.279      11.480         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10691
 CLMA_34_204/D3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.480         Logic Levels: 7  
                                                                                   Logic: 2.611ns(55.038%), Route: 2.133ns(44.962%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.455       7.414         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_217/Y0                    td                    0.226       7.640 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.258       7.898         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.266 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.266         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_216/Y2                    td                    0.202       8.468 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.335       8.803         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_221/Y1                    td                    0.151       8.954 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.272       9.226         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_38_220/COUT                  td                    0.387       9.613 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.613         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5808
 CLMA_38_224/Y0                    td                    0.206       9.819 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.079       9.898         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_224/Y3                    td                    0.360      10.258 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.403      10.661         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11766
 CLMS_34_205/Y0                    td                    0.380      11.041 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.372      11.413         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11928
 CLMA_38_216/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.413         Logic Levels: 7  
                                                                                   Logic: 2.503ns(53.517%), Route: 2.174ns(46.483%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895      16.387         ntclkbufg_0      
 CLMA_34_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.287      16.080                          

 Data required time                                                 16.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.080                          
 Data arrival time                                                  11.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.600                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.308      16.059                          

 Data required time                                                 16.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.059                          
 Data arrival time                                                  11.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.646                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_30_157/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_157/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.281       7.237         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_42_156/Y0                    td                    0.378       7.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.250       7.865         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.233 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.233         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_160/Y3                    td                    0.387       8.620 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.162       8.782         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_38_157/Y0                    td                    0.150       8.932 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.364       9.296         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_164/COUT                  td                    0.391       9.687 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.687         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5328
 CLMA_42_168/Y0                    td                    0.206       9.893 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.275      10.168         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_168/Y3                    td                    0.151      10.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.514      10.833         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10521
 CLMA_46_196/Y3                    td                    0.360      11.193 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.257      11.450         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10694
 CLMA_46_200/D3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.450         Logic Levels: 7  
                                                                                   Logic: 2.611ns(55.388%), Route: 2.103ns(44.612%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.455       7.414         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_217/Y0                    td                    0.226       7.640 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.258       7.898         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.266 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.266         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_216/Y2                    td                    0.202       8.468 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.335       8.803         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_221/Y1                    td                    0.151       8.954 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.272       9.226         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_38_220/COUT                  td                    0.387       9.613 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.613         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5808
 CLMA_38_224/Y0                    td                    0.206       9.819 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.079       9.898         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_224/Y3                    td                    0.360      10.258 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.390      10.648         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11766
 CLMS_34_229/Y0                    td                    0.380      11.028 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/gateop/F
                                   net (fanout=1)        0.369      11.397         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11936
 CLMA_38_236/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.397         Logic Levels: 7  
                                                                                   Logic: 2.503ns(53.701%), Route: 2.158ns(46.299%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895      16.387         ntclkbufg_0      
 CLMA_46_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.287      16.080                          

 Data required time                                                 16.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.080                          
 Data arrival time                                                  11.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.630                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_38_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.308      16.059                          

 Data required time                                                 16.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.059                          
 Data arrival time                                                  11.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.662                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895       6.387         ntclkbufg_0      
 CLMS_18_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_18_197/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.063       6.630         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg [3]
 CLMS_18_197/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.630         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_18_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.184       6.403                          

 Data required time                                                  6.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.403                          
 Data arrival time                                                   6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895       6.387         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_176/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.063       6.630         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [0]
 CLMA_34_176/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.630         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.184       6.403                          

 Data required time                                                  6.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.403                          
 Data arrival time                                                   6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][905]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][905]/opit_0_inv_L5Q_perm/L1
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895       6.387         ntclkbufg_0      
 CLMS_62_229/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][905]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_229/Q3                    tco                   0.182       6.569 r       u_CORES/u_debug_core_0/data_pipe[0][905]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.194       6.763         u_CORES/u_debug_core_0/data_pipe[0] [905]
 CLMA_66_228/A1                                                            r       u_CORES/u_debug_core_0/data_pipe[1][905]/opit_0_inv_L5Q_perm/L1
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK

 CLMA_74_164/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/Q
                                   net (fanout=2)        0.266       6.832         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [15]
 CLMS_66_157/DD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD
>>>>>>> testing

 Data arrival time                                                   6.832         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.225%), Route: 0.266ns(59.775%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_66_228/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][905]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_66_157/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WCLK
>>>>>>> testing
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.832                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK

 CLMA_110_172/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.066       6.635         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [23]
 CLMA_110_172/A1                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.635         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.387%), Route: 0.066ns(26.613%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.093       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
 Data arrival time                                                   6.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK

 CLMA_74_164/Y0                    tco                   0.228       6.615 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/Q
                                   net (fanout=2)        0.450       7.065         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [23]
 CLMS_62_161/BD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD

 Data arrival time                                                   7.065         Logic Levels: 0  
                                                                                   Logic: 0.228ns(33.628%), Route: 0.450ns(66.372%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_62_161/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   7.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
<<<<<<< HEAD
Endpoint    : cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.282
=======
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.617       4.213         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.151       4.364 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.834       5.198         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   5.198         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.406%), Route: 1.451ns(79.594%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   5.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.332                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
>>>>>>> testing
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_154_185/CLK                                                          r       cmos1_href_d0/opit_0/CLK

 CLMA_154_185/Q0                   tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.776       4.372         cmos1_href_d0    
 CLMS_166_233/Y2                   td                    0.150       4.522 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.989       5.511         cmos1_8_16bit/N11
 CLMA_166_296/CE                                                           f       cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CE

 Data arrival time                                                   5.511         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.369%), Route: 1.765ns(82.631%)
=======
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.617       4.213         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.151       4.364 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.834       5.198         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.198         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.406%), Route: 1.451ns(79.594%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        1.428      14.177         _N22             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.005      15.182         ntclkbufg_6      
 CLMA_166_296/CLK                                                          r       cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.355                          
 clock uncertainty                                      -0.250      15.105                          

 Setup time                                             -0.476      14.629                          

 Data required time                                                 14.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.629                          
 Data arrival time                                                   5.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.118                          
=======
                                   net (fanout=2)        1.428      14.177         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   5.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.332                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
<<<<<<< HEAD
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.282
=======
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
>>>>>>> testing
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_154_185/CLK                                                          r       cmos1_href_d0/opit_0/CLK

 CLMA_154_185/Q0                   tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.776       4.372         cmos1_href_d0    
 CLMS_166_233/Y2                   td                    0.150       4.522 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.957       5.479         cmos1_8_16bit/N11
 CLMA_170_284/CE                                                           f       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CE

 Data arrival time                                                   5.479         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.633%), Route: 1.733ns(82.367%)
=======
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.617       4.213         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.151       4.364 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.834       5.198         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   5.198         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.406%), Route: 1.451ns(79.594%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        1.428      14.177         _N22             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.005      15.182         ntclkbufg_6      
 CLMA_170_284/CLK                                                          r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.355                          
 clock uncertainty                                      -0.250      15.105                          

 Setup time                                             -0.476      14.629                          

 Data required time                                                 14.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.629                          
 Data arrival time                                                   5.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.150                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.282
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_154_185/CLK                                                          r       cmos1_href_d0/opit_0/CLK

 CLMA_154_185/Q0                   tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.776       4.372         cmos1_href_d0    
 CLMS_166_233/Y2                   td                    0.150       4.522 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.847       5.369         cmos1_8_16bit/N11
 CLMA_154_301/CE                                                           f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   5.369         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.606%), Route: 1.623ns(81.394%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N22             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.005      15.182         ntclkbufg_6      
 CLMA_154_301/CLK                                                          r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.355                          
 clock uncertainty                                      -0.250      15.105                          

 Setup time                                             -0.476      14.629                          

 Data required time                                                 14.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.629                          
 Data arrival time                                                   5.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.260                          
=======
                                   net (fanout=2)        1.428      14.177         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   5.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.332                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  3.282
  Clock Pessimism Removal :  -0.190
=======
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.419
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  -0.188
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        1.428       2.277         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.005       3.282         ntclkbufg_6      
 CLMA_154_297/CLK                                                          r       cmos1_d_d0[1]/opit_0/CLK

 CLMA_154_297/Q0                   tco                   0.182       3.464 r       cmos1_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.288       3.752         cmos1_d_d0[1]    
 CLMA_154_301/M2                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D

 Data arrival time                                                   3.752         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.723%), Route: 0.288ns(61.277%)
=======
                                   net (fanout=2)        1.428       2.277         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.934       3.211         ntclkbufg_6      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_78_52/Q0                     tco                   0.182       3.393 r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.138       3.531         cmos1_8_16bit/pdata_i_reg [7]
 CLMA_78_56/M2                                                             r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   3.531         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        1.455       2.450         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.037       3.487         ntclkbufg_6      
 CLMA_154_301/CLK                                                          r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.190       3.297                          
 clock uncertainty                                       0.200       3.497                          

 Hold time                                              -0.011       3.486                          

 Data required time                                                  3.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.486                          
 Data arrival time                                                   3.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
=======
                                   net (fanout=2)        1.455       2.450         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.969       3.419         ntclkbufg_6      
 CLMA_78_56/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.231                          
 clock uncertainty                                       0.200       3.431                          

 Hold time                                              -0.011       3.420                          

 Data required time                                                  3.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.420                          
 Data arrival time                                                   3.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
=======
Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.414
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.929       3.206         ntclkbufg_6      
 CLMS_78_49/CLK                                                            r       cmos1_d_d0[7]/opit_0/CLK

 CLMS_78_49/Q1                     tco                   0.184       3.390 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.138       3.528         cmos1_d_d0[7]    
 CLMA_78_52/M0                                                             r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   3.528         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.143%), Route: 0.138ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.964       3.414         ntclkbufg_6      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.226                          
 clock uncertainty                                       0.200       3.426                          

 Hold time                                              -0.011       3.415                          

 Data required time                                                  3.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.415                          
 Data arrival time                                                   3.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D
>>>>>>> testing
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_170_149/CLK                                                          r       cmos1_vsync_d0/opit_0/CLK

 CLMS_170_149/Q0                   tco                   0.182       3.354 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=7)        0.224       3.578         cmos1_vsync_d0   
 CLMS_170_165/A0                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.828%), Route: 0.224ns(55.172%)
=======
 CLMA_90_48/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK

 CLMA_90_48/Q0                     tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.135       3.489         cmos1_8_16bit/pdata_i_reg [6]
 CLMA_90_52/M2                                                             r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D

 Data arrival time                                                   3.489         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_170_165/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
=======
 CLMA_90_52/CLK                                                            r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
>>>>>>> testing
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.077       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  3.310                          
 Data arrival time                                                   3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
=======
 Data required time                                                  3.376                          
 Data arrival time                                                   3.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_d_d0[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  3.282
  Clock Pessimism Removal :  -0.173
=======
Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.872
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.221       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       0.859       4.952         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.151       5.103 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.152       6.255         cmos2_8_16bit/N11
 CLMA_90_113/CE                                                            f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   6.255         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.611%), Route: 2.011ns(84.389%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.416         ntclkbufg_7      
 CLMA_90_113/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.753                          
 clock uncertainty                                      -0.250      15.503                          

 Setup time                                             -0.476      15.027                          

 Data required time                                                 15.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.027                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.772                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.872
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.221       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       0.859       4.952         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.151       5.103 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.152       6.255         cmos2_8_16bit/N11
 CLMA_94_104/CE                                                            f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   6.255         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.611%), Route: 2.011ns(84.389%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.416         ntclkbufg_7      
 CLMA_94_104/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.753                          
 clock uncertainty                                      -0.250      15.503                          

 Setup time                                             -0.476      15.027                          

 Data required time                                                 15.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.027                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.772                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.872
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.221       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       0.859       4.952         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.151       5.103 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.152       6.255         cmos2_8_16bit/N11
 CLMA_90_113/CE                                                            f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   6.255         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.611%), Route: 2.011ns(84.389%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.416         ntclkbufg_7      
 CLMA_90_113/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.753                          
 clock uncertainty                                      -0.250      15.503                          

 Setup time                                             -0.476      15.027                          

 Data required time                                                 15.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.027                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.772                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_i_r1/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.872
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  -0.337
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.005       3.282         ntclkbufg_6      
 CLMA_154_297/CLK                                                          r       cmos1_d_d0[0]/opit_0/CLK

 CLMA_154_297/Q1                   tco                   0.184       3.466 r       cmos1_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.307       3.773         cmos1_d_d0[0]    
 CLMA_162_296/M2                                                           r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/D

 Data arrival time                                                   3.773         Logic Levels: 0  
                                                                                   Logic: 0.184ns(37.475%), Route: 0.307ns(62.525%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N22             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.037       3.487         ntclkbufg_6      
 CLMA_162_296/CLK                                                          r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.173       3.314                          
 clock uncertainty                                       0.200       3.514                          

 Hold time                                              -0.011       3.503                          

 Data required time                                                  3.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.503                          
 Data arrival time                                                   3.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N22             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 CLMA_166_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/CLK

 CLMA_166_212/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/Q0
                                   net (fanout=19)       2.637       6.558         fram_buf/wr_buf/wr_cell1/wr_addr [9]
 DRM_82_336/ADA0[10]                                                       f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]

 Data arrival time                                                   6.558         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.733%), Route: 2.637ns(92.267%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N22             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.005      27.339         ntclkbufg_4      
 DRM_82_336/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                              0.031      27.361                          

 Data required time                                                 27.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.361                          
 Data arrival time                                                   6.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.803                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N22             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 CLMA_166_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/CLK

 CLMA_166_212/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/wr_addr[10]/opit_0_A2Q21/Q0
                                   net (fanout=19)       2.597       6.518         fram_buf/wr_buf/wr_cell1/wr_addr [9]
 DRM_54_356/ADA0[10]                                                       f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]

 Data arrival time                                                   6.518         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.842%), Route: 2.597ns(92.158%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N22             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.005      27.339         ntclkbufg_4      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                              0.031      27.361                          

 Data required time                                                 27.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.361                          
 Data arrival time                                                   6.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.843                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N22             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 CLMA_166_208/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_166_208/Q3                   tco                   0.220       3.920 f       fram_buf/wr_buf/wr_cell1/wr_addr[8]/opit_0_A2Q21/Q1
                                   net (fanout=19)       2.581       6.501         fram_buf/wr_buf/wr_cell1/wr_addr [8]
 DRM_82_316/ADA0[9]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   6.501         Logic Levels: 0  
                                                                                   Logic: 0.220ns(7.854%), Route: 2.581ns(92.146%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N22             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.005      27.339         ntclkbufg_4      
 DRM_82_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                              0.031      27.361                          

 Data required time                                                 27.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.361                          
 Data arrival time                                                   6.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.860                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[3]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[3]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N22             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.005       3.539         ntclkbufg_4      
 CLMS_166_293/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[3]/opit_0/CLK

 CLMS_166_293/Q0                   tco                   0.182       3.721 r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[3]/opit_0/Q
                                   net (fanout=1)        0.281       4.002         fram_buf/wr_buf/wr_cell1/wr_data_1d [3]
 CLMA_170_292/M0                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[3]/opit_0/D

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.309%), Route: 0.281ns(60.691%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N22             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.037       3.812         ntclkbufg_4      
 CLMA_170_292/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[3]/opit_0/CLK
 clock pessimism                                        -0.254       3.558                          
 clock uncertainty                                       0.200       3.758                          

 Hold time                                              -0.011       3.747                          

 Data required time                                                  3.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.747                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[0]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N22             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.005       3.539         ntclkbufg_4      
 CLMA_154_321/CLK                                                          r       cmos1_8_16bit/pdata_out3[0]/opit_0/CLK

 CLMA_154_321/Q1                   tco                   0.184       3.723 r       cmos1_8_16bit/pdata_out3[0]/opit_0/Q
                                   net (fanout=1)        0.281       4.004         cmos1_8_16bit/pdata_out3 [0]
 CLMA_146_332/M0                                                           r       cmos1_8_16bit/pdata_o[0]/opit_0/D

 Data arrival time                                                   4.004         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.570%), Route: 0.281ns(60.430%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N22             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.037       3.812         ntclkbufg_4      
 CLMA_146_332/CLK                                                          r       cmos1_8_16bit/pdata_o[0]/opit_0/CLK
 clock pessimism                                        -0.254       3.558                          
 clock uncertainty                                       0.200       3.758                          

 Hold time                                              -0.011       3.747                          

 Data required time                                                  3.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.747                          
 Data arrival time                                                   4.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
=======
 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.516         ntclkbufg_7      
 CLMS_134_73/CLK                                                           r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMS_134_73/Q0                    tco                   0.182       3.698 r       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.284       3.982         cmos2_8_16bit/de_i_r
 CLMA_150_72/M2                                                            r       cmos2_8_16bit/de_i_r1/opit_0/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.056%), Route: 0.284ns(60.944%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_150_72/CLK                                                           r       cmos2_8_16bit/de_i_r1/opit_0/CLK
 clock pessimism                                        -0.337       3.535                          
 clock uncertainty                                       0.200       3.735                          

 Hold time                                              -0.011       3.724                          

 Data required time                                                  3.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.724                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[1]
=======
Startpoint  : cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.872
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.516         ntclkbufg_7      
 CLMA_90_49/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK

 CLMA_90_49/Q0                     tco                   0.182       3.698 r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/Q
                                   net (fanout=1)        0.284       3.982         cmos2_8_16bit/pdata_i_reg [4]
 CLMA_94_48/M0                                                             r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.056%), Route: 0.284ns(60.944%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_94_48/CLK                                                            r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.337       3.535                          
 clock uncertainty                                       0.200       3.735                          

 Hold time                                              -0.011       3.724                          

 Data required time                                                  3.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.724                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[7]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.872
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.516         ntclkbufg_7      
 CLMA_102_32/CLK                                                           r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_102_32/Q1                    tco                   0.184       3.700 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.281       3.981         cmos2_d_d0[7]    
 CLMA_102_48/M0                                                            r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   3.981         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.570%), Route: 0.281ns(60.430%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_102_48/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMS_98_133/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       2.301       6.222         fram_buf/wr_buf/wr_cell1/write_en
 DRM_26_232/WEA[0]                                                         f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.222         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.763%), Route: 2.301ns(91.237%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      27.229         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Setup time                                             -0.009      27.222                          

 Data required time                                                 27.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.222                          
 Data arrival time                                                   6.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.000                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_114_140/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_114_140/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=18)       2.301       6.222         fram_buf/wr_buf/wr_cell1/wr_addr [1]
 DRM_26_232/ADA0[2]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]

 Data arrival time                                                   6.222         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.763%), Route: 2.301ns(91.237%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      27.229         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Setup time                                              0.000      27.231                          

 Data required time                                                 27.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.231                          
 Data arrival time                                                   6.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.009                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMS_98_133/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       2.303       6.224         fram_buf/wr_buf/wr_cell1/write_en
 DRM_26_252/WEA[0]                                                         f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.224         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.756%), Route: 2.303ns(91.244%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_4      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                             -0.009      27.321                          

 Data required time                                                 27.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.321                          
 Data arrival time                                                   6.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.097                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/de_o/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMS_130_49/CLK                                                           r       cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_130_49/Q0                    tco                   0.179       3.608 f       cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.061       3.669         cmos1_mix/x_cnt [9]
 CLMA_130_48/A0                                                            f       cmos1_mix/de_o/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.669         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_130_48/CLK                                                           r       cmos1_mix/de_o/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                              -0.078       3.566                          

 Data required time                                                  3.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.566                          
 Data arrival time                                                   3.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/pdata_o[12]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[1]/opit_0/D
>>>>>>> testing
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.559       1.408         _N22             
=======
                                   net (fanout=2)        0.559       1.408         _N26             
>>>>>>> testing
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.895       3.429         ntclkbufg_4      
 CLMS_162_213/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[0]/opit_0_L5Q_perm/CLK

 CLMS_162_213/Q0                   tco                   0.182       3.611 r       fram_buf/wr_buf/wr_cell1/wr_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.376       3.987         fram_buf/wr_buf/wr_cell1/wr_addr [0]
 DRM_178_192/ADA0[1]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[1]

 Data arrival time                                                   3.987         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.616%), Route: 0.376ns(67.384%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMA_94_52/CLK                                                            r       cmos1_mix/pdata_o[12]/opit_0/CLK

 CLMA_94_52/Q2                     tco                   0.183       3.612 r       cmos1_mix/pdata_o[12]/opit_0/Q
                                   net (fanout=2)        0.136       3.748         cmos1_d_16bit[12]
 CLMA_90_56/M3                                                             r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[1]/opit_0/D

 Data arrival time                                                   3.748         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.367%), Route: 0.136ns(42.633%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.569       1.564         _N22             
=======
                                   net (fanout=2)        0.569       1.564         _N26             
>>>>>>> testing
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 DRM_178_192/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.078       3.726                          

 Data required time                                                  3.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.726                          
 Data arrival time                                                   3.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_90_56/CLK                                                            r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[1]/opit_0/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                              -0.011       3.637                          

 Data required time                                                  3.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.637                          
 Data arrival time                                                   3.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/pdata_o[6]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[22]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.926       3.460         ntclkbufg_4      
 CLMA_74_52/CLK                                                            r       cmos1_mix/pdata_o[6]/opit_0/CLK

 CLMA_74_52/Q0                     tco                   0.182       3.642 r       cmos1_mix/pdata_o[6]/opit_0/Q
                                   net (fanout=2)        0.139       3.781         cmos1_d_16bit[6] 
 CLMA_74_56/M2                                                             r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[22]/opit_0/D

 Data arrival time                                                   3.781         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.961       3.736         ntclkbufg_4      
 CLMA_74_56/CLK                                                            r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[22]/opit_0/CLK
 clock pessimism                                        -0.256       3.480                          
 clock uncertainty                                       0.200       3.680                          

 Hold time                                              -0.011       3.669                          

 Data required time                                                  3.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.669                          
 Data arrival time                                                   3.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.526
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_137/Q2                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=17)       1.863       9.249         fram_buf/wr_buf/wr_cell3/wr_addr [7]
 DRM_142_24/ADA0[8]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   9.249         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.690%), Route: 1.863ns(89.310%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      30.326         ntclkbufg_3      
 DRM_142_24/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.933                          
 clock uncertainty                                      -0.250      30.683                          

 Setup time                                              0.031      30.714                          

 Data required time                                                 30.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.714                          
 Data arrival time                                                   9.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.465                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.538
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_137/Q2                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=17)       1.862       9.248         fram_buf/wr_buf/wr_cell3/wr_addr [7]
 DRM_26_4/ADA0[8]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   9.248         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.695%), Route: 1.862ns(89.305%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.907      30.338         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.945                          
 clock uncertainty                                      -0.250      30.695                          

 Setup time                                              0.031      30.726                          

 Data required time                                                 30.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.726                          
 Data arrival time                                                   9.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.478                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.538
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_133/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_110_133/Q0                   tco                   0.221       7.384 f       fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=18)       1.832       9.216         fram_buf/wr_buf/wr_cell3/wr_addr [1]
 DRM_26_4/ADA0[2]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]

 Data arrival time                                                   9.216         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.765%), Route: 1.832ns(89.235%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.907      30.338         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.945                          
 clock uncertainty                                      -0.250      30.695                          

 Setup time                                              0.000      30.695                          

 Data required time                                                 30.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.695                          
 Data arrival time                                                   9.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.479                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[1]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[1]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMS_94_49/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[1]/opit_0/CLK

 CLMS_94_49/Q3                     tco                   0.182       6.708 r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[1]/opit_0/Q
                                   net (fanout=1)        0.285       6.993         fram_buf/wr_buf/wr_cell3/wr_data_1d [1]
 CLMS_98_49/M2                                                             r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[1]/opit_0/D

 Data arrival time                                                   6.993         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.972%), Route: 0.285ns(61.028%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMS_98_49/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[1]/opit_0/CLK
 clock pessimism                                        -0.618       6.545                          
 clock uncertainty                                       0.200       6.745                          

 Hold time                                              -0.011       6.734                          

 Data required time                                                  6.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.734                          
 Data arrival time                                                   6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/pdata_o[5]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_98_56/CLK                                                            r       cmos2_mix/pdata_o[5]/opit_0/CLK

 CLMA_98_56/Y0                     tco                   0.236       6.762 r       cmos2_mix/pdata_o[5]/opit_0/Q
                                   net (fanout=2)        0.277       7.039         cmos2_d_16bit[5] 
 CLMS_94_49/CD                                                             r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/D

 Data arrival time                                                   7.039         Logic Levels: 0  
                                                                                   Logic: 0.236ns(46.004%), Route: 0.277ns(53.996%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMS_94_49/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/CLK
 clock pessimism                                        -0.618       6.545                          
 clock uncertainty                                       0.200       6.745                          

 Hold time                                               0.034       6.779                          

 Data required time                                                  6.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.779                          
 Data arrival time                                                   7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[0]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[0]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_98_100/CLK                                                           r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[0]/opit_0/CLK

 CLMA_98_100/Q2                    tco                   0.183       6.709 r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[0]/opit_0/Q
                                   net (fanout=1)        0.286       6.995         fram_buf/wr_buf/wr_cell3/wr_data_1d [0]
 CLMA_90_97/M2                                                             r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[0]/opit_0/D

 Data arrival time                                                   6.995         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.019%), Route: 0.286ns(60.981%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_90_97/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[0]/opit_0/CLK
 clock pessimism                                        -0.618       6.545                          
 clock uncertainty                                       0.200       6.745                          

 Hold time                                              -0.011       6.734                          

 Data required time                                                  6.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.734                          
 Data arrival time                                                   6.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_190_212/CLK                                                          r       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK

 CLMA_190_212/Q2                   tco                   0.223       3.316 f       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         fram_buf/rd_buf/y_cnt [7]
 CLMS_186_213/Y2                   td                    0.381       3.865 f       fram_buf/rd_buf/u_osd_display/N15_17/gateop_perm/Z
                                   net (fanout=1)        0.151       4.016         fram_buf/rd_buf/u_osd_display/_N70211
 CLMS_186_213/Y1                   td                    0.151       4.167 f       fram_buf/rd_buf/u_osd_display/N15_20/gateop_perm/Z
                                   net (fanout=1)        0.256       4.423         fram_buf/rd_buf/u_osd_display/_N70214
 CLMS_190_217/Y1                   td                    0.151       4.574 f       fram_buf/rd_buf/u_osd_display/N15_23/gateop_perm/Z
                                   net (fanout=2)        0.895       5.469         fram_buf/rd_buf/u_osd_display/_N70217
 CLMA_230_184/Y1                   td                    0.151       5.620 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.448       6.068         fram_buf/rd_buf/u_osd_display/N97
 CLMA_230_173/CECO                 td                    0.132       6.200 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.200         ntR810           
 CLMA_230_177/CECO                 td                    0.132       6.332 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.332         ntR809           
 CLMA_230_181/CECO                 td                    0.132       6.464 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       6.464         ntR808           
 CLMA_230_185/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE

 Data arrival time                                                   6.464         Logic Levels: 7  
                                                                                   Logic: 1.453ns(43.103%), Route: 1.918ns(56.897%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895      15.706         ntclkbufg_2      
 CLMA_230_185/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      15.894                          
 clock uncertainty                                      -0.150      15.744                          

 Setup time                                             -0.576      15.168                          

 Data required time                                                 15.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.168                          
 Data arrival time                                                   6.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.704                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/M
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.109
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N23             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.941       3.109         ntclkbufg_3      
 DRM_26_68/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_68/QB0[2]                  tco                   1.780       4.889 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=5)        2.631       7.520         fram_buf/rd_buf/rd_data2 [10]
 CLMA_182_160/C2                                                           f       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                   7.520         Logic Levels: 0  
                                                                                   Logic: 1.780ns(40.354%), Route: 2.631ns(59.646%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078      16.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895      17.886         ntclkbufg_3      
 CLMA_182_160/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      18.063                          
 clock uncertainty                                      -0.150      17.913                          

 Setup time                                             -0.305      17.608                          

 Data required time                                                 17.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.608                          
 Data arrival time                                                   7.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.088                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/I2
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
=======
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
>>>>>>> testing
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 DRM_26_148/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_148/QB0[0]                 tco                   1.780       4.873 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=5)        2.642       7.515         fram_buf/rd_buf/rd_data2 [12]
 CLMA_202_152/A2                                                           f       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                   7.515         Logic Levels: 0  
                                                                                   Logic: 1.780ns(40.253%), Route: 2.642ns(59.747%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078      16.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895      17.886         ntclkbufg_3      
 CLMA_202_152/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[12]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      18.063                          
 clock uncertainty                                      -0.150      17.913                          

 Setup time                                             -0.305      17.608                          

 Data required time                                                 17.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.608                          
 Data arrival time                                                   7.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.093                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_194_212/CLK                                                          r       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_194_212/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.151       3.467         fram_buf/rd_buf/x_cnt [2]
 CLMA_194_213/Y0                   td                    0.264       3.731 f       fram_buf/rd_buf/N25_mux2_3/gateop_perm/Z
                                   net (fanout=2)        0.170       3.901         fram_buf/rd_buf/_N2935
 CLMS_190_213/Y3                   td                    0.360       4.261 f       fram_buf/rd_buf/N29_mux6/gateop_perm/Z
                                   net (fanout=1)        0.256       4.517         fram_buf/rd_buf/_N2969
 CLMS_190_217/Y2                   td                    0.150       4.667 f       fram_buf/rd_buf/N29_mux12_1/gateop_perm/Z
                                   net (fanout=33)       0.925       5.592         fram_buf/rd_buf/N29
 CLMA_150_264/Y0                   td                    0.226       5.818 f       fram_buf/rd_buf/N31_6[64]/gateop_perm/Z
                                   net (fanout=16)       1.068       6.886         fram_buf/rd_buf/rd_cnt_part [0]
 CLMA_194_221/M0                                                           f       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/M

 Data arrival time                                                   6.886         Logic Levels: 4  
                                                                                   Logic: 1.223ns(32.244%), Route: 2.570ns(67.756%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895      15.706         ntclkbufg_2      
 CLMA_194_221/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.192      15.898                          
 clock uncertainty                                      -0.150      15.748                          

 Setup time                                             -0.077      15.671                          

 Data required time                                                 15.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.671                          
 Data arrival time                                                   6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.785                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_MUX4TO1Q/I2
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177
=======
Startpoint  : fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 DRM_26_128/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_128/QB0[3]                 tco                   1.780       4.873 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=5)        2.581       7.454         fram_buf/rd_buf/rd_data2 [3]
 CLMA_214_140/A2                                                           f       fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                   7.454         Logic Levels: 0  
                                                                                   Logic: 1.780ns(40.816%), Route: 2.581ns(59.184%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078      16.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895      17.886         ntclkbufg_3      
 CLMA_214_140/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      18.063                          
 clock uncertainty                                      -0.150      17.913                          

 Setup time                                             -0.305      17.608                          

 Data required time                                                 17.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.608                          
 Data arrival time                                                   7.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.154                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_190_212/CLK                                                          r       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK

 CLMA_190_212/Q2                   tco                   0.223       3.316 f       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         fram_buf/rd_buf/y_cnt [7]
 CLMS_186_213/Y2                   td                    0.381       3.865 f       fram_buf/rd_buf/u_osd_display/N15_17/gateop_perm/Z
                                   net (fanout=1)        0.151       4.016         fram_buf/rd_buf/u_osd_display/_N70211
 CLMS_186_213/Y1                   td                    0.151       4.167 f       fram_buf/rd_buf/u_osd_display/N15_20/gateop_perm/Z
                                   net (fanout=1)        0.256       4.423         fram_buf/rd_buf/u_osd_display/_N70214
 CLMS_190_217/Y1                   td                    0.151       4.574 f       fram_buf/rd_buf/u_osd_display/N15_23/gateop_perm/Z
                                   net (fanout=2)        0.895       5.469         fram_buf/rd_buf/u_osd_display/_N70217
 CLMA_230_184/Y1                   td                    0.151       5.620 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.448       6.068         fram_buf/rd_buf/u_osd_display/N97
 CLMA_230_173/CECO                 td                    0.132       6.200 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.200         ntR810           
 CLMA_230_177/CECO                 td                    0.132       6.332 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.332         ntR809           
 CLMA_230_181/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CE

 Data arrival time                                                   6.332         Logic Levels: 6  
                                                                                   Logic: 1.321ns(40.784%), Route: 1.918ns(59.216%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895      15.706         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      15.894                          
 clock uncertainty                                      -0.150      15.744                          

 Setup time                                             -0.576      15.168                          

 Data required time                                                 15.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.168                          
 Data arrival time                                                   6.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.836                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/L4
>>>>>>> testing
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       2.886         ntclkbufg_3      
 CLMS_222_153/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_153/Q3                   tco                   0.178       3.064 f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.061       3.125         sync_vg/v_count [0]
 CLMS_222_153/D4                                                           f       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005       2.996         ntclkbufg_2      
 CLMA_158_264/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_264/Q3                   tco                   0.178       3.174 f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.063       3.237         fram_buf/rd_buf/rd_cell2/rd_addr [0]
 CLMA_158_264/D4                                                           f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.237         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 CLMS_222_153/CLK                                                          r       sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.037       3.205         ntclkbufg_2      
 CLMA_158_264/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.996                          
 clock uncertainty                                       0.000       2.996                          
>>>>>>> testing

 Hold time                                              -0.028       2.968                          

 Data required time                                                  2.968                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
=======
 Data required time                                                  2.968                          
 Data arrival time                                                   3.237                          
>>>>>>> testing
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/num_1d[2]/opit_0/CLK
Endpoint    : fram_buf/rd_buf/num_2d[2]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       2.886         ntclkbufg_3      
 CLMA_230_149/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_230_149/Q3                   tco                   0.178       3.064 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       3.126         sync_vg/h_count [0]
 CLMA_230_149/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.126         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMS_242_185/CLK                                                          r       fram_buf/rd_buf/num_1d[2]/opit_0/CLK

 CLMS_242_185/Q0                   tco                   0.179       3.065 f       fram_buf/rd_buf/num_1d[2]/opit_0/Q
                                   net (fanout=1)        0.134       3.199         fram_buf/rd_buf/num_1d [2]
 CLMS_242_185/CD                                                           f       fram_buf/rd_buf/num_2d[2]/opit_0/D

 Data arrival time                                                   3.199         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.188%), Route: 0.134ns(42.812%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 CLMA_230_149/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMS_242_185/CLK                                                          r       fram_buf/rd_buf/num_2d[2]/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          
>>>>>>> testing

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  2.858                          
 Data arrival time                                                   3.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
=======
 Data required time                                                  2.927                          
 Data arrival time                                                   3.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463       1.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       2.886         ntclkbufg_3      
 CLMA_302_133/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CLK

 CLMA_302_133/Q3                   tco                   0.182       3.068 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.204       3.272         fram_buf/rd_buf/u_osd_display/osd_ram_addr [3]
 DRM_306_128/ADA0[3]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]

 Data arrival time                                                   3.272         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
=======
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMA_230_173/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CLK

 CLMA_230_173/Q3                   tco                   0.182       3.068 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.208       3.276         fram_buf/rd_buf/u_osd_display/osd_ram_addr [3]
 DRM_234_168/ADA0[3]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]

 Data arrival time                                                   3.276         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.667%), Route: 0.208ns(53.333%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N23             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 DRM_306_128/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
=======
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 DRM_234_168/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
>>>>>>> testing
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.078       2.983                          

 Data required time                                                  2.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.983                          
<<<<<<< HEAD
 Data arrival time                                                   3.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
=======
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
=======
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
>>>>>>> testing
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 CLMS_266_53/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_53/Q2                    tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.173       3.485         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_270_53/Y1                    td                    0.244       3.729 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=2)        0.348       4.077         ms72xx_ctl/ms7200_ctl/_N61183
 CLMS_266_49/Y3                    td                    0.243       4.320 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=23)       0.496       4.816         ms72xx_ctl/ms7200_ctl/N261
 CLMS_254_57/Y1                    td                    0.151       4.967 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.433       5.400         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_44/Y1                    td                    0.151       5.551 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=17)       0.396       5.947         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_32/CECO                  td                    0.132       6.079 f       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.079         ntR2578          
 CLMA_282_36/CECI                                                          f       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.079         Logic Levels: 5  
                                                                                   Logic: 1.144ns(38.261%), Route: 1.846ns(61.739%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.071       3.384         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.378       3.762 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       4.019         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.151       4.170 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.445         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.380       4.825 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.388       5.213         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.150       5.363 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.260       5.623         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_53/Y1                    td                    0.162       5.785 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.163       5.948         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_49/Y3                    td                    0.360       6.308 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.253       6.561         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_52/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.561         Logic Levels: 6  
                                                                                   Logic: 1.805ns(51.987%), Route: 1.667ns(48.013%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895     102.882         ntclkbufg_2      
 CLMA_282_36/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_1      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
>>>>>>> testing
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                102.344                          
 Data arrival time                                                   6.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.265                          
=======
 Data required time                                                102.444                          
 Data arrival time                                                   6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.883                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE
=======
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
>>>>>>> testing
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 CLMS_266_53/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_53/Q2                    tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.173       3.485         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_270_53/Y1                    td                    0.244       3.729 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=2)        0.348       4.077         ms72xx_ctl/ms7200_ctl/_N61183
 CLMS_266_49/Y3                    td                    0.243       4.320 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=23)       0.496       4.816         ms72xx_ctl/ms7200_ctl/N261
 CLMS_254_57/Y1                    td                    0.151       4.967 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.433       5.400         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_44/Y1                    td                    0.151       5.551 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=17)       0.396       5.947         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_32/CECO                  td                    0.132       6.079 f       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.079         ntR2578          
 CLMA_282_36/CECI                                                          f       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.079         Logic Levels: 5  
                                                                                   Logic: 1.144ns(38.261%), Route: 1.846ns(61.739%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.071       3.384         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.378       3.762 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       4.019         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.151       4.170 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.445         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.380       4.825 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.388       5.213         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.150       5.363 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.260       5.623         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_53/Y1                    td                    0.162       5.785 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.163       5.948         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_49/Y3                    td                    0.360       6.308 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.253       6.561         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_52/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.561         Logic Levels: 6  
                                                                                   Logic: 1.805ns(51.987%), Route: 1.667ns(48.013%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895     102.882         ntclkbufg_2      
 CLMA_282_36/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_1      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
>>>>>>> testing
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                102.344                          
 Data arrival time                                                   6.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.265                          
=======
 Data required time                                                102.444                          
 Data arrival time                                                   6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.883                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CE
=======
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
>>>>>>> testing
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 CLMS_266_53/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_53/Q2                    tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.173       3.485         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_270_53/Y1                    td                    0.244       3.729 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=2)        0.348       4.077         ms72xx_ctl/ms7200_ctl/_N61183
 CLMS_266_49/Y3                    td                    0.243       4.320 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=23)       0.496       4.816         ms72xx_ctl/ms7200_ctl/N261
 CLMS_254_57/Y1                    td                    0.151       4.967 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.433       5.400         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_44/Y1                    td                    0.151       5.551 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=17)       0.396       5.947         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_32/CECO                  td                    0.132       6.079 f       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.079         ntR2578          
 CLMA_282_36/CECI                                                          f       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.079         Logic Levels: 5  
                                                                                   Logic: 1.144ns(38.261%), Route: 1.846ns(61.739%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.071       3.384         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.378       3.762 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       4.019         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.151       4.170 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.445         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.380       4.825 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.388       5.213         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.162       5.375 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.278       5.653         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_56/Y1                    td                    0.359       6.012 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=20)       0.469       6.481         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_60/CE                                                            f       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.481         Logic Levels: 5  
                                                                                   Logic: 1.654ns(48.762%), Route: 1.738ns(51.238%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895     102.882         ntclkbufg_2      
 CLMA_282_36/CLK                                                           r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.265                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[9]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N23             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895       2.882         ntclkbufg_2      
 CLMA_302_121/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_302_121/Q0                   tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.198       3.262         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_306_108/ADB0[9]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[9]

 Data arrival time                                                   3.262         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N23             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 DRM_306_108/CLKB[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
=======
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_1      
 CLMA_282_60/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.963                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895       2.882         ntclkbufg_2      
 CLMA_302_117/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_117/Q3                   tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.199       3.263         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_306_108/ADB0[8]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
=======
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_1      
 CLMA_230_53/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_53/Q2                    tco                   0.183       3.065 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.199       3.264         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_44/ADB0[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
>>>>>>> testing

 Data arrival time                                                   3.264         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.906%), Route: 0.199ns(52.094%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 DRM_306_108/CLKB[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 DRM_234_44/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
>>>>>>> testing
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895       2.882         ntclkbufg_2      
 CLMA_302_117/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_117/Q2                   tco                   0.183       3.065 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.199       3.264         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_306_108/ADB0[7]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   3.264         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.906%), Route: 0.199ns(52.094%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_1      
 CLMA_230_53/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_230_53/Q1                    tco                   0.184       3.066 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.201       3.267         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_234_44/ADB0[6]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]

 Data arrival time                                                   3.267         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 DRM_306_108/CLKB[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 DRM_234_44/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
>>>>>>> testing
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
<<<<<<< HEAD
 Data arrival time                                                   3.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
=======
 Data arrival time                                                   3.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_1      
 CLMA_230_53/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_53/Q3                    tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.203       3.267         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_234_44/ADB0[8]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                   3.267         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 DRM_234_44/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> testing
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.943
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.192
=======
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.206
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.972       3.146         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_42_20/Q1                     tco                   0.223       3.369 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.253       3.622         coms1_reg_config/clock_20k_cnt [6]
 CLMS_38_21/Y0                     td                    0.264       3.886 f       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.038         coms1_reg_config/_N65587
 CLMS_38_21/Y1                     td                    0.359       4.397 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.264       4.661         coms1_reg_config/N8
                                   td                    0.368       5.029 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.029         coms1_reg_config/_N5090
 CLMA_42_16/COUT                   td                    0.044       5.073 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.073         coms1_reg_config/_N5092
                                   td                    0.044       5.117 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.117         coms1_reg_config/_N5094
 CLMA_42_20/COUT                   td                    0.044       5.161 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.161         coms1_reg_config/_N5096
 CLMA_42_24/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.161         Logic Levels: 4  
                                                                                   Logic: 1.346ns(66.799%), Route: 0.669ns(33.201%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.260       3.579         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.380       3.959 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.210         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.224       4.434 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.278       4.712         coms1_reg_config/N8
                                   td                    0.365       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N5498
                                   td                    0.044       5.165 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N5500
 CLMS_134_29/COUT                  td                    0.044       5.209 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.209         coms1_reg_config/_N5502
 CLMS_134_33/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.209         Logic Levels: 4  
                                                                                   Logic: 1.321ns(62.607%), Route: 0.789ns(37.393%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.946      42.943         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.135                          
 clock uncertainty                                      -0.150      42.985                          

 Setup time                                             -0.132      42.853                          

 Data required time                                                 42.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.853                          
 Data arrival time                                                   5.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.692                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.938
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N23             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.972       3.146         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_42_20/Q1                     tco                   0.223       3.369 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.253       3.622         coms1_reg_config/clock_20k_cnt [6]
 CLMS_38_21/Y0                     td                    0.264       3.886 f       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.038         coms1_reg_config/_N65587
 CLMS_38_21/Y1                     td                    0.359       4.397 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.264       4.661         coms1_reg_config/N8
                                   td                    0.368       5.029 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.029         coms1_reg_config/_N5090
 CLMA_42_16/COUT                   td                    0.044       5.073 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.073         coms1_reg_config/_N5092
                                   td                    0.044       5.117 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.117         coms1_reg_config/_N5094
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.117         Logic Levels: 3  
                                                                                   Logic: 1.302ns(66.058%), Route: 0.669ns(33.942%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N23             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.941      42.938         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.207      43.145                          
 clock uncertainty                                      -0.150      42.995                          

 Setup time                                             -0.128      42.867                          

 Data required time                                                 42.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.867                          
 Data arrival time                                                   5.117                          
=======
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.206      43.098                          
 clock uncertainty                                      -0.150      42.948                          

 Setup time                                             -0.132      42.816                          

 Data required time                                                 42.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.816                          
 Data arrival time                                                   5.209                          
>>>>>>> testing
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.750                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.938
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  0.208
=======
Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.972       3.146         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_42_20/Q1                     tco                   0.223       3.369 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.253       3.622         coms1_reg_config/clock_20k_cnt [6]
 CLMS_38_21/Y0                     td                    0.264       3.886 f       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.038         coms1_reg_config/_N65587
 CLMS_38_21/Y1                     td                    0.359       4.397 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.264       4.661         coms1_reg_config/N8
                                   td                    0.368       5.029 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.029         coms1_reg_config/_N5090
 CLMA_42_16/COUT                   td                    0.044       5.073 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.073         coms1_reg_config/_N5092
 CLMA_42_20/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.073         Logic Levels: 3  
                                                                                   Logic: 1.258ns(65.283%), Route: 0.669ns(34.717%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.260       3.579         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.380       3.959 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.210         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.224       4.434 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.278       4.712         coms1_reg_config/N8
                                   td                    0.365       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N5498
                                   td                    0.044       5.165 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N5500
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.165         Logic Levels: 3  
                                                                                   Logic: 1.277ns(61.810%), Route: 0.789ns(38.190%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.941      42.938         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.208      43.146                          
 clock uncertainty                                      -0.150      42.996                          

 Setup time                                             -0.132      42.864                          

 Data required time                                                 42.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.864                          
 Data arrival time                                                   5.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.791                          
=======
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.641                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.260       3.579         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.380       3.959 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.210         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.224       4.434 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.278       4.712         coms1_reg_config/N8
                                   td                    0.365       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N5498
 CLMS_134_29/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.121         Logic Levels: 3  
                                                                                   Logic: 1.233ns(60.979%), Route: 0.789ns(39.021%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.681                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  3.150
  Launch Clock Delay      :  2.943
=======
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
>>>>>>> testing
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.946       2.943         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q3                     tco                   0.178       3.121 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.180         coms1_reg_config/clock_20k_cnt [0]
 CLMA_42_24/D4                                                             f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.180         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.178       3.070 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.063       3.133         coms1_reg_config/clock_20k_cnt [0]
 CLMS_134_33/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.976       3.150         ntclkbufg_7      
 CLMA_42_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.943                          
 clock uncertainty                                       0.000       2.943                          

 Hold time                                              -0.028       2.915                          

 Data required time                                                  2.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.915                          
 Data arrival time                                                   3.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.028       2.864                          

 Data required time                                                  2.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.864                          
 Data arrival time                                                   3.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  3.142
  Launch Clock Delay      :  2.934
  Clock Pessimism Removal :  -0.208
=======
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_8      
 CLMS_134_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_134_25/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.134         coms1_reg_config/clock_20k_cnt [1]
 CLMS_134_25/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.937       2.934         ntclkbufg_7      
 CLMA_42_16/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_42_16/Q0                     tco                   0.182       3.116 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.176         coms1_reg_config/clock_20k_cnt [1]
 CLMA_42_16/A1                                                             r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.176         Logic Levels: 0  
=======
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_134_29/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [5]
 CLMS_134_29/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
>>>>>>> testing
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.968       3.142         ntclkbufg_7      
 CLMA_42_16/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.208       2.934                          
 clock uncertainty                                       0.000       2.934                          

 Hold time                                              -0.093       2.841                          

 Data required time                                                  2.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.841                          
 Data arrival time                                                   3.176                          
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
>>>>>>> testing
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  2.938
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N23             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.941       2.938         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_42_20/Q0                     tco                   0.182       3.120 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.180         coms1_reg_config/clock_20k_cnt [5]
 CLMA_42_20/A1                                                             r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.180         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N23             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.972       3.146         ntclkbufg_7      
 CLMA_42_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.208       2.938                          
 clock uncertainty                                       0.000       2.938                          

 Hold time                                              -0.093       2.845                          

 Data required time                                                  2.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.845                          
 Data arrival time                                                   3.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

=======
>>>>>>> testing
Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
=======
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
>>>>>>> testing
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_210_153/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_210_153/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.183       5.426         hdmi_vs          
 CLMS_158_233/Y1                   td                    0.151       5.577 f       u_CORES/u_debug_core_0/TRIG2_ff[0][101]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.059       6.636         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_98_260/RSCO                  td                    0.113       6.749 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.749         ntR86            
 CLMA_98_264/RSCO                  td                    0.113       6.862 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.862         ntR85            
 CLMA_98_268/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                   6.862         Logic Levels: 3  
                                                                                   Logic: 0.600ns(21.112%), Route: 2.242ns(78.888%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_5      
 CLMA_98_268/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Setup time                                             -0.269      10.315                          

 Data required time                                                 10.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.315                          
 Data arrival time                                                   6.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.453                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_210_153/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_210_153/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.183       5.426         hdmi_vs          
 CLMS_158_233/Y1                   td                    0.151       5.577 f       u_CORES/u_debug_core_0/TRIG2_ff[0][101]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.059       6.636         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_98_260/RSCO                  td                    0.113       6.749 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.749         ntR86            
 CLMA_98_264/RSCO                  td                    0.113       6.862 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.862         ntR85            
 CLMA_98_268/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                   6.862         Logic Levels: 3  
                                                                                   Logic: 0.600ns(21.112%), Route: 2.242ns(78.888%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_5      
 CLMA_98_268/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Setup time                                             -0.269      10.315                          

 Data required time                                                 10.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.315                          
 Data arrival time                                                   6.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.453                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_210_153/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_210_153/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.183       5.426         hdmi_vs          
 CLMS_158_233/Y1                   td                    0.151       5.577 f       u_CORES/u_debug_core_0/TRIG2_ff[0][101]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.059       6.636         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_98_260/RSCO                  td                    0.113       6.749 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.749         ntR86            
 CLMA_98_264/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS

 Data arrival time                                                   6.749         Logic Levels: 2  
                                                                                   Logic: 0.487ns(17.845%), Route: 2.242ns(82.155%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_5      
 CLMA_98_264/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Setup time                                             -0.269      10.315                          

 Data required time                                                 10.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.315                          
 Data arrival time                                                   6.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.566                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/data_out[20]/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[12]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMS_174_197/CLK                                                          r       hdmi_in/data_out[20]/opit_0_inv/CLK

 CLMS_174_197/Q1                   tco                   0.184       3.908 r       hdmi_in/data_out[20]/opit_0_inv/Q
                                   net (fanout=2)        0.136       4.044         hdmi_rgb[20]     
 CLMS_170_197/M0                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[12]/opit_0/D

 Data arrival time                                                   4.044         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.500%), Route: 0.136ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMS_170_197/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[12]/opit_0/CLK
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                              -0.011       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[2]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.834
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005       3.834         ntclkbufg_5      
 CLMS_118_273/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0/CLK

 CLMS_118_273/Q0                   tco                   0.182       4.016 r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[2]/opit_0/Q
                                   net (fanout=3)        0.139       4.155         fram_buf/wr_buf/wr_cell2/wr_data_1d [2]
 CLMS_114_277/M0                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[2]/opit_0/D

 Data arrival time                                                   4.155         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       4.132         ntclkbufg_5      
 CLMS_114_277/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[2]/opit_0/CLK
 clock pessimism                                        -0.279       3.853                          
 clock uncertainty                                       0.200       4.053                          

 Hold time                                              -0.011       4.042                          

 Data required time                                                  4.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.042                          
 Data arrival time                                                   4.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
=======
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.221       4.241 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.689       4.930         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.150       5.080 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.549       5.629         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.113       5.742 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.742         ntR91            
 CLMA_58_141/RSCO                  td                    0.113       5.855 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR90            
 CLMA_58_145/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                   5.855         Logic Levels: 3  
                                                                                   Logic: 0.597ns(32.534%), Route: 1.238ns(67.466%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.269      10.205                          

 Data required time                                                 10.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.205                          
 Data arrival time                                                   5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.350                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
=======
Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.221       4.241 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.689       4.930         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.150       5.080 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.549       5.629         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.113       5.742 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.742         ntR91            
 CLMA_58_141/RSCO                  td                    0.113       5.855 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR90            
 CLMA_58_145/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                   5.855         Logic Levels: 3  
                                                                                   Logic: 0.597ns(32.534%), Route: 1.238ns(67.466%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.269      10.205                          

 Data required time                                                 10.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.205                          
 Data arrival time                                                   5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.350                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.221       4.241 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.689       4.930         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.150       5.080 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.549       5.629         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.113       5.742 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.742         ntR91            
 CLMA_58_141/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS

 Data arrival time                                                   5.742         Logic Levels: 2  
                                                                                   Logic: 0.484ns(28.107%), Route: 1.238ns(71.893%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 CLMA_58_141/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.269      10.205                          

 Data required time                                                 10.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.205                          
 Data arrival time                                                   5.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.463                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/data_out[6]/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[3]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_90_72/CLK                                                            r       hdmi_in/data_out[6]/opit_0_inv/CLK

 CLMA_90_72/Q0                     tco                   0.182       3.906 r       hdmi_in/data_out[6]/opit_0_inv/Q
                                   net (fanout=2)        0.138       4.044         hdmi_rgb[6]      
 CLMA_90_76/M2                                                             r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[3]/opit_0/D

 Data arrival time                                                   4.044         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_90_76/CLK                                                            r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[3]/opit_0/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                              -0.011       3.928                          

 Data required time                                                  3.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.928                          
 Data arrival time                                                   4.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[13]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[13]/opit_0/D
>>>>>>> testing
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
<<<<<<< HEAD
 CLMA_182_229/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/CLK

 CLMA_182_229/Q0                   tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/Q
                                   net (fanout=3)        0.379       4.285         fram_buf/wr_buf/wr_cell2/write_data [5]
 DRM_178_252/DA0[1]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   4.285         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.442%), Route: 0.379ns(67.558%)
=======
 CLMS_78_121/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[13]/opit_0/CLK

 CLMS_78_121/Q0                    tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[13]/opit_0/Q
                                   net (fanout=1)        0.139       4.045         fram_buf/wr_buf/wr_cell2/wr_data_1d [13]
 CLMS_78_117/M0                                                            r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[13]/opit_0/D

 Data arrival time                                                   4.045         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       4.132         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.866                          
 clock uncertainty                                       0.200       4.066                          
=======
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMS_78_117/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[13]/opit_0/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          
>>>>>>> testing

 Hold time                                               0.102       4.168                          

 Data required time                                                  4.168                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  4.168                          
 Data arrival time                                                   4.285                          
=======
 Data required time                                                  3.928                          
 Data arrival time                                                   4.045                          
>>>>>>> testing
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMA_218_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_218_8/Q0                     tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.019       4.445         u_CORES/u_jtag_hub/data_ctrl
 CLMA_190_72/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.445         Logic Levels: 0  
                                                                                   Logic: 0.221ns(17.823%), Route: 1.019ns(82.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.918      28.275         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.171      27.987                          

 Data required time                                                 27.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.987                          
 Data arrival time                                                   4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMA_218_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_218_8/Q0                     tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.019       4.445         u_CORES/u_jtag_hub/data_ctrl
 CLMA_190_72/B4                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.445         Logic Levels: 0  
                                                                                   Logic: 0.221ns(17.823%), Route: 1.019ns(82.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.918      28.275         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.058      28.100                          

 Data required time                                                 28.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.100                          
 Data arrival time                                                   4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMA_218_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_218_8/Q0                     tco                   0.221       3.426 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.019       4.445         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_73/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.445         Logic Levels: 0  
                                                                                   Logic: 0.221ns(17.823%), Route: 1.019ns(82.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.918      28.275         ntclkbufg_1      
 CLMS_190_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.208                          
 clock uncertainty                                      -0.050      28.158                          

 Setup time                                             -0.058      28.100                          

 Data required time                                                 28.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.100                          
 Data arrival time                                                   4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[333]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[332]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225
=======
Startpoint  : fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.296
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.895       2.965         ntclkbufg_1      
 CLMA_210_108/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[333]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_108/Q1                   tco                   0.180       3.145 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[333]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [333]
 CLMA_210_109/C4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[332]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMA_210_109/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[332]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.028       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[418]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[417]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.895       2.965         ntclkbufg_1      
 CLMA_202_140/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[418]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_140/Q1                   tco                   0.180       3.145 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[418]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [418]
 CLMS_202_141/C4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[417]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMS_202_141/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[417]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.028       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.895       2.965         ntclkbufg_1      
 CLMA_210_249/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_249/Q0                   tco                   0.179       3.144 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.203         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg_buf [49]
 CLMA_210_248/B4                                                           f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMA_210_248/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.980                          
 clock uncertainty                                       0.000       2.980                          

 Hold time                                              -0.029       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  1.469
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.469      26.469         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_80/Y0                    tco                   0.283      26.752 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.274      27.026         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_81/Y3                    td                    0.222      27.248 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=1)        0.256      27.504         u_CORES/u_debug_core_0/u_hub_data_decode/_N20341
 CLMA_190_80/Y1                    td                    0.244      27.748 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=12)       1.455      29.203         u_CORES/u_debug_core_0/_N20378
 CLMS_162_193/Y0                   td                    0.150      29.353 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=3)        0.969      30.322         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_150_260/Y0                   td                    0.378      30.700 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.277      30.977         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_150_248/CECO                 td                    0.132      31.109 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.109         ntR2710          
 CLMA_150_252/CECO                 td                    0.132      31.241 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.241         ntR2709          
 CLMA_150_256/CECI                                                         f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.241         Logic Levels: 6  
                                                                                   Logic: 1.541ns(32.293%), Route: 3.231ns(67.707%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.005      53.075         ntclkbufg_1      
 CLMA_150_256/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.075                          
 clock uncertainty                                      -0.050      53.025                          

 Setup time                                             -0.576      52.449                          

 Data required time                                                 52.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.449                          
 Data arrival time                                                  31.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  1.469
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.469      26.469         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_80/Y0                    tco                   0.283      26.752 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.274      27.026         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_81/Y3                    td                    0.222      27.248 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=1)        0.256      27.504         u_CORES/u_debug_core_0/u_hub_data_decode/_N20341
 CLMA_190_80/Y1                    td                    0.244      27.748 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=12)       1.455      29.203         u_CORES/u_debug_core_0/_N20378
 CLMS_162_193/Y0                   td                    0.150      29.353 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=3)        0.969      30.322         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_150_260/Y0                   td                    0.378      30.700 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.277      30.977         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_150_248/CECO                 td                    0.132      31.109 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.109         ntR2710          
 CLMA_150_252/CECO                 td                    0.132      31.241 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.241         ntR2709          
 CLMA_150_256/CECI                                                         f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  31.241         Logic Levels: 6  
                                                                                   Logic: 1.541ns(32.293%), Route: 3.231ns(67.707%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.005      53.075         ntclkbufg_1      
 CLMA_150_256/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      53.075                          
 clock uncertainty                                      -0.050      53.025                          

 Setup time                                             -0.576      52.449                          

 Data required time                                                 52.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.449                          
 Data arrival time                                                  31.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  1.469
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.469      26.469         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_80/Y0                    tco                   0.283      26.752 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.274      27.026         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_81/Y3                    td                    0.222      27.248 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=1)        0.256      27.504         u_CORES/u_debug_core_0/u_hub_data_decode/_N20341
 CLMA_190_80/Y1                    td                    0.244      27.748 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=12)       1.455      29.203         u_CORES/u_debug_core_0/_N20378
 CLMS_162_193/Y0                   td                    0.150      29.353 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=3)        0.969      30.322         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_150_260/Y0                   td                    0.378      30.700 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.277      30.977         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_150_248/CECO                 td                    0.132      31.109 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.109         ntR2710          
 CLMA_150_252/CECI                                                         f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  31.109         Logic Levels: 5  
                                                                                   Logic: 1.409ns(30.366%), Route: 3.231ns(69.634%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     1.005      53.075         ntclkbufg_1      
 CLMA_150_252/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.075                          
 clock uncertainty                                      -0.050      53.025                          

 Setup time                                             -0.576      52.449                          

 Data required time                                                 52.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.449                          
 Data arrival time                                                  31.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.311
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.311      26.311         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_190_80/Q3                    tco                   0.182      26.493 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.171      26.664         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_190_89/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  26.664         Logic Levels: 0  
                                                                                   Logic: 0.182ns(51.558%), Route: 0.171ns(48.442%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMS_190_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.011       3.244                          

 Data required time                                                  3.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.244                          
 Data arrival time                                                  26.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.239      26.239         u_CORES/capt_o   
 CLMA_190_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_190_76/Q0                    tco                   0.182      26.421 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.216      26.637         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_190_81/B4                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.637         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.729%), Route: 0.216ns(54.271%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMS_190_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.038       3.217                          

 Data required time                                                  3.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.217                          
 Data arrival time                                                  26.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  1.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.239      26.239         u_CORES/capt_o   
 CLMA_190_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_190_76/Y0                    tco                   0.236      26.475 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.139      26.614         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_190_81/A0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.614         Logic Levels: 0  
                                                                                   Logic: 0.236ns(62.933%), Route: 0.139ns(37.067%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.925       3.205         ntclkbufg_1      
 CLMS_190_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.077       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                  26.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.311
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.950      78.494         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_72/Q1                    tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.270      78.987         u_CORES/conf_sel [0]
 CLMA_190_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.987         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.233%), Route: 0.270ns(54.767%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.311     126.311         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.311                          
 clock uncertainty                                      -0.050     126.261                          

 Setup time                                             -0.476     125.785                          

 Data required time                                                125.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.785                          
 Data arrival time                                                  78.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.311
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.950      78.494         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_72/Q1                    tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.270      78.987         u_CORES/conf_sel [0]
 CLMA_190_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.987         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.233%), Route: 0.270ns(54.767%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.311     126.311         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.311                          
 clock uncertainty                                      -0.050     126.261                          

 Setup time                                             -0.476     125.785                          

 Data required time                                                125.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.785                          
 Data arrival time                                                  78.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.311
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.950      78.494         ntclkbufg_1      
 CLMA_190_72/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_72/Q1                    tco                   0.223      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.270      78.987         u_CORES/conf_sel [0]
 CLMA_190_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.987         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.233%), Route: 0.270ns(54.767%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.311     126.311         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.311                          
 clock uncertainty                                      -0.050     126.261                          

 Setup time                                             -0.476     125.785                          

 Data required time                                                125.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.785                          
 Data arrival time                                                  78.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.469
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.918     128.275         ntclkbufg_1      
 CLMS_190_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_73/Q2                    tco                   0.180     128.455 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.172     128.627         u_CORES/id_o [4] 
 CLMA_190_80/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.627         Logic Levels: 0  
                                                                                   Logic: 0.180ns(51.136%), Route: 0.172ns(48.864%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.469     126.469         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.469                          
 clock uncertainty                                       0.050     126.519                          

 Hold time                                              -0.020     126.499                          

 Data required time                                                126.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.499                          
 Data arrival time                                                 128.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.469
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.918     128.275         ntclkbufg_1      
 CLMS_190_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_73/Q0                    tco                   0.179     128.454 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237     128.691         u_CORES/id_o [0] 
 CLMA_190_80/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.691         Logic Levels: 0  
                                                                                   Logic: 0.179ns(43.029%), Route: 0.237ns(56.971%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.469     126.469         u_CORES/capt_o   
 CLMA_190_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.469                          
 clock uncertainty                                       0.050     126.519                          

 Hold time                                               0.040     126.559                          

 Data required time                                                126.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.559                          
 Data arrival time                                                 128.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.896  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.379
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3065)     0.918     128.275         ntclkbufg_1      
 CLMS_190_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_73/Q0                    tco                   0.179     128.454 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.151     128.605         u_CORES/id_o [0] 
 CLMA_190_76/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.605         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.242%), Route: 0.151ns(45.758%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.379     126.379         u_CORES/capt_o   
 CLMA_190_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.379                          
 clock uncertainty                                       0.050     126.429                          

 Hold time                                               0.040     126.469                          

 Data required time                                                126.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.469                          
 Data arrival time                                                 128.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.136                          
=======
 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_102_132/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK

 CLMA_102_132/Q0                   tco                   0.179       3.903 f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.964         fram_buf/wr_buf/wr_cell2/wr_enable
 CLMA_102_132/A0                                                           f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.964         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_102_132/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.296       3.724                          
 clock uncertainty                                       0.200       3.924                          

 Hold time                                              -0.078       3.846                          

 Data required time                                                  3.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.846                          
 Data arrival time                                                   3.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
>>>>>>> testing
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_194_45/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_45/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=902)      2.272       5.862         u_DDR3_50H/ddr_rstn
 CLMS_10_193/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   5.862         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.938%), Route: 2.272ns(91.062%)
=======
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      2.659       6.249         u_DDR3_50H/ddr_rstn
 CLMA_42_200/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   6.249         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.738%), Route: 2.659ns(92.262%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_10_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
=======
 CLMA_42_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
>>>>>>> testing
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
<<<<<<< HEAD
 Data arrival time                                                   5.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.949                          
=======
 Data arrival time                                                   6.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.562                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
>>>>>>> testing
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_194_45/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_45/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=902)      2.030       5.620         u_DDR3_50H/ddr_rstn
 CLMS_46_185/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.620         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.898%), Route: 2.030ns(90.102%)
=======
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      1.805       5.395         u_DDR3_50H/ddr_rstn
 CLMA_66_136/RSCO                  td                    0.105       5.500 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       5.500         ntR203           
 CLMA_66_140/RSCO                  td                    0.105       5.605 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.605         ntR202           
 CLMA_66_144/RSCO                  td                    0.105       5.710 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.710         ntR201           
 CLMA_66_148/RSCO                  td                    0.105       5.815 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.815         ntR200           
 CLMA_66_152/RSCO                  td                    0.105       5.920 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.920         ntR199           
 CLMA_66_156/RSCO                  td                    0.105       6.025 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.025         ntR198           
 CLMA_66_160/RSCO                  td                    0.105       6.130 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.130         ntR197           
 CLMA_66_164/RSCO                  td                    0.105       6.235 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.235         ntR196           
 CLMA_66_168/RSCO                  td                    0.105       6.340 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.340         ntR195           
 CLMA_66_172/RSCO                  td                    0.105       6.445 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.445         ntR194           
 CLMA_66_176/RSCO                  td                    0.105       6.550 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.550         ntR193           
 CLMA_66_180/RSCO                  td                    0.105       6.655 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.655         ntR192           
 CLMA_66_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.655         Logic Levels: 12 
                                                                                   Logic: 1.483ns(45.103%), Route: 1.805ns(54.897%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_46_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
=======
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
>>>>>>> testing
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 22.811                          
 Data arrival time                                                   5.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.191                          
=======
 Data required time                                                 23.287                          
 Data arrival time                                                   6.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.632                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
>>>>>>> testing
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_194_45/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_45/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=902)      2.001       5.591         u_DDR3_50H/ddr_rstn
 CLMS_62_173/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.591         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.027%), Route: 2.001ns(89.973%)
=======
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      1.805       5.395         u_DDR3_50H/ddr_rstn
 CLMA_66_136/RSCO                  td                    0.105       5.500 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       5.500         ntR203           
 CLMA_66_140/RSCO                  td                    0.105       5.605 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.605         ntR202           
 CLMA_66_144/RSCO                  td                    0.105       5.710 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.710         ntR201           
 CLMA_66_148/RSCO                  td                    0.105       5.815 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.815         ntR200           
 CLMA_66_152/RSCO                  td                    0.105       5.920 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.920         ntR199           
 CLMA_66_156/RSCO                  td                    0.105       6.025 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.025         ntR198           
 CLMA_66_160/RSCO                  td                    0.105       6.130 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.130         ntR197           
 CLMA_66_164/RSCO                  td                    0.105       6.235 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.235         ntR196           
 CLMA_66_168/RSCO                  td                    0.105       6.340 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.340         ntR195           
 CLMA_66_172/RSCO                  td                    0.105       6.445 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.445         ntR194           
 CLMA_66_176/RSCO                  td                    0.105       6.550 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.550         ntR193           
 CLMA_66_180/RSCO                  td                    0.105       6.655 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.655         ntR192           
 CLMA_66_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                   6.655         Logic Levels: 12 
                                                                                   Logic: 1.483ns(45.103%), Route: 1.805ns(54.897%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_62_173/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
>>>>>>> testing
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 22.811                          
 Data arrival time                                                   5.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.220                          
=======
 Data required time                                                 23.287                          
 Data arrival time                                                   6.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.632                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

<<<<<<< HEAD
 CLMA_66_184/Q2                    tco                   0.183       3.348 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.271       3.619         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_177/RSCO                  td                    0.092       3.711 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.711         ntR1892          
 CLMA_58_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   3.711         Logic Levels: 1  
                                                                                   Logic: 0.275ns(50.366%), Route: 0.271ns(49.634%)
=======
 CLMA_66_184/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.198       3.547         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.092       3.639 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.639         ntR366           
 CLMS_66_185/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.639         Logic Levels: 1  
                                                                                   Logic: 0.276ns(58.228%), Route: 0.198ns(41.772%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_58_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          
=======
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          
>>>>>>> testing

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  3.184                          
 Data arrival time                                                   3.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.527                          
=======
 Data required time                                                  3.180                          
 Data arrival time                                                   3.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.198       3.547         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.092       3.639 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.639         ntR366           
 CLMS_66_185/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.639         Logic Levels: 1  
                                                                                   Logic: 0.276ns(58.228%), Route: 0.198ns(41.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

<<<<<<< HEAD
 CLMA_66_184/Q2                    tco                   0.183       3.348 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.271       3.619         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_177/RSCO                  td                    0.092       3.711 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.711         ntR1892          
 CLMA_58_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.711         Logic Levels: 1  
                                                                                   Logic: 0.275ns(50.366%), Route: 0.271ns(49.634%)
=======
 CLMA_66_184/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.198       3.547         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.092       3.639 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.639         ntR366           
 CLMS_66_185/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.639         Logic Levels: 1  
                                                                                   Logic: 0.276ns(58.228%), Route: 0.198ns(41.772%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_58_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          
=======
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          
>>>>>>> testing

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  3.184                          
 Data arrival time                                                   3.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q2                    tco                   0.183       3.348 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.271       3.619         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_177/RSCO                  td                    0.092       3.711 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.711         ntR1892          
 CLMA_58_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.711         Logic Levels: 1  
                                                                                   Logic: 0.275ns(50.366%), Route: 0.271ns(49.634%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_58_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.527                          
=======
 Data required time                                                  3.180                          
 Data arrival time                                                   3.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[76]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.220       6.956 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     1.635       8.591         u_CORES/u_debug_core_0/resetn
 CLMA_214_60/RSCO                  td                    0.105       8.696 r       u_CORES/u_debug_core_0/data_pipe[4][489]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.696         ntR398           
 CLMA_214_68/RSCO                  td                    0.105       8.801 r       u_CORES/u_debug_core_0/TRIG1_ff[0][54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.801         ntR397           
 CLMA_214_72/RSCO                  td                    0.105       8.906 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[505]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.906         ntR396           
 CLMA_214_76/RSCO                  td                    0.105       9.011 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[508]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.011         ntR395           
 CLMA_214_80/RSCO                  td                    0.105       9.116 r       u_CORES/u_debug_core_0/TRIG1_ff[0][58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.116         ntR394           
 CLMA_214_84/RSCO                  td                    0.105       9.221 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[494]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.221         ntR393           
 CLMA_214_88/RSCO                  td                    0.105       9.326 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[491]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.326         ntR392           
 CLMA_214_92/RSCO                  td                    0.105       9.431 r       u_CORES/u_debug_core_0/TRIG1_ff[0][73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.431         ntR391           
 CLMA_214_96/RSCO                  td                    0.105       9.536 r       u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.536         ntR390           
 CLMA_214_100/RSCO                 td                    0.105       9.641 r       u_CORES/u_debug_core_0/TRIG1_ff[0][130]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.641         ntR389           
 CLMA_214_104/RSCO                 td                    0.105       9.746 r       u_CORES/u_debug_core_0/data_pipe[4][186]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.746         ntR388           
 CLMA_214_108/RSCO                 td                    0.105       9.851 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[112]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.851         ntR387           
 CLMA_214_112/RSCO                 td                    0.105       9.956 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[328]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.956         ntR386           
 CLMA_214_116/RSCO                 td                    0.105      10.061 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[362]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.061         ntR385           
 CLMA_214_120/RSCO                 td                    0.105      10.166 r       u_CORES/u_debug_core_0/TRIG1_ff[0][128]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.166         ntR384           
 CLMA_214_124/RSCO                 td                    0.105      10.271 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[447]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.271         ntR383           
 CLMA_214_128/RSCO                 td                    0.105      10.376 r       u_CORES/u_debug_core_0/TRIG1_ff[0][77]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.376         ntR382           
 CLMA_214_132/RSCI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[76]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.376         Logic Levels: 17 
                                                                                   Logic: 2.005ns(55.082%), Route: 1.635ns(44.918%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.425       8.384         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.105       8.489 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         ntR493           
 CLMA_30_117/RSCO                  td                    0.105       8.594 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.594         ntR492           
 CLMA_30_121/RSCO                  td                    0.105       8.699 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.699         ntR491           
 CLMA_30_125/RSCO                  td                    0.105       8.804 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.804         ntR490           
 CLMA_30_129/RSCO                  td                    0.105       8.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.909         ntR489           
 CLMA_30_133/RSCO                  td                    0.105       9.014 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR488           
 CLMA_30_137/RSCO                  td                    0.105       9.119 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.119         ntR487           
 CLMA_30_141/RSCO                  td                    0.105       9.224 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.224         ntR486           
 CLMA_30_145/RSCO                  td                    0.105       9.329 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.329         ntR485           
 CLMA_30_149/RSCO                  td                    0.105       9.434 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.434         ntR484           
 CLMA_30_153/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.434         Logic Levels: 10 
                                                                                   Logic: 1.273ns(47.183%), Route: 1.425ns(52.817%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895      16.387         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[76]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          
>>>>>>> testing

 Recovery time                                           0.000      16.356                          

 Data required time                                                 16.356                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.356                          
 Data arrival time                                                  10.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.980                          
=======
 Data required time                                                 16.367                          
 Data arrival time                                                   9.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.933                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[158]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.220       6.956 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     1.635       8.591         u_CORES/u_debug_core_0/resetn
 CLMA_214_60/RSCO                  td                    0.105       8.696 r       u_CORES/u_debug_core_0/data_pipe[4][489]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.696         ntR398           
 CLMA_214_68/RSCO                  td                    0.105       8.801 r       u_CORES/u_debug_core_0/TRIG1_ff[0][54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.801         ntR397           
 CLMA_214_72/RSCO                  td                    0.105       8.906 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[505]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.906         ntR396           
 CLMA_214_76/RSCO                  td                    0.105       9.011 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[508]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.011         ntR395           
 CLMA_214_80/RSCO                  td                    0.105       9.116 r       u_CORES/u_debug_core_0/TRIG1_ff[0][58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.116         ntR394           
 CLMA_214_84/RSCO                  td                    0.105       9.221 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[494]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.221         ntR393           
 CLMA_214_88/RSCO                  td                    0.105       9.326 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[491]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.326         ntR392           
 CLMA_214_92/RSCO                  td                    0.105       9.431 r       u_CORES/u_debug_core_0/TRIG1_ff[0][73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.431         ntR391           
 CLMA_214_96/RSCO                  td                    0.105       9.536 r       u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.536         ntR390           
 CLMA_214_100/RSCO                 td                    0.105       9.641 r       u_CORES/u_debug_core_0/TRIG1_ff[0][130]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.641         ntR389           
 CLMA_214_104/RSCO                 td                    0.105       9.746 r       u_CORES/u_debug_core_0/data_pipe[4][186]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.746         ntR388           
 CLMA_214_108/RSCO                 td                    0.105       9.851 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[112]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.851         ntR387           
 CLMA_214_112/RSCO                 td                    0.105       9.956 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[328]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.956         ntR386           
 CLMA_214_116/RSCO                 td                    0.105      10.061 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[362]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.061         ntR385           
 CLMA_214_120/RSCO                 td                    0.105      10.166 r       u_CORES/u_debug_core_0/TRIG1_ff[0][128]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.166         ntR384           
 CLMA_214_124/RSCO                 td                    0.105      10.271 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[447]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.271         ntR383           
 CLMA_214_128/RSCO                 td                    0.105      10.376 r       u_CORES/u_debug_core_0/TRIG1_ff[0][77]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.376         ntR382           
 CLMA_214_132/RSCI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[158]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.376         Logic Levels: 17 
                                                                                   Logic: 2.005ns(55.082%), Route: 1.635ns(44.918%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.425       8.384         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.105       8.489 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         ntR493           
 CLMA_30_117/RSCO                  td                    0.105       8.594 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.594         ntR492           
 CLMA_30_121/RSCO                  td                    0.105       8.699 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.699         ntR491           
 CLMA_30_125/RSCO                  td                    0.105       8.804 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.804         ntR490           
 CLMA_30_129/RSCO                  td                    0.105       8.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.909         ntR489           
 CLMA_30_133/RSCO                  td                    0.105       9.014 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR488           
 CLMA_30_137/RSCO                  td                    0.105       9.119 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.119         ntR487           
 CLMA_30_141/RSCO                  td                    0.105       9.224 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.224         ntR486           
 CLMA_30_145/RSCO                  td                    0.105       9.329 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.329         ntR485           
 CLMA_30_149/RSCO                  td                    0.105       9.434 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.434         ntR484           
 CLMA_30_153/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.434         Logic Levels: 10 
                                                                                   Logic: 1.273ns(47.183%), Route: 1.425ns(52.817%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895      16.387         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[158]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          
>>>>>>> testing

 Recovery time                                           0.000      16.356                          

 Data required time                                                 16.356                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.356                          
 Data arrival time                                                  10.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.980                          
=======
 Data required time                                                 16.367                          
 Data arrival time                                                   9.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.933                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[159]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.220       6.956 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     1.635       8.591         u_CORES/u_debug_core_0/resetn
 CLMA_214_60/RSCO                  td                    0.105       8.696 r       u_CORES/u_debug_core_0/data_pipe[4][489]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.696         ntR398           
 CLMA_214_68/RSCO                  td                    0.105       8.801 r       u_CORES/u_debug_core_0/TRIG1_ff[0][54]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.801         ntR397           
 CLMA_214_72/RSCO                  td                    0.105       8.906 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[505]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.906         ntR396           
 CLMA_214_76/RSCO                  td                    0.105       9.011 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[508]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.011         ntR395           
 CLMA_214_80/RSCO                  td                    0.105       9.116 r       u_CORES/u_debug_core_0/TRIG1_ff[0][58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.116         ntR394           
 CLMA_214_84/RSCO                  td                    0.105       9.221 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[494]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.221         ntR393           
 CLMA_214_88/RSCO                  td                    0.105       9.326 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[491]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.326         ntR392           
 CLMA_214_92/RSCO                  td                    0.105       9.431 r       u_CORES/u_debug_core_0/TRIG1_ff[0][73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.431         ntR391           
 CLMA_214_96/RSCO                  td                    0.105       9.536 r       u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.536         ntR390           
 CLMA_214_100/RSCO                 td                    0.105       9.641 r       u_CORES/u_debug_core_0/TRIG1_ff[0][130]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.641         ntR389           
 CLMA_214_104/RSCO                 td                    0.105       9.746 r       u_CORES/u_debug_core_0/data_pipe[4][186]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.746         ntR388           
 CLMA_214_108/RSCO                 td                    0.105       9.851 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_ff_dly[112]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.851         ntR387           
 CLMA_214_112/RSCO                 td                    0.105       9.956 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[328]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.956         ntR386           
 CLMA_214_116/RSCO                 td                    0.105      10.061 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[362]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.061         ntR385           
 CLMA_214_120/RSCO                 td                    0.105      10.166 r       u_CORES/u_debug_core_0/TRIG1_ff[0][128]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.166         ntR384           
 CLMA_214_124/RSCO                 td                    0.105      10.271 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[447]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.271         ntR383           
 CLMA_214_128/RSCO                 td                    0.105      10.376 r       u_CORES/u_debug_core_0/TRIG1_ff[0][77]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.376         ntR382           
 CLMA_214_132/RSCI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[159]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.376         Logic Levels: 17 
                                                                                   Logic: 2.005ns(55.082%), Route: 1.635ns(44.918%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.425       8.384         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.105       8.489 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         ntR493           
 CLMA_30_117/RSCO                  td                    0.105       8.594 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.594         ntR492           
 CLMA_30_121/RSCO                  td                    0.105       8.699 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.699         ntR491           
 CLMA_30_125/RSCO                  td                    0.105       8.804 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.804         ntR490           
 CLMA_30_129/RSCO                  td                    0.105       8.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.909         ntR489           
 CLMA_30_133/RSCO                  td                    0.105       9.014 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR488           
 CLMA_30_137/RSCO                  td                    0.105       9.119 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.119         ntR487           
 CLMA_30_141/RSCO                  td                    0.105       9.224 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.224         ntR486           
 CLMA_30_145/RSCO                  td                    0.105       9.329 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.329         ntR485           
 CLMA_30_149/RSCO                  td                    0.105       9.434 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.434         ntR484           
 CLMA_30_153/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.434         Logic Levels: 10 
                                                                                   Logic: 1.273ns(47.183%), Route: 1.425ns(52.817%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895      16.387         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[159]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          
>>>>>>> testing

 Recovery time                                           0.000      16.356                          

 Data required time                                                 16.356                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.356                          
 Data arrival time                                                  10.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.980                          
=======
 Data required time                                                 16.367                          
 Data arrival time                                                   9.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.933                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG3_ff[0][7]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895       6.387         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.182       6.569 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     0.241       6.810         u_CORES/u_debug_core_0/resetn
 CLMS_134_177/RSCO                 td                    0.092       6.902 f       u_CORES/u_debug_core_0/TRIG0_ff[1][196]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.902         ntR1625          
 CLMS_134_181/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG3_ff[0][7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.902         Logic Levels: 1  
                                                                                   Logic: 0.274ns(53.204%), Route: 0.241ns(46.796%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.211       6.780         nt_ddr_init_done 
 CLMS_114_177/RS                                                           r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/RS

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.310%), Route: 0.211ns(53.690%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/TRIG3_ff[0][7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.187       6.419                          

 Data required time                                                  6.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.419                          
 Data arrival time                                                   6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG3_ff[0][140]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895       6.387         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.182       6.569 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     0.241       6.810         u_CORES/u_debug_core_0/resetn
 CLMS_134_177/RSCO                 td                    0.092       6.902 f       u_CORES/u_debug_core_0/TRIG0_ff[1][196]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.902         ntR1625          
 CLMS_134_181/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG3_ff[0][140]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.902         Logic Levels: 1  
                                                                                   Logic: 0.274ns(53.204%), Route: 0.241ns(46.796%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.211       6.780         nt_ddr_init_done 
 CLMS_114_177/RS                                                           r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/RS

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.310%), Route: 0.211ns(53.690%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/TRIG3_ff[0][140]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.187       6.419                          

 Data required time                                                  6.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.419                          
 Data arrival time                                                   6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][711]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/RS
>>>>>>> testing
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.895       6.387         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_118_176/Q3                   tco                   0.182       6.569 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4369)     0.241       6.810         u_CORES/u_debug_core_0/resetn
 CLMS_134_177/RSCO                 td                    0.092       6.902 f       u_CORES/u_debug_core_0/TRIG0_ff[1][196]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.902         ntR1625          
 CLMS_134_181/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][711]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.902         Logic Levels: 1  
                                                                                   Logic: 0.274ns(53.204%), Route: 0.241ns(46.796%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.211       6.780         nt_ddr_init_done 
 CLMS_114_177/RS                                                           r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/RS

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.310%), Route: 0.211ns(53.690%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][711]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.187       6.419                          

 Data required time                                                  6.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.419                          
 Data arrival time                                                   6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.870       5.793         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.793         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.655%), Route: 1.870ns(89.345%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      27.229         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Recovery time                                          -0.042      27.189                          

 Data required time                                                 27.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.189                          
 Data arrival time                                                   5.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.396                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.862       5.785         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.785         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.695%), Route: 1.862ns(89.305%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_4      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   5.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.503                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.736       5.659         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.659         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.383%), Route: 1.736ns(88.617%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_4      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.629                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N22             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.112       6.035         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.035         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.550%), Route: 2.112ns(90.450%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N22             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.895      27.229         ntclkbufg_4      
 DRM_82_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.250      27.220                          

 Recovery time                                          -0.042      27.178                          

 Data required time                                                 27.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.178                          
 Data arrival time                                                   6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.143                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
<<<<<<< HEAD
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N22             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.196       6.119         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.119         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.219%), Route: 2.196ns(90.781%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N22             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.005      27.339         ntclkbufg_4      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   6.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.169                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N22             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.142       6.065         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.065         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.429%), Route: 2.142ns(90.571%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N22             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.005      27.339         ntclkbufg_4      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   6.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.223                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
=======
>>>>>>> testing
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.895       3.429         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.299       3.912         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_178_192/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.912         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.095%), Route: 0.299ns(61.905%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.183       3.612 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.776       4.388         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.388         Logic Levels: 0  
                                                                                   Logic: 0.183ns(19.082%), Route: 0.776ns(80.918%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 DRM_178_192/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 DRM_26_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
<<<<<<< HEAD
 Data arrival time                                                   3.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
=======
 Data arrival time                                                   4.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> testing
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.895       3.429         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.923       4.536         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_234_252/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.536         Logic Levels: 0  
                                                                                   Logic: 0.184ns(16.621%), Route: 0.923ns(83.379%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.183       3.612 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.792       4.404         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_44/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.404         Logic Levels: 0  
                                                                                   Logic: 0.183ns(18.769%), Route: 0.792ns(81.231%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.037       3.812         ntclkbufg_4      
 DRM_234_252/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.571                          
 clock uncertainty                                       0.200       3.771                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 DRM_142_44/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.200       3.659                          
>>>>>>> testing

 Removal time                                           -0.022       3.749                          

 Data required time                                                  3.749                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  3.749                          
 Data arrival time                                                   4.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.787                          
=======
 Data required time                                                  3.637                          
 Data arrival time                                                   4.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.767                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> testing
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.895       3.429         ntclkbufg_4      
 CLMA_162_212/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_162_212/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.862       4.475         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_234_232/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.475         Logic Levels: 0  
                                                                                   Logic: 0.184ns(17.591%), Route: 0.862ns(82.409%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.183       3.612 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.812       4.424         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.424         Logic Levels: 0  
                                                                                   Logic: 0.183ns(18.392%), Route: 0.812ns(81.608%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=135)      0.925       3.700         ntclkbufg_4      
 DRM_234_232/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
<<<<<<< HEAD
 Data arrival time                                                   4.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.849                          
=======
 Data arrival time                                                   4.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.538
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.590       8.976         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.976         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.300%), Route: 1.590ns(87.700%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.907      30.338         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.945                          
 clock uncertainty                                      -0.250      30.695                          

 Recovery time                                          -0.042      30.653                          

 Data required time                                                 30.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.653                          
 Data arrival time                                                   8.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.677                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.568
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.580       8.966         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.966         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.368%), Route: 1.580ns(87.632%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.937      30.368         ntclkbufg_3      
 DRM_82_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.975                          
 clock uncertainty                                      -0.250      30.725                          

 Recovery time                                          -0.042      30.683                          

 Data required time                                                 30.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.683                          
 Data arrival time                                                   8.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.717                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.550
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.489       8.875         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_24/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.875         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.026%), Route: 1.489ns(86.974%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.919      30.350         ntclkbufg_3      
 DRM_54_24/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.957                          
 clock uncertainty                                      -0.250      30.707                          

 Recovery time                                          -0.042      30.665                          

 Data required time                                                 30.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.665                          
 Data arrival time                                                   8.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.790                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.184       6.710 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.469       7.179         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.179         Logic Levels: 0  
                                                                                   Logic: 0.184ns(28.178%), Route: 0.469ns(71.822%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 DRM_142_108/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.607       6.556                          
 clock uncertainty                                       0.200       6.756                          

 Removal time                                           -0.022       6.734                          

 Data required time                                                  6.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.734                          
 Data arrival time                                                   7.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.184       6.710 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.587       7.297         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_88/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.297         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.865%), Route: 0.587ns(76.135%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 DRM_142_88/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.607       6.556                          
 clock uncertainty                                       0.200       6.756                          

 Removal time                                           -0.022       6.734                          

 Data required time                                                  6.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.734                          
 Data arrival time                                                   7.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.184       6.710 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.588       7.298         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.298         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.834%), Route: 0.588ns(76.166%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 DRM_142_168/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.618       6.545                          
 clock uncertainty                                       0.200       6.745                          

 Removal time                                           -0.022       6.723                          

 Data required time                                                  6.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.723                          
 Data arrival time                                                   7.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.575                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> testing
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       1.624       4.940         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_24/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.940         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.074%), Route: 1.624ns(87.926%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078      16.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.915      17.906         ntclkbufg_3      
 DRM_26_24/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      18.083                          
 clock uncertainty                                      -0.150      17.933                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.978       5.294         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.294         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.132%), Route: 1.978ns(89.868%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      15.816         ntclkbufg_2      
 DRM_54_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          
>>>>>>> testing

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 17.902                          
 Data arrival time                                                   4.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.962                          
=======
 Data required time                                                 15.812                          
 Data arrival time                                                   5.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.518                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> testing
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       1.497       4.813         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_44/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.813         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.965%), Route: 1.497ns(87.035%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078      16.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.902      17.893         ntclkbufg_3      
 DRM_26_44/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      18.070                          
 clock uncertainty                                      -0.150      17.920                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.931       5.247         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.247         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.353%), Route: 1.931ns(89.647%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      15.816         ntclkbufg_2      
 DRM_82_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          
>>>>>>> testing

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 17.889                          
 Data arrival time                                                   4.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.076                          
=======
 Data required time                                                 15.812                          
 Data arrival time                                                   5.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.565                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.892       5.208         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_336/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.544%), Route: 1.892ns(89.456%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      15.816         ntclkbufg_2      
 DRM_82_336/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.604                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
<<<<<<< HEAD
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177
=======
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
<<<<<<< HEAD
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N23             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       1.347       4.663         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_68/RSTB[0]                                                         f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.663         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.204%), Route: 1.347ns(85.796%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            15.000      15.000 r                        
 P20                                                     0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078      16.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.911      17.902         ntclkbufg_3      
 DRM_26_68/CLKB[0]                                                         r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      18.079                          
 clock uncertainty                                      -0.150      17.929                          

 Recovery time                                          -0.031      17.898                          

 Data required time                                                 17.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.898                          
 Data arrival time                                                   4.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.235                          
=======
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.598       3.668         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_192/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.668         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.529%), Route: 0.598ns(76.471%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 DRM_178_192/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.036       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.604       3.674         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.674         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.350%), Route: 0.604ns(76.650%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.036       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.794                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> testing
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       2.886         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.180       3.066 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       0.319       3.385         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_212/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.180ns(36.072%), Route: 0.319ns(63.928%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.758       3.828         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_232/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.828         Logic Levels: 0  
                                                                                   Logic: 0.184ns(19.533%), Route: 0.758ns(80.467%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 DRM_54_212/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 DRM_82_232/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
>>>>>>> testing
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                            0.008       2.913                          

 Data required time                                                  2.913                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  2.913                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
=======
 Data required time                                                  2.869                          
 Data arrival time                                                   3.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.959                          
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       2.886         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.180       3.066 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       0.466       3.532         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_192/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.532         Logic Levels: 0  
                                                                                   Logic: 0.180ns(27.864%), Route: 0.466ns(72.136%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N23             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.093         ntclkbufg_3      
 DRM_26_192/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                            0.008       2.913                          

 Data required time                                                  2.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.913                          
 Data arrival time                                                   3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N23             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       2.886         ntclkbufg_3      
 CLMA_50_204/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_50_204/Q1                    tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=16)       0.678       3.748         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_252/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.748         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.346%), Route: 0.678ns(78.654%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N23             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.037       3.205         ntclkbufg_3      
 DRM_26_252/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Removal time                                           -0.036       2.992                          

 Data required time                                                  2.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.992                          
 Data arrival time                                                   3.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
=======
Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
>>>>>>> testing
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 CLMA_198_48/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_198_48/Q0                    tco                   0.221       3.310 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.255       3.565         rstn_1ms[9]      
 CLMA_194_45/Y0                    td                    0.380       3.945 f       N132_11/gateop_perm/Z
                                   net (fanout=2)        0.068       4.013         _N65638          
 CLMA_194_45/Y3                    td                    0.360       4.373 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.245       4.618         ms72xx_ctl/N0_rnmt
 CLMS_198_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.618         Logic Levels: 2  
                                                                                   Logic: 0.961ns(62.852%), Route: 0.568ns(37.148%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_214_41/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMS_214_41/Q3                    tco                   0.220       3.309 f       rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.266       3.575         rstn_1ms[4]      
 CLMA_218_48/Y1                    td                    0.360       3.935 f       N142_11/gateop_perm/Z
                                   net (fanout=2)        0.253       4.188         _N67845          
 CLMA_218_44/Y1                    td                    0.360       4.548 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.233       4.781         ms72xx_ctl/N0_rnmt
 CLMS_218_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.781         Logic Levels: 2  
                                                                                   Logic: 0.940ns(55.556%), Route: 0.752ns(44.444%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895     102.882         ntclkbufg_2      
 CLMS_198_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          
=======
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_1      
 CLMS_218_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          
>>>>>>> testing

 Recovery time                                          -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                102.448                          
 Data arrival time                                                   4.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.830                          
=======
 Data required time                                                102.444                          
 Data arrival time                                                   4.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.663                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895       2.882         ntclkbufg_2      
 CLMA_198_52/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_52/Q1                    tco                   0.184       3.066 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.239       3.305         rstn_1ms[0]      
 CLMA_194_45/Y3                    td                    0.174       3.479 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.195       3.674         ms72xx_ctl/N0_rnmt
 CLMS_198_45/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.674         Logic Levels: 1  
                                                                                   Logic: 0.358ns(45.202%), Route: 0.434ns(54.798%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_1      
 CLMA_218_48/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_48/Q0                    tco                   0.182       3.064 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.211       3.275         rstn_1ms[0]      
 CLMA_218_44/Y1                    td                    0.177       3.452 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.196       3.648         ms72xx_ctl/N0_rnmt
 CLMS_218_45/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.648         Logic Levels: 1  
                                                                                   Logic: 0.359ns(46.867%), Route: 0.407ns(53.133%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 CLMS_198_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_218_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
>>>>>>> testing
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                           -0.187       2.710                          

 Data required time                                                  2.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.710                          
<<<<<<< HEAD
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.964                          
=======
 Data arrival time                                                   3.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       1.990       6.231         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_336/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.231         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.995%), Route: 1.990ns(90.005%)
=======
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.475       5.718         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_212/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.718         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.133%), Route: 1.475ns(86.867%)
>>>>>>> testing
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        1.428       9.563         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_5      
 DRM_54_336/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.311                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       1.969       6.210         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.210         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.091%), Route: 1.969ns(89.909%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_5      
 DRM_82_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.332                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       1.785       6.026         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.026         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.017%), Route: 1.785ns(88.983%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_5      
 DRM_54_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       0.516       4.422         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_212/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.422         Logic Levels: 0  
                                                                                   Logic: 0.182ns(26.074%), Route: 0.516ns(73.926%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 DRM_178_212/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
=======
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 DRM_54_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Recovery time                                          -0.042      10.443                          

 Data required time                                                 10.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.443                          
 Data arrival time                                                   5.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.725                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       0.542       4.448         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_232/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.448         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.138%), Route: 0.542ns(74.862%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.527                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266
=======
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266
>>>>>>> testing

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
<<<<<<< HEAD
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_210_204/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_210_204/Q0                   tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=21)       0.709       4.615         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_178_252/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.615         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.426%), Route: 0.709ns(79.574%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       4.132         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.866                          
 clock uncertainty                                       0.200       4.066                          

 Removal time                                           -0.022       4.044                          

 Data required time                                                  4.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.044                          
 Data arrival time                                                   4.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.571                          
=======
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.312       5.555         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_88/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.555         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.528%), Route: 1.312ns(85.472%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 DRM_26_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.042      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                   5.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.877                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.251       5.494         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_108/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.494         Logic Levels: 0  
                                                                                   Logic: 0.223ns(15.129%), Route: 1.251ns(84.871%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 DRM_26_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.042      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                   5.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.938                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.296       4.203         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.203         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.205%), Route: 0.296ns(61.795%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 DRM_142_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.391       4.298         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_148/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.298         Logic Levels: 0  
                                                                                   Logic: 0.183ns(31.882%), Route: 0.391ns(68.118%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 DRM_142_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.454       4.361         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.361         Logic Levels: 0  
                                                                                   Logic: 0.183ns(28.728%), Route: 0.454ns(71.272%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_158_213/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_158_213/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=143)      2.472       9.429         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       9.535 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.535         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    7.323      16.858 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      16.945         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  16.945         Logic Levels: 2  
                                                                                   Logic: 7.650ns(74.934%), Route: 2.559ns(25.066%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      1.919       8.876         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.982 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.982         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    7.323      16.305 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      16.392         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  16.392         Logic Levels: 2  
                                                                                   Logic: 7.650ns(79.225%), Route: 2.006ns(20.775%)
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=16529)
                                                         1.037       6.848         ntclkbufg_0      
 CLMA_66_364/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_364/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.266       7.335         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       7.441 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.441         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    7.323      14.764 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.861         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  14.861         Logic Levels: 2  
                                                                                   Logic: 7.650ns(95.470%), Route: 0.363ns(4.530%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.037       6.848         ntclkbufg_0      
 CLMS_70_261/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q/CLK

 CLMS_70_261/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q/Q
                                   net (fanout=2)        1.113       8.182         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       8.288 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.288         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    7.323      15.611 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      15.708         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  15.708         Logic Levels: 2  
                                                                                   Logic: 7.650ns(86.343%), Route: 1.210ns(13.657%)
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : hdmi_int_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 CLMA_302_113/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_302_113/Q0                   tco                   0.221       3.310 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=20)       3.255       6.565         nt_hdmi_int_led  
 IOL_19_374/DO                     td                    0.106       6.671 f       hdmi_int_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.671         hdmi_int_led_obuf/ntO
 IOBD_16_376/PAD                   td                    7.323      13.994 f       hdmi_int_led_obuf/opit_0/O
                                   net (fanout=1)        0.109      14.103         hdmi_int_led     
 B2                                                                        f       hdmi_int_led (port)

 Data arrival time                                                  14.103         Logic Levels: 2  
                                                                                   Logic: 7.650ns(69.457%), Route: 3.364ns(30.543%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMA_218_56/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_218_56/Q0                    tco                   0.221       3.310 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=20)       3.360       6.670         nt_hdmi_int_led  
 IOL_19_374/DO                     td                    0.106       6.776 f       hdmi_int_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.776         hdmi_int_led_obuf/ntO
 IOBD_16_376/PAD                   td                    7.323      14.099 f       hdmi_int_led_obuf/opit_0/O
                                   net (fanout=1)        0.109      14.208         hdmi_int_led     
 B2                                                                        f       hdmi_int_led (port)

 Data arrival time                                                  14.208         Logic Levels: 2  
                                                                                   Logic: 7.650ns(68.801%), Route: 3.469ns(31.199%)
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : mem_dq[0] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
=======
Startpoint  : cmos1_href (port)
Endpoint    : cmos1_href_d0/opit_0/D
>>>>>>> testing
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 U1                                                      0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.116       0.116         nt_mem_dq[0]     
 IOBS_LR_0_161/DIN                 td                    0.372       0.488 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.488         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_7_162/RX_DATA_DD              td                    0.371       0.859 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.216       1.075         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMA_10_160/Y3                    td                    0.130       1.205 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.125       1.330         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N67247
 CLMA_10_160/A1                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.330         Logic Levels: 3  
                                                                                   Logic: 0.873ns(65.639%), Route: 0.457ns(34.361%)
=======
 AB10                                                    0.000       0.000 r       cmos1_href (port)
                                   net (fanout=1)        0.063       0.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    0.735       0.798 r       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.066       0.864 r       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.362       1.226         nt_cmos1_href    
 CLMS_130_25/M0                                                            r       cmos1_href_d0/opit_0/D

 Data arrival time                                                   1.226         Logic Levels: 2  
                                                                                   Logic: 0.801ns(65.334%), Route: 0.425ns(34.666%)
>>>>>>> testing
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[17] (port)
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
>>>>>>> testing
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       mem_dq[17] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[17]    
 IOBS_LR_0_237/DIN                 td                    0.372       0.440 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.440         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_7_238/RX_DATA_DD              td                    0.371       0.811 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
<<<<<<< HEAD
                                   net (fanout=1)        0.293       1.104         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_10_233/Y2                    td                    0.130       1.234 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.138       1.372         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N67162
 CLMA_14_232/B3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.372         Logic Levels: 3  
                                                                                   Logic: 0.873ns(63.630%), Route: 0.499ns(36.370%)
=======
                                   net (fanout=1)        0.278       1.089         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_10_241/Y1                    td                    0.126       1.215 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.061       1.276         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N70083
 CLMA_10_240/A2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.276         Logic Levels: 3  
                                                                                   Logic: 0.869ns(68.103%), Route: 0.407ns(31.897%)
>>>>>>> testing
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : mem_dq[29] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
=======
Startpoint  : iic_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D
>>>>>>> testing
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 H3                                                      0.000       0.000 f       mem_dq[29] (port)
                                   net (fanout=1)        0.067       0.067         nt_mem_dq[29]    
 IOBS_LR_0_261/DIN                 td                    0.372       0.439 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.439         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_262/RX_DATA_DD              td                    0.371       0.810 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.291       1.101         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_10_264/Y2                    td                    0.130       1.231 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.141       1.372         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N67824
 CLMA_10_260/D0                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.372         Logic Levels: 3  
                                                                                   Logic: 0.873ns(63.630%), Route: 0.499ns(36.370%)
=======
 V20                                                     0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.051       0.051         nt_iic_sda       
 IOBS_LR_328_24/DIN                td                    0.735       0.786 r       ms72xx_ctl.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.786         ms72xx_ctl.iic_sda_tri/ntI
 IOL_327_25/RX_DATA_DD             td                    0.066       0.852 r       ms72xx_ctl.iic_sda_tri/opit_1/OUT
                                   net (fanout=1)        0.523       1.375         _N8              
 CLMA_286_49/M2                                                            r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.375         Logic Levels: 2  
                                                                                   Logic: 0.801ns(58.255%), Route: 0.574ns(41.745%)
>>>>>>> testing
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 9.504       10.000          0.496           Low Pulse Width   CLMS_66_21/CLK          power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_66_21/CLK          power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_66_21/CLK          power_on_delay_inst/cnt1[4]/opit_0_inv_A2Q21/CLK
=======
 9.504       10.000          0.496           High Pulse Width  CLMS_274_185/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_274_185/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_282_201/CLK        key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
>>>>>>> testing
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 3.480       5.000           1.520           High Pulse Width  CLMS_50_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_70_129/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
=======
 3.480       5.000           1.520           High Pulse Width  CLMS_78_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_74_141/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
>>>>>>> testing
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.454       5.950           0.496           High Pulse Width  CLMS_166_233/CLK        cmos1_8_16bit/cnt[0]/opit_0_L5Q/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_166_233/CLK        cmos1_8_16bit/cnt[0]/opit_0_L5Q/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_166_233/CLK        cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
=======
 5.454       5.950           0.496           High Pulse Width  CLMS_118_53/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_118_53/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_118_53/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_134_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_134_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_102_121/CLK        cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
>>>>>>> testing
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.182      11.900          0.718           Low Pulse Width   DRM_26_316/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_26_316/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_82_232/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 11.182      11.900          0.718           Low Pulse Width   DRM_178_108/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_178_108/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_82_24/CLKA[0]       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           High Pulse Width  DRM_142_88/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_142_88/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_82_4/CLKA[0]        fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.197       6.410           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 49.282      50.000          0.718           High Pulse Width  DRM_278_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_24/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
=======
 49.282      50.000          0.718           High Pulse Width  DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_44/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
>>>>>>> testing
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 19.664      20.000          0.336           High Pulse Width  CLMA_42_24/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_42_24/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_42_24/CLK          coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
=======
 19.504      20.000          0.496           High Pulse Width  CLMS_134_33/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.504      20.000          0.496           Low Pulse Width   CLMS_134_33/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_134_33/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> testing
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 2.649       3.367           0.718           Low Pulse Width   DRM_54_168/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_54_168/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_82_292/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_178_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_178_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_142_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_190_80/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_190_80/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_190_80/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
=======
 2.649       3.367           0.718           High Pulse Width  DRM_142_128/CLKA[0]     fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_142_128/CLKA[0]     fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_82_68/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> testing
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/rtr.db                          
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
<<<<<<< HEAD
Peak memory: 1,369 MB
Total CPU time to report_timing completion : 0h:0m:14s
Process Total CPU time to report_timing completion : 0h:0m:18s
Total real time to report_timing completion : 0h:0m:19s
=======
Peak memory: 1,105 MB
Total CPU time to report_timing completion : 0h:0m:8s
Process Total CPU time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:13s
>>>>>>> testing
