<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Base roulante - Robotech 2021-2022: Variables globale</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Base roulante - Robotech 2021-2022<span id="projectnumber">&#160;1.2.0</span>
   </div>
   <div id="projectbrief">1 roue commandée par le bus CAN, on peut avancer un certains nombre de pas à vitesse constante, choisir la direction, s&#39;arrêter</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Généré par Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Recherche','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Recherche');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_p.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Liste de toutes les fonctions, variables, macros, enumérations, et définitions de type avec des liens vers les fichiers auxquels ils appartiennent :</div>

<h3><a id="index_p" name="index_p"></a>- p -</h3><ul>
<li>PAGESIZE&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga519adc2af3ba06a8f0548b6690050a89">stm32_hal_legacy.h</a></li>
<li>PCCARD_ERROR&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf60d802224c0c8b695e35d8dc678aa60">stm32_hal_legacy.h</a></li>
<li>PCCARD_ONGOING&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga85d55fedbb9639c9dc9fa91a73cc3c7e">stm32_hal_legacy.h</a></li>
<li>PCCARD_StatusTypedef&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93e46d977fc27c9288156eb21819d6e7">stm32_hal_legacy.h</a></li>
<li>PCCARD_SUCCESS&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gafc1ae843cb9eb6a85eaa4e0288bffe56">stm32_hal_legacy.h</a></li>
<li>PCCARD_TIMEOUT&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gae83adf7b05e929d55697cffeeea86776">stm32_hal_legacy.h</a></li>
<li>PCROPSTATE_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga09f7800119c1971e339df62f11beab14">stm32_hal_legacy.h</a></li>
<li>PCROPSTATE_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9e086afe58f178c3e86526666bedc217">stm32_hal_legacy.h</a></li>
<li>PendSV_Handler()&#160;:&#160;<a class="el" href="stm32f0xx__it_8h.html#a6303e1f258cbdc1f970ce579cc015623">stm32f0xx_it.h</a>, <a class="el" href="stm32f0xx__it_8c.html#a6303e1f258cbdc1f970ce579cc015623">stm32f0xx_it.c</a></li>
<li>PendSV_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">stm32f072xb.h</a></li>
<li>PERIPH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">stm32f072xb.h</a></li>
<li>PLL_TIMEOUT_VALUE&#160;:&#160;<a class="el" href="group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de">stm32f0xx_hal_rcc.h</a></li>
<li>PLLI2SON_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabae59c3e4200523e3aa5b6e10aee8c46">stm32_hal_legacy.h</a></li>
<li>PLLON_BITNUMBER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1360ce96541cc7c323d3ea4b5b885a64">stm32_hal_legacy.h</a></li>
<li>PLLON_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">stm32_hal_legacy.h</a></li>
<li>PLLSAION_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga786a15b370532d6429e03a9f9d226be7">stm32_hal_legacy.h</a></li>
<li>PMODE_BIT_NUMBER&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gadcd5e2748a515ef914b84737e10ab061">stm32_hal_legacy.h</a></li>
<li>PMODE_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga15fea9df1b0d324394336f70b319b377">stm32_hal_legacy.h</a></li>
<li>PREFETCH_ENABLE&#160;:&#160;<a class="el" href="stm32f0xx__hal__conf_8h.html#a13fc0d5e7bb925385c0cc0772ba6a391">stm32f0xx_hal_conf.h</a></li>
<li>PVD_IRQHandler&#160;:&#160;<a class="el" href="group__stm32f072xb.html#ga045476dfaec8c84f5e16b06b937c0c18">stm32f072xb.h</a></li>
<li>PVD_IRQn&#160;:&#160;<a class="el" href="group__stm32f072xb.html#gaf016a2890375aa890497fa1965dae1f0">stm32f072xb.h</a></li>
<li>PVD_VDDIO2_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">stm32f072xb.h</a></li>
<li>PVDE_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga17d618eb800c401ef9c6789c9374eaf8">stm32_hal_legacy.h</a></li>
<li>PWR&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">stm32f072xb.h</a></li>
<li>PWR_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">stm32f072xb.h</a></li>
<li>PWR_CR_CSBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">stm32f072xb.h</a></li>
<li>PWR_CR_CSBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">stm32f072xb.h</a></li>
<li>PWR_CR_CSBF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09">stm32f072xb.h</a></li>
<li>PWR_CR_CWUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">stm32f072xb.h</a></li>
<li>PWR_CR_CWUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">stm32f072xb.h</a></li>
<li>PWR_CR_CWUF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f">stm32f072xb.h</a></li>
<li>PWR_CR_DBP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">stm32f072xb.h</a></li>
<li>PWR_CR_DBP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">stm32f072xb.h</a></li>
<li>PWR_CR_DBP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">stm32f072xb.h</a></li>
<li>PWR_CR_LPDS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">stm32f072xb.h</a></li>
<li>PWR_CR_LPDS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">stm32f072xb.h</a></li>
<li>PWR_CR_LPDS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeff985ca572b03cb2b8fb57d72f04163">stm32f072xb.h</a></li>
<li>PWR_CR_PDDS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">stm32f072xb.h</a></li>
<li>PWR_CR_PDDS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">stm32f072xb.h</a></li>
<li>PWR_CR_PDDS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e">stm32f072xb.h</a></li>
<li>PWR_CR_PLS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_LEV0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_LEV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_LEV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_LEV3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_LEV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_LEV5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_LEV6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_LEV7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">stm32f072xb.h</a></li>
<li>PWR_CR_PLS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">stm32f072xb.h</a></li>
<li>PWR_CR_PVDE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">stm32f072xb.h</a></li>
<li>PWR_CR_PVDE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">stm32f072xb.h</a></li>
<li>PWR_CR_PVDE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b48787e04aafe28600923a1787f0ec">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0e9fe0b2b4ac1fafd630fb1bc6fcb2">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2235631b7d1b32d756124cd7d81867f">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4f09de82a098063a2d945e8b40caa5c">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d17fe14614eebb6d6122b820753fad">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e2f254b2dc159ae2d3f96270eddfcc2">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70243db94d773466d0e86dfdf9728dab">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1b84869497aa92cecd35260328d21f">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39403ae00712cbd6fc329e26864292f4">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d653fa81645630cad2cb0869644ca11">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d5f86ebf23cb1f7637ee4c2fbac24">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6918a921c8d7c56dfdc4232c8280d0c5">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11f4798d022c496f1bcab1d672838bc3">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c98a05fed4faeedf5f0d5c93b12e5f7">stm32f072xb.h</a></li>
<li>PWR_CSR_EWUP8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae77697ee047cdaff17a3fec42c3bae70">stm32f072xb.h</a></li>
<li>PWR_CSR_PVDO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">stm32f072xb.h</a></li>
<li>PWR_CSR_PVDO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">stm32f072xb.h</a></li>
<li>PWR_CSR_PVDO_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532">stm32f072xb.h</a></li>
<li>PWR_CSR_SBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">stm32f072xb.h</a></li>
<li>PWR_CSR_SBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">stm32f072xb.h</a></li>
<li>PWR_CSR_SBF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f">stm32f072xb.h</a></li>
<li>PWR_CSR_VREFINTRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">stm32f072xb.h</a></li>
<li>PWR_CSR_VREFINTRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca">stm32f072xb.h</a></li>
<li>PWR_CSR_VREFINTRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629">stm32f072xb.h</a></li>
<li>PWR_CSR_WUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">stm32f072xb.h</a></li>
<li>PWR_CSR_WUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">stm32f072xb.h</a></li>
<li>PWR_CSR_WUF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305">stm32f072xb.h</a></li>
<li>PWR_FLAG_SB&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df">stm32f0xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_WU&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga2d06760a5769e729b06d41e37036d58e">stm32f0xx_hal_pwr_ex.h</a></li>
<li>PWR_LOWPOWERREGULATOR_ON&#160;:&#160;<a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963">stm32f0xx_hal_pwr.h</a></li>
<li>PWR_MAINREGULATOR_ON&#160;:&#160;<a class="el" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039">stm32f0xx_hal_pwr.h</a></li>
<li>PWR_MODE_EVENT_FALLING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gaa37ffde31fc0bdadb0ed77a9588034dd">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_EVENT_RISING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gaca42d0e80c82d3f35ec7b07227fb8b7f">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_EVENT_RISING_FALLING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga87c794b332bd1b39496a35613344a4cc">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_EVT&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga1092f618f6edca6f56e410e926455774">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_IT_FALLING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga9057a67887ea202b2db8da7064008fab">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_IT_RISING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gac7ab4dbca1cfe28383f89d0356b25da7">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_IT_RISING_FALLING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga97e8abb320b4be192e23c520e74d01a9">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_NORMAL&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga7c173d32b42f94bf35a331ff6b52fc00">stm32_hal_legacy.h</a></li>
<li>PWR_PVD_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065">stm32f072xb.h</a></li>
<li>PWR_SLEEPENTRY_WFE&#160;:&#160;<a class="el" href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e">stm32f0xx_hal_pwr.h</a></li>
<li>PWR_SLEEPENTRY_WFI&#160;:&#160;<a class="el" href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45">stm32f0xx_hal_pwr.h</a></li>
<li>PWR_STOPENTRY_WFE&#160;:&#160;<a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798">stm32f0xx_hal_pwr.h</a></li>
<li>PWR_STOPENTRY_WFI&#160;:&#160;<a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b">stm32f0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN1&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05">stm32f0xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN2&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada">stm32f0xx_hal_pwr_ex.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Généré par <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
