{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700714327010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700714327010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 22:38:46 2023 " "Processing started: Wed Nov 22 22:38:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700714327010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714327010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica12 -c Practica12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica12 -c Practica12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714327010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700714327690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700714327690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700714341641 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700714341641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_test_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_test_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_test_gen-arch " "Found design unit 1: font_test_gen-arch" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700714341641 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_test_gen " "Found entity 1: font_test_gen" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700714341641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700714341651 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700714341651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-behavioral " "Found design unit 1: principal-behavioral" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700714341651 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700714341651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700714341701 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin R1 4 3 " "Ignored chip_pin synthesis attribute for port \"R1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 9 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1700714341711 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin G1 4 3 " "Ignored chip_pin synthesis attribute for port \"G1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 9 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1700714341711 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin B1 4 3 " "Ignored chip_pin synthesis attribute for port \"B1\" because the synthesis attribute's pin assignment list contains 4 assignment(s), which does not match port width of 3 bit(s)" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 9 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1700714341711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_rom:N1 " "Elaborating entity \"font_rom\" for hierarchy \"font_rom:N1\"" {  } { { "principal.vhd" "N1" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700714341711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:N2 " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:N2\"" {  } { { "principal.vhd" "N2" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700714341711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_test_gen font_test_gen:N3 " "Elaborating entity \"font_test_gen\" for hierarchy \"font_test_gen:N3\"" {  } { { "principal.vhd" "N3" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_addr font_test_gen.vhd(32) " "VHDL Process Statement warning at font_test_gen.vhd(32): signal \"char_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_addr font_test_gen.vhd(32) " "VHDL Process Statement warning at font_test_gen.vhd(32): signal \"row_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_word_in font_test_gen.vhd(34) " "VHDL Process Statement warning at font_test_gen.vhd(34): signal \"font_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_addr font_test_gen.vhd(34) " "VHDL Process Statement warning at font_test_gen.vhd(34): signal \"bit_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_bit font_test_gen.vhd(36) " "VHDL Process Statement warning at font_test_gen.vhd(36): signal \"font_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_addr font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"char_addr\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_addr font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"row_addr\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_addr font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"rom_addr\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_addr font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"bit_addr\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_bit font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"font_bit\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "text_bit_on font_test_gen.vhd(27) " "VHDL Process Statement warning at font_test_gen.vhd(27): inferring latch(es) for signal or variable \"text_bit_on\", which holds its previous value in one or more paths through the process" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "text_bit_on font_test_gen.vhd(27) " "Inferred latch for \"text_bit_on\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_bit font_test_gen.vhd(27) " "Inferred latch for \"font_bit\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[0\] font_test_gen.vhd(27) " "Inferred latch for \"bit_addr\[0\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[1\] font_test_gen.vhd(27) " "Inferred latch for \"bit_addr\[1\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[2\] font_test_gen.vhd(27) " "Inferred latch for \"bit_addr\[2\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[0\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[0\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[1\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[1\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[2\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[2\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[3\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[3\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[4\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[4\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[5\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[5\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[6\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[6\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[7\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[7\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[8\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[8\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[9\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[9\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[10\] font_test_gen.vhd(27) " "Inferred latch for \"rom_addr\[10\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[0\] font_test_gen.vhd(27) " "Inferred latch for \"row_addr\[0\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[1\] font_test_gen.vhd(27) " "Inferred latch for \"row_addr\[1\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[2\] font_test_gen.vhd(27) " "Inferred latch for \"row_addr\[2\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_addr\[3\] font_test_gen.vhd(27) " "Inferred latch for \"row_addr\[3\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[0\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[0\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[1\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[1\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[2\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[2\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[3\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[3\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[4\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[4\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[5\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[5\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_addr\[6\] font_test_gen.vhd(27) " "Inferred latch for \"char_addr\[6\]\" at font_test_gen.vhd(27)" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714341721 "|principal|font_test_gen:N3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|text_bit_on " "LATCH primitive \"font_test_gen:N3\|text_bit_on\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[3\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[3\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[3\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[3\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|font_bit " "LATCH primitive \"font_test_gen:N3\|font_bit\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|text_bit_on " "LATCH primitive \"font_test_gen:N3\|text_bit_on\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|bit_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|bit_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|rom_addr\[3\] " "LATCH primitive \"font_test_gen:N3\|rom_addr\[3\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[0\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[0\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[1\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[1\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[2\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[2\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|row_addr\[3\] " "LATCH primitive \"font_test_gen:N3\|row_addr\[3\]\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "font_test_gen:N3\|font_bit " "LATCH primitive \"font_test_gen:N3\|font_bit\" is permanently enabled" {  } { { "font_test_gen.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/font_test_gen.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700714342021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[0\] GND " "Pin \"R1\[0\]\" is stuck at GND" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700714342395 "|principal|R1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700714342395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700714342483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700714343050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700714343050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700714343110 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700714343110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700714343110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700714343110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700714343130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 22:39:03 2023 " "Processing ended: Wed Nov 22 22:39:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700714343130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700714343130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700714343130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700714343130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700714344795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700714344795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 22:39:04 2023 " "Processing started: Wed Nov 22 22:39:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700714344795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700714344795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica12 -c Practica12 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica12 -c Practica12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700714344795 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700714345015 ""}
{ "Info" "0" "" "Project  = Practica12" {  } {  } 0 0 "Project  = Practica12" 0 0 "Fitter" 0 0 1700714345015 ""}
{ "Info" "0" "" "Revision = Practica12" {  } {  } 0 0 "Revision = Practica12" 0 0 "Fitter" 0 0 1700714345015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700714345145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700714345145 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica12 10M50DCF484C7G " "Selected device 10M50DCF484C7G for design \"Practica12\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700714345155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700714345225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700714345225 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700714345560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700714345576 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484I7G " "Device 10M08DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484A7G " "Device 10M16DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C7G " "Device 10M16DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484I7G " "Device 10M16DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484A7G " "Device 10M25DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C7G " "Device 10M25DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484I7G " "Device 10M25DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF484I7G " "Device 10M50DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C7G " "Device 10M40DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484I7G " "Device 10M40DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700714345823 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700714345823 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700714345823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700714345823 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700714345823 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700714345823 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700714345823 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700714345823 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700714345823 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700714345823 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica12.sdc " "Synopsys Design Constraints File file not found: 'Practica12.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700714346583 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700714346583 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700714346593 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1700714346593 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700714346593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk1~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700714346603 ""}  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/principal.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700714346603 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700714347053 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700714347053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700714347053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700714347053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700714347053 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700714347053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700714347053 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700714347053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700714347063 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700714347063 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700714347063 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700714347093 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700714347103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700714349745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700714349825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700714349845 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700714352005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700714352005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700714352525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X10_Y21 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21" {  } { { "loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21"} { { 12 { 0 ""} 0 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700714354270 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700714354270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700714354920 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700714354920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700714354920 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700714355170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700714355180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700714355522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700714355522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700714355882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700714356342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/output_files/Practica12.fit.smsg " "Generated suppressed messages file C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p12/complementaria/Practica12/output_files/Practica12.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700714356692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5377 " "Peak virtual memory: 5377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700714357152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 22:39:17 2023 " "Processing ended: Wed Nov 22 22:39:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700714357152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700714357152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700714357152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700714357152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700714358448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700714358448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 22:39:18 2023 " "Processing started: Wed Nov 22 22:39:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700714358448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700714358448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica12 -c Practica12 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica12 -c Practica12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700714358448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700714358946 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700714361146 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700714361316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700714362529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 22:39:22 2023 " "Processing ended: Wed Nov 22 22:39:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700714362529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700714362529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700714362529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700714362529 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700714363189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700714364119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700714364119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 22:39:23 2023 " "Processing started: Wed Nov 22 22:39:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700714364119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700714364119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica12 -c Practica12 " "Command: quartus_sta Practica12 -c Practica12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700714364119 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700714364359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700714364659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700714364659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714364724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714364724 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica12.sdc " "Synopsys Design Constraints File file not found: 'Practica12.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700714365061 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365061 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1 clk1 " "create_clock -period 1.000 -name clk1 clk1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700714365061 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700714365061 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700714365061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700714365061 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700714365061 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700714365081 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1700714365081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700714365081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.344 " "Worst-case setup slack is -2.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.344             -55.159 clk1  " "   -2.344             -55.159 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clk1  " "    0.339               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700714365131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700714365131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.105 clk1  " "   -3.000             -52.105 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700714365141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700714365181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700714365651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700714365701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700714365711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.061 " "Worst-case setup slack is -2.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.061             -47.455 clk1  " "   -2.061             -47.455 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk1  " "    0.306               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700714365721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700714365731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.105 clk1  " "   -3.000             -52.105 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365731 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700714365751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700714365935 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700714365935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.376 " "Worst-case setup slack is -0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -5.541 clk1  " "   -0.376              -5.541 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk1  " "    0.146               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700714365970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700714365986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.276 clk1  " "   -3.000             -39.276 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700714365986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700714365986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700714367034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700714367034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700714367114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 22:39:27 2023 " "Processing ended: Wed Nov 22 22:39:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700714367114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700714367114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700714367114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700714367114 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700714367824 ""}
