// Seed: 2576609533
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(id_4 == 1'd0),
        .id_5(id_6),
        .id_7(1 << -1)
    ),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_9;
  output tri id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (id_11);
  inout wire id_1;
  assign id_8 = -1 < "" - -1;
endmodule
