git clone --depth 1 --no-tags https://github.com/BakrN/RenderingEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566833110
git clone --depth 1 --no-tags https://github.com/r-lewellyn/hvcc-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566823670
git clone --depth 1 --no-tags https://github.com/darcy-anderson/RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567440106
git clone --depth 1 --no-tags https://github.com/mjc284/mjc284_fpga_communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563769473
git clone --depth 1 --no-tags https://github.com/Power-tile/fpga-minesweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563647698
git clone --depth 1 --no-tags https://github.com/Tekdoc15/ECE287_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563906461
git clone --depth 1 --no-tags https://github.com/Muneeb2002/Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563749040
git clone --depth 1 --no-tags https://github.com/maxshii/FPGA-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569106217
git clone --depth 1 --no-tags https://github.com/anonymized-hierarchical-verification/DAC23_Hierarchical.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568557891
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/Caravel_4_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569429695
git clone --depth 1 --no-tags https://github.com/Mateo2141/Frogger_ganador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568240571
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/csi2cpi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566865108
git clone --depth 1 --no-tags https://github.com/Perinze/eda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567124122
git clone --depth 1 --no-tags https://github.com/mole99/caravel_wfg_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569774995
git clone --depth 1 --no-tags https://github.com/mattvenn/gf180-vga-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569641277
git clone --depth 1 --no-tags https://github.com/hieupham1206/Memory-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567361670
git clone --depth 1 --no-tags https://github.com/PuttaSravankumarReddy/Matrix-Inverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567400898
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project_siren.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568103398
git clone --depth 1 --no-tags https://github.com/tanishqAnand/Tomasulo-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570671889
git clone --depth 1 --no-tags https://github.com/IDSLab-KU/ACA_systolic_cycle_scheduler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570297091
git clone --depth 1 --no-tags https://github.com/upplysning/gf180-demo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570593900
git clone --depth 1 --no-tags https://github.com/Kaushik-Ravibaskar/EE2003-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569254738
git clone --depth 1 --no-tags https://github.com/ShahdElmahallawy/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570359303
git clone --depth 1 --no-tags https://github.com/YAHUAA/FPGA_Trace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565342377
git clone --depth 1 --no-tags https://github.com/YoshizawaShogo/riscv32i_piplined_cpu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565397506
git clone --depth 1 --no-tags https://github.com/jar/tt02_freespeech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565607431
git clone --depth 1 --no-tags https://github.com/FaresGitProjects/8-bit-Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565609443
git clone --depth 1 --no-tags https://github.com/anmicius0/digital-system-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569136379
git clone --depth 1 --no-tags https://github.com/IsrakAhmed/Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568966314
git clone --depth 1 --no-tags https://github.com/nikolyanikolya/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568657218
git clone --depth 1 --no-tags https://github.com/Pranav5401/EE2003_Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564339916
git clone --depth 1 --no-tags https://github.com/A7med3id10/UART_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564406501
git clone --depth 1 --no-tags https://github.com/Grant-Liu-2001/fpga-compare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564693298
git clone --depth 1 --no-tags https://github.com/TimofeyAlexandrov/riscv1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567848753
git clone --depth 1 --no-tags https://github.com/ben-j-parry/P3-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567770568
git clone --depth 1 --no-tags https://github.com/Bun-chan/verilog_correct_errors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567974267
git clone --depth 1 --no-tags https://github.com/XuanHong2000/Counter_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564551162
git clone --depth 1 --no-tags https://github.com/noweternal/Synchronous-color-light-atmosphere-lamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563822900
git clone --depth 1 --no-tags https://github.com/humilimo/fpga_remote_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563973192
git clone --depth 1 --no-tags https://github.com/abdelazizSalah/RISC-HARVARD-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566377574
git clone --depth 1 --no-tags https://github.com/CoderEx24/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566666542
git clone --depth 1 --no-tags https://github.com/ChisonChee/aes-128bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566686055
git clone --depth 1 --no-tags https://github.com/AliMuhammadAsad/Snake_Game_Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566981265
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/UART_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566322319
git clone --depth 1 --no-tags https://github.com/shouvik94/processor-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566660142
git clone --depth 1 --no-tags https://github.com/tanishqAnand/Single-Level-Cache-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570670729
git clone --depth 1 --no-tags https://github.com/CaptainBlast096/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566542331
git clone --depth 1 --no-tags https://github.com/oa07610/The-Bit-Blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568542286
git clone --depth 1 --no-tags https://github.com/Quarteto-Fantastico-SD1/Genius.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569401344
git clone --depth 1 --no-tags https://github.com/honzapatCZ/GFMPW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570219410
git clone --depth 1 --no-tags https://github.com/MontMor4/projetoSnooping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570342482
git clone --depth 1 --no-tags https://github.com/majidfarhadi78/Soft-Core-Implementation-of-MIPS-Architecture-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565503143
git clone --depth 1 --no-tags https://github.com/Bun-chan/Verilog4BitAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569011524
git clone --depth 1 --no-tags https://github.com/YEYISHENG/musicplayer_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568721966
git clone --depth 1 --no-tags https://github.com/Snehadeep-Gayen/Simple_CPU_2310_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568793417
git clone --depth 1 --no-tags https://github.com/yienishaa/EECS2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568678724
git clone --depth 1 --no-tags https://github.com/20521435/CE213.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568782506
git clone --depth 1 --no-tags https://github.com/Mateo2141/Frogger_001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569062353
git clone --depth 1 --no-tags https://github.com/pavan-kalyan-durga/BCD-Adder-Substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565108841
git clone --depth 1 --no-tags https://github.com/4sun1HWDesigner/pbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567128213
git clone --depth 1 --no-tags https://github.com/longxinglx/simple_RISC-V_prosscessor_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567569618
git clone --depth 1 --no-tags https://github.com/OpolinK/Aparatni-Piskoruvachi-Suhanov-Daniil-DK-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568121805
git clone --depth 1 --no-tags https://github.com/Nagarjun444/sequence_detector1101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568868553
git clone --depth 1 --no-tags https://github.com/weilong0512/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563906502
git clone --depth 1 --no-tags https://github.com/mauricio-sj/ENGG56_PROJETO_CIRCUITOS_INTEGRADOS_DIGITAIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566130787
git clone --depth 1 --no-tags https://github.com/Averydx/latchsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566451175
git clone --depth 1 --no-tags https://github.com/kvjk2001/security_sys_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566940507
git clone --depth 1 --no-tags https://github.com/TheKalty/ece751.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565616600
git clone --depth 1 --no-tags https://github.com/KanishR1/arithmetic_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565530142
git clone --depth 1 --no-tags https://github.com/qwq-y/Wordle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564139018
git clone --depth 1 --no-tags https://github.com/JerryChen-7/ECE287-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564800901
git clone --depth 1 --no-tags https://github.com/JakeHafele101/FPGA-Intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564984467
git clone --depth 1 --no-tags https://github.com/erfaniravani/NexusHash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564898587
git clone --depth 1 --no-tags https://github.com/mohithkanuru/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565539902
git clone --depth 1 --no-tags https://github.com/rad68/gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566102403
git clone --depth 1 --no-tags https://github.com/ZachCopenhaver/Wooyong_Shin_Zach_Copenhaver_ECE287_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566079373
git clone --depth 1 --no-tags https://github.com/hyogyeom/Mini_Motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566153162
git clone --depth 1 --no-tags https://github.com/NoahGWood/super-enigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566107611
git clone --depth 1 --no-tags https://github.com/Galen-Aakil/LED-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566652544
git clone --depth 1 --no-tags https://github.com/karthik-0710/Design-and-Simulation-of-4-stage-pipelined-32-bit-floating-point-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566579997
git clone --depth 1 --no-tags https://github.com/2020251-CPE/Verilog_Activities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566681764
git clone --depth 1 --no-tags https://github.com/apahm/lcd_axi_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566792912
git clone --depth 1 --no-tags https://github.com/Adarsh-Adhu/ACA-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566836578
git clone --depth 1 --no-tags https://github.com/ayesha-sarma/practise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567882344
git clone --depth 1 --no-tags https://github.com/resposito2686/HDL_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567073565
git clone --depth 1 --no-tags https://github.com/fabiorx1/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567297281
git clone --depth 1 --no-tags https://github.com/secworks/gimli.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567151993
git clone --depth 1 --no-tags https://github.com/Grant-Liu-2001/5-stage-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570154415
git clone --depth 1 --no-tags https://github.com/woseneshetu/caravel_wek_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569536708
