`timescale 10ns/1ns

module uart_rx #(
    parameter WIDTH = 4'b1000
)
(   
    input clk_baud,
    input clk_baud_sample,
    input rst,
    input rx_in,
    output reg [WIDTH-1:0] bus_out );

    // å¯„å­˜å™?
    reg rx_in_buff;  // è¾“å…¥ç¼“å­˜
    reg [WIDTH+1:0] rx_out_buff;  // ä¸æ¥æ”¶èµ·å§‹ä½å’Œç»“æŸä½
    reg [3:0] cnt_bits;  // bitè®¡æ•°
    reg [3:0] cnt_samples;  // æ ·æœ¬è®¡æ•°
    reg [1:0] state;  // çŠ¶æ?æ ‡è¯?
    reg rx_start;  // æ¥æ”¶æŒ‡ç¤º
    reg parity_ture;  // æ ¡éªŒæ­£ç¡®æ ‡è¯†
    reg sample_model;  // é‡‡æ ·è®¡æ•°å™¨æ¨¡å¼æ§åˆ?


    // åˆå§‹åŒ?
    initial begin
        rx_in_buff <= 0;
        rx_out_buff <= 0;
        cnt_bits <= 0;
        cnt_samples <= 0;
        state <= 0; 
        rx_start <= 0;
        parity_ture <= 0;
        sample_model <= 0;
        bus_out <= 0;
    end

    // å¼‚æ­¥æ¸…é›¶
    always@(negedge rst) begin
        rx_in_buff <= 0;
        rx_out_buff <= 0;
        cnt_bits <= 0;
        cnt_samples <= 0;
        state <= 0; 
        rx_start <= 0;
        parity_ture <= 0;
        sample_model <= 0;
        bus_out <= 0;
    end


    // çŠ¶æ?æœº
    always @(posedge clk_baud) begin
        case (state)

            2'b00 : begin  // ç­‰å¾…çŠ¶æ??
              case(rx_start)
                1'b1 : state <= 1'b1;  // çŠ¶æ?è½¬æ?
                default:  state <= 1'b0;  // çŠ¶æ?ä¿æŒ?
              endcase
            end

            2'b01 : begin  // æ¥æ”¶çŠ¶æ??
                case(cnt_bits)
                    4'b0000 : rx_out_buff[9] <= rx_in_buff ;
                    4'b0001 : rx_out_buff[8] <= rx_in_buff ; 
                    4'b0010 : rx_out_buff[7] <= rx_in_buff ; 
                    4'b0011 : rx_out_buff[6] <= rx_in_buff ; 
                    4'b0100 : rx_out_buff[5] <= rx_in_buff ; 
                    4'b0101 : rx_out_buff[4] <= rx_in_buff ; 
                    4'b0110 : rx_out_buff[3] <= rx_in_buff ; 
                    4'b0111 : rx_out_buff[2] <= rx_in_buff ;
                    4'b1000 : rx_out_buff[1] <= rx_in_buff ; 
                    4'b1001 : begin 
                        rx_out_buff[0] <= rx_in_buff ;  // æ¥æ”¶æ ¡éªŒä½?
                        state <= 2'b11;  // çŠ¶æ?è½¬æ?
                    end
                endcase
            end

            2'b11 : begin // æ ¡éªŒçŠ¶æ??  
                    parity_ture <= (rx_out_buff[0] == ^rx_out_buff[8:1]) ? 1'b1 : 1'b0;  // å¼?å§‹æ ¡éª?
                    state <= 2'b10;  // çŠ¶æ?è½¬æ?
            end

            2'b10 : begin  // è¾“å‡ºçŠ¶æ?? 
                        case(parity_ture)
                            1'b1 : bus_out <= rx_out_buff[8:1];  // æ ¡éªŒæ­£ç¡®å‘é?æ•°æ?
                            default : rx_out_buff <= 9'b0;  // æ ¡éªŒé”™è¯¯ï¼Œæ¸…ç©ºç¼“å­?
                        endcase
                        state <= 2'b00;  // çŠ¶æ?è½¬æ?
            end

        endcase 
    end


    // æ¥æ”¶è®¡æ•°å™?
    always@(posedge clk_baud)  begin
        case(state)
            2'b01 : begin  // æ¥æ”¶çŠ¶æ?ï¼Œ9è¿›åˆ¶è®¡æ•°å™?
                case (cnt_bits)  
                   4'b1001 : cnt_bits <= 4'b0000; 
                    default: cnt_bits <= cnt_bits + 4'b0001;
                endcase
            end
            default: cnt_bits <= 4'b0000;  // å…¶ä»–çŠ¶æ?ï¼Œä¸è®¡æ•?
        endcase
    end


    // é‡‡æ ·è®¡æ•°å™?
    always @(posedge clk_baud_sample) begin
        case (sample_model)
            1'b0 : begin  // ç­‰å¾…çŠ¶æ?ï¼Œ8è¿›åˆ¶è®¡æ•°å™?
                case (cnt_samples)
                    4'b1000 : cnt_samples <= 4'b0000;  // é‡‡æ ·è®¡æ•°å™¨å¤ä½? 
                    default: cnt_samples <= cnt_samples + 4'b0001;
                endcase
            end 
            default: begin  // æ¥æ”¶çŠ¶æ?ï¼Œ16è¿›åˆ¶è®¡æ•°å™?
                cnt_samples <= cnt_samples + 4'b0001;
            end
        endcase
    end


    // è¿‡é‡‡æ ?
    always @(posedge clk_baud_sample) begin
        case(state)
            2'b00 : begin  // ç­‰å¾…çŠ¶æ??
                case(rx_in)  
                    1'b0 : begin  // å‡ºç°èµ·å§‹ä½?
                        sample_model <= 1'b0;  // 8è¿›åˆ¶è®¡æ•°
                        case(cnt_samples)
                            4'b0111 : begin
                                state <= 2'b01;  // å¼?å§‹æ¥æ”¶æ•°æ?
                                rx_start <= 1'b1;
                                cnt_samples <= 4'b0000;  // è®¡æ•°å™¨å¤ä½?
                            end
                            default : rx_start <= 1'b0; 
                        endcase
                    end

                    default : begin  // æœªå‡ºç°èµ·å§‹ä½
                        rx_start <= 1'b0;  // ä¸æ¥æ”¶æ•°æ?  
                        cnt_samples <= 4'b0000;  // è®¡æ•°å™¨å¤ä½?
                    end
                endcase
            end

            2'b01 : begin  // æ¥æ”¶çŠ¶æ
                rx_start <= 1'b0;  // ½ÓÊÕ±êÊ¶¸´Î»??
                sample_model <= 1'b1;  // 16è¿›åˆ¶è®¡æ•°
                case (cnt_samples)
                    4'b1111 : rx_in_buff <= rx_in;  // è‡ªå¼€å§‹åæ¯?16ä¸ªå‘¨æœŸé‡‡æ ·ä¸€ä¸ªæ•°æ? 
                    //default :   
                endcase
            end

            default : begin  // å…¶ä»–çŠ¶æ??
                cnt_samples <= 4'b0000;  // ä¸è®¡æ•?
            end

        endcase
        
    end


endmodule