

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Fri Oct 31 14:36:59 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1624584872|  1624584872|  16.246 sec|  16.246 sec|  1624584873|  1624584873|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |                 |       |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |     Instance    | Module|     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-----------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_52  |conv1  |  1348358420|  1348358420|  13.484 sec|  13.484 sec|  1348358420|  1348358420|       no|
        |grp_conv2_fu_64  |conv2  |    66585846|    66585846|   0.666 sec|   0.666 sec|    66585846|    66585846|       no|
        |grp_conv3_fu_76  |conv3  |   209640601|   209640601|   2.096 sec|   2.096 sec|   209640601|   209640601|       no|
        +-----------------+-------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|   12791|   35848|    -|
|Memory           |    11064|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     296|    -|
|Register         |        -|     -|      41|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |    11064|    12|   12832|   36144|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |     3841|    ~0|       5|      30|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |grp_conv1_fu_52                     |conv1                           |        0|   0|  2339|  12673|    0|
    |grp_conv2_fu_64                     |conv2                           |        0|   7|  8284|  12474|    0|
    |grp_conv3_fu_76                     |conv3                           |        0|   0|  1813|  10352|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U42  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|    214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U43   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|    135|    0|
    |sitodp_32s_64_4_no_dsp_1_U44        |sitodp_32s_64_4_no_dsp_1        |        0|   0|     0|      0|    0|
    |sitodp_32s_64_4_no_dsp_1_U45        |sitodp_32s_64_4_no_dsp_1        |        0|   0|     0|      0|    0|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |Total                               |                                |        0|  12| 12791|  35848|    0|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |layer1_output_U  |layer1_output_RAM_AUTO_1R1W  |     7374|  0|   0|    0|  4161600|   32|     1|    133171200|
    |layer2_output_U  |layer2_output_RAM_AUTO_1R1W  |     3690|  0|   0|    0|  2080800|   32|     1|     66585600|
    +-----------------+-----------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total            |                             |    11064|  0|   0|    0|  6242400|   64|     2|    199756800|
    +-----------------+-----------------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  37|          7|    1|          7|
    |grp_fu_101_ce           |  20|          4|    1|          4|
    |grp_fu_101_p0           |  20|          4|   32|        128|
    |grp_fu_101_p1           |  20|          4|   32|        128|
    |grp_fu_105_ce           |  14|          3|    1|          3|
    |grp_fu_105_p0           |  14|          3|   32|         96|
    |grp_fu_108_ce           |  14|          3|    1|          3|
    |grp_fu_108_p0           |  14|          3|   32|         96|
    |grp_fu_97_ce            |  20|          4|    1|          4|
    |grp_fu_97_p0            |  20|          4|   32|        128|
    |grp_fu_97_p1            |  20|          4|   32|        128|
    |layer1_output_address0  |  14|          3|   22|         66|
    |layer1_output_ce0       |  14|          3|    1|          3|
    |layer1_output_ce1       |   9|          2|    1|          2|
    |layer1_output_we0       |   9|          2|    1|          2|
    |layer2_output_address0  |  14|          3|   21|         63|
    |layer2_output_ce0       |  14|          3|    1|          3|
    |layer2_output_we0       |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 296|         61|  245|        866|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |empty_reg_92                  |  32|   0|   32|          0|
    |grp_conv1_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_fu_76_ap_start_reg  |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  41|   0|   41|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_weights_address1  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce1       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q1        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_weights_address1  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce1       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q1        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|conv3_weights_address0  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|  conv3_weights|         array|
|conv3_weights_address1  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce1       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q1        |   in|   32|   ap_memory|  conv3_weights|         array|
|conv3_biases            |   in|   32|     ap_none|   conv3_biases|       pointer|
|output_ftmap_address0   |  out|   16|   ap_memory|   output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|   output_ftmap|         array|
+------------------------+-----+-----+------------+---------------+--------------+

