// Seed: 1130678150
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    output tri1 id_9,
    input tri id_10
);
  assign id_4 = id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd82,
    parameter id_1 = 32'd82
) (
    input tri0 _id_0,
    output wor _id_1,
    output wire id_2,
    output supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    output tri id_6,
    output uwire id_7,
    output tri id_8,
    input uwire id_9,
    input wor id_10,
    output tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    input tri0 id_14
);
  logic id_16;
  assign id_8 = id_4(1 == id_5, 1 == id_9, -1 - -1);
  struct packed {logic [id_0  /  1 'b0 : -1 'h0 ^  -1] id_17;} [id_1 : -1] id_18;
  ;
  module_0 modCall_1 (
      id_9,
      id_12,
      id_2,
      id_5,
      id_11,
      id_4,
      id_5,
      id_4,
      id_10,
      id_13,
      id_14
  );
  assign modCall_1.id_8 = 0;
  tri0  id_19 = -1;
  wire  id_20;
  logic id_21 = -1;
  wire  id_22;
endmodule
