HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top_oled
Implementation;Synthesis|| CD638 ||@W:Signal hex_sw_net is undriven. Either assign the signal a value or remove the signal declaration.||top_oled.srr(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/35||Data_block.vhd(64);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\hdl\Data_block.vhd'/linenumber/64
Implementation;Synthesis|| CD638 ||@W:Signal mux_selectsw2 is undriven. Either assign the signal a value or remove the signal declaration.||top_oled.srr(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/36||Data_block.vhd(65);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\hdl\Data_block.vhd'/linenumber/65
Implementation;Synthesis|| CD638 ||@W:Signal mux_selectsw3 is undriven. Either assign the signal a value or remove the signal declaration.||top_oled.srr(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/37||Data_block.vhd(66);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\hdl\Data_block.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal hexsw_counter_sel_int is undriven. Either assign the signal a value or remove the signal declaration.||top_oled.srr(38);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/38||Data_block.vhd(67);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\hdl\Data_block.vhd'/linenumber/67
Implementation;Synthesis|| CD638 ||@W:Signal flashled_counter_sel_int is undriven. Either assign the signal a value or remove the signal declaration.||top_oled.srr(39);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/39||Data_block.vhd(68);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\hdl\Data_block.vhd'/linenumber/68
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top_oled.srr(46);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/46||count8.vhd(21);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\hdl\count8.vhd'/linenumber/21
Implementation;Synthesis|| CG290 ||@W:Referenced variable data is not in sensitivity list.||top_oled.srr(47);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/47||count8.vhd(27);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\hdl\count8.vhd'/linenumber/27
Implementation;Synthesis|| CG290 ||@W:Referenced variable sload is not in sensitivity list.||top_oled.srr(48);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/48||count8.vhd(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\hdl\count8.vhd'/linenumber/26
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_oled|SW6 which controls 1 sequential elements including inst_Data_Block.SW6_count.Q_net. This clock has no specified timing constraint which may adversely impact design performance. ||top_oled.srr(190);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/190||clockdiv.vhd(20);liberoaction://cross_probe/hdl/file/'c:\pid project\proasic3e_starter_kit_demo\hdl\clockdiv.vhd'/linenumber/20
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_oled|DBlock_clkin_inferred_clock which controls 11 sequential elements including inst_Data_Block.LED_Flashing_instance.flashing_counter.Qaux[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_oled.srr(191);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/191||binary_counter.vhd(21);liberoaction://cross_probe/hdl/file/'c:\pid project\proasic3e_starter_kit_demo\hdl\binary_counter.vhd'/linenumber/21
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_oled|SW4 which controls 1 sequential elements including inst_Data_Block.LED_Flashing_instance.SW4_DirectionChange.Q_net. This clock has no specified timing constraint which may adversely impact design performance. ||top_oled.srr(192);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/192||clockdiv.vhd(20);liberoaction://cross_probe/hdl/file/'c:\pid project\proasic3e_starter_kit_demo\hdl\clockdiv.vhd'/linenumber/20
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_oled|OLED_clk_in_inferred_clock which controls 1628 sequential elements including inst_oled_driver.state[0:32]. This clock has no specified timing constraint which may adversely impact design performance. ||top_oled.srr(193);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/193||oled_driver_proasic3e_hdl_v4.vhd(125);liberoaction://cross_probe/hdl/file/'c:\pid project\proasic3e_starter_kit_demo\hdl\oled_driver_proasic3e_hdl_v4.vhd'/linenumber/125
Implementation;Synthesis|| MT530 ||@W:Found inferred clock PLL_clock|GLA_inferred_clock which controls 20 sequential elements including int_count[19:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_oled.srr(194);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/194||top_oled_v2.vhd(102);liberoaction://cross_probe/hdl/file/'c:\pid project\proasic3e_starter_kit_demo\hdl\top_oled_v2.vhd'/linenumber/102
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_oled|SW4 with period 25.00ns. Please declare a user-defined clock on object "p:SW4"||top_oled.srr(436);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/436||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_oled|SW6 with period 25.00ns. Please declare a user-defined clock on object "p:SW6"||top_oled.srr(437);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/437||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_oled|OLED_clk_in_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:OLED_clk_in"||top_oled.srr(438);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/438||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_oled|DBlock_clkin_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:DBlock_clkin"||top_oled.srr(439);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/439||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock PLL_clock|GLA_inferred_clock with period 25.00ns. Please declare a user-defined clock on object "n:inst_PLL.GLA"||top_oled.srr(440);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/440||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top_oled.srr(456);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/456||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top_oled.srr(458);liberoaction://cross_probe/hdl/file/'C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.srr'/linenumber/458||null;null
Implementation;Compile;RootName:top_oled
Implementation;Compile||(null)||Please refer to the log file for details about 4 Warning(s) , 1 Info(s)||top_oled_compile_log.rpt;liberoaction://open_report/file/top_oled_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:top_oled
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||top_oled_placeroute_log.rpt;liberoaction://open_report/file/top_oled_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:top_oled
