# Single_cycle_MIPS_processor

Verilog code for the design of a single cycle MIPS processor, consisting of different modules 
in the seperate files.

The various instructions implemented are add, addi, addu, and, andi, or, ori , sub, subu, jump,
beq, bne, slt, sltu, slti, lui, lw, sw, jal, j and jr
