Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\MIPS\UC.v" into library work
Parsing module <UC>.
Analyzing Verilog file "E:\MIPS\signExtend.v" into library work
Parsing module <signExtend>.
Analyzing Verilog file "E:\MIPS\Mux5Bit.v" into library work
Parsing module <Mux5Bit>.
Analyzing Verilog file "E:\MIPS\MUX2to1.v" into library work
Parsing module <mux2to1>.
Analyzing Verilog file "E:\MIPS\Mux.v" into library work
Parsing module <Mux32Bit>.
Analyzing Verilog file "E:\MIPS\Memoria.v" into library work
Parsing module <Memoria>.
Analyzing Verilog file "E:\MIPS\ipcore_dir\ROM.v" into library work
Parsing module <ROM>.
Analyzing Verilog file "E:\MIPS\bancoDeRegistros.v" into library work
Parsing module <bancoDeRegistros>.
Analyzing Verilog file "E:\MIPS\alu_adder.v" into library work
Parsing module <AluAdder>.
Analyzing Verilog file "E:\MIPS\aluControl.v" into library work
Parsing module <AluControl>.
Analyzing Verilog file "E:\MIPS\alu.v" into library work
Parsing module <Alu>.
Analyzing Verilog file "E:\MIPS\addPc.v" into library work
Parsing module <addPc>.
Analyzing Verilog file "E:\MIPS\Tx.v" into library work
Parsing module <Tx>.
Analyzing Verilog file "E:\MIPS\stage_wb.v" into library work
Parsing module <stage_wb>.
Analyzing Verilog file "E:\MIPS\stage_mem.v" into library work
Parsing module <stage_mem>.
Analyzing Verilog file "E:\MIPS\Rx.v" into library work
Parsing module <Rx>.
Analyzing Verilog file "E:\MIPS\InstructionFetch.v" into library work
Parsing module <InstructionFetch>.
Analyzing Verilog file "E:\MIPS\InstructionDecode.v" into library work
Parsing module <InstructionDecode>.
Analyzing Verilog file "E:\MIPS\FF_Buf_Interface.v" into library work
Parsing module <FF_Buf_Interface>.
Analyzing Verilog file "E:\MIPS\EX.v" into library work
Parsing module <Execute>.
Analyzing Verilog file "E:\MIPS\Baud_Rate.v" into library work
Parsing module <Baud_Rate>.
Analyzing Verilog file "E:\MIPS\UART.v" into library work
Parsing module <UART>.
Analyzing Verilog file "E:\MIPS\Pipeline.v" into library work
Parsing module <Pipeline>.
Analyzing Verilog file "E:\MIPS\EndProgramDetector.v" into library work
Parsing module <EndProgramDetector>.
Analyzing Verilog file "E:\MIPS\debugger_TX.v" into library work
Parsing module <DebuggerTx>.
Analyzing Verilog file "E:\MIPS\DebuggerRx.v" into library work
Parsing module <DebuggerRx>.
Analyzing Verilog file "E:\MIPS\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <UART>.

Elaborating module <Baud_Rate>.

Elaborating module <Rx>.

Elaborating module <FF_Buf_Interface>.

Elaborating module <Tx>.

Elaborating module <DebuggerRx>.

Elaborating module <DebuggerTx>.

Elaborating module <EndProgramDetector>.
WARNING:HDLCompiler:413 - "E:\MIPS\EndProgramDetector.v" Line 40: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <Pipeline>.

Elaborating module <InstructionFetch>.

Elaborating module <mux2to1>.

Elaborating module <ROM>.
WARNING:HDLCompiler:1499 - "E:\MIPS\ipcore_dir\ROM.v" Line 39: Empty module <ROM> remains a black box.

Elaborating module <addPc>.
WARNING:HDLCompiler:413 - "E:\MIPS\addPc.v" Line 6: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <InstructionDecode>.

Elaborating module <UC>.

Elaborating module <bancoDeRegistros>.

Elaborating module <signExtend>.

Elaborating module <Execute>.

Elaborating module <Alu>.

Elaborating module <AluAdder>.

Elaborating module <AluControl>.

Elaborating module <Mux32Bit>.

Elaborating module <Mux5Bit>.

Elaborating module <stage_mem>.

Elaborating module <Memoria>.
WARNING:HDLCompiler:1127 - "E:\MIPS\Memoria.v" Line 40: Assignment to read_address ignored, since the identifier is never used

Elaborating module <stage_wb>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "E:\MIPS\Top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <UART>.
    Related source file is "E:\MIPS\UART.v".
    Summary:
	no macro.
Unit <UART> synthesized.

Synthesizing Unit <Baud_Rate>.
    Related source file is "E:\MIPS\Baud_Rate.v".
    Found 1-bit register for signal <tick>.
    Found 9-bit register for signal <cuenta>.
    Found 9-bit adder for signal <_n0011> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <Baud_Rate> synthesized.

Synthesizing Unit <Rx>.
    Related source file is "E:\MIPS\Rx.v".
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_4_o_add_21_OUT> created at line 93.
    Found 4-bit adder for signal <s_reg[3]_GND_4_o_add_34_OUT> created at line 105.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 67.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Rx> synthesized.

Synthesizing Unit <FF_Buf_Interface>.
    Related source file is "E:\MIPS\FF_Buf_Interface.v".
    Found 1-bit register for signal <flag_reg>.
    Found 8-bit register for signal <buf_reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <FF_Buf_Interface> synthesized.

Synthesizing Unit <Tx>.
    Related source file is "E:\MIPS\Tx.v".
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 1-bit register for signal <tx_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_6_o_add_22_OUT> created at line 107.
    Found 4-bit adder for signal <s_reg[3]_GND_6_o_add_35_OUT> created at line 122.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 72.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Tx> synthesized.

Synthesizing Unit <DebuggerRx>.
    Related source file is "E:\MIPS\DebuggerRx.v".
    Found 1-bit register for signal <rd_uart>.
    Found 1-bit register for signal <pipeline_clk_enable>.
    Found 1-bit register for signal <pipelineReset>.
    Found 1-bit register for signal <sendSignal>.
    Found 3-bit register for signal <current_state>.
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (falling_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DebuggerRx> synthesized.

Synthesizing Unit <DebuggerTx>.
    Related source file is "E:\MIPS\debugger_TX.v".
    Found 1-bit register for signal <dataSent>.
    Found 11-bit register for signal <aux_reg>.
    Found 2-bit register for signal <state_reg_tx>.
    Found finite state machine <FSM_3> for signal <state_reg_tx>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <aux_reg[10]_GND_8_o_sub_21_OUT> created at line 95.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_6_OUT<10:0>> created at line 77.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_8_OUT<10:0>> created at line 78.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_10_OUT<10:0>> created at line 79.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_12_OUT<10:0>> created at line 80.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_14_OUT<10:0>> created at line 81.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_16_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_18_OUT<10:0>> created at line 83.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_23_OUT<10:0>> created at line 97.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_25_OUT<10:0>> created at line 98.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_27_OUT<10:0>> created at line 99.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_29_OUT<10:0>> created at line 100.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_31_OUT<10:0>> created at line 101.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_33_OUT<10:0>> created at line 102.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_35_OUT<10:0>> created at line 103.
    Found 1-bit 1720-to-1 multiplexer for signal <aux_reg[10]_X_8_o_Mux_4_o> created at line 76.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_6_o> created at line 77.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_8_o> created at line 78.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_10_o> created at line 79.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_12_o> created at line 80.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_14_o> created at line 81.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_16_o> created at line 82.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_18_o> created at line 83.
    Found 1-bit 1720-to-1 multiplexer for signal <aux_reg[10]_X_8_o_Mux_21_o> created at line 96.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_23_o> created at line 97.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_25_o> created at line 98.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_27_o> created at line 99.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_29_o> created at line 100.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_31_o> created at line 101.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_33_o> created at line 102.
    Found 1-bit 1720-to-1 multiplexer for signal <GND_8_o_X_8_o_Mux_35_o> created at line 103.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg_tx[1]_GND_8_o_Mux_49_o> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg_tx[1]_GND_8_o_Mux_51_o> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg_tx[1]_GND_8_o_Mux_53_o> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg_tx[1]_GND_8_o_Mux_55_o> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg_tx[1]_GND_8_o_Mux_57_o> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg_tx[1]_GND_8_o_Mux_59_o> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg_tx[1]_GND_8_o_Mux_61_o> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <state_reg_tx[1]_GND_8_o_Mux_63_o> created at line 59.
WARNING:Xst:737 - Found 1-bit latch for signal <w_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <aux_reg[10]_GND_8_o_LessThan_37_o> created at line 104
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DebuggerTx> synthesized.

Synthesizing Unit <EndProgramDetector>.
    Related source file is "E:\MIPS\EndProgramDetector.v".
    Found 1-bit register for signal <programEnd>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_26_o_add_3_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <EndProgramDetector> synthesized.

Synthesizing Unit <Pipeline>.
    Related source file is "E:\MIPS\Pipeline.v".
    Summary:
	no macro.
Unit <Pipeline> synthesized.

Synthesizing Unit <InstructionFetch>.
    Related source file is "E:\MIPS\InstructionFetch.v".
    Found 32-bit register for signal <Instruction>.
    Found 10-bit register for signal <PCNextReg>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <InstructionFetch> synthesized.

Synthesizing Unit <mux2to1>.
    Related source file is "E:\MIPS\MUX2to1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1> synthesized.

Synthesizing Unit <addPc>.
    Related source file is "E:\MIPS\addPc.v".
    Found 10-bit adder for signal <outPc> created at line 6.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addPc> synthesized.

Synthesizing Unit <InstructionDecode>.
    Related source file is "E:\MIPS\InstructionDecode.v".
    Found 1-bit register for signal <RegDstOut>.
    Found 1-bit register for signal <ALUSrcOut>.
    Found 1-bit register for signal <BranchOut>.
    Found 1-bit register for signal <MemReadOut>.
    Found 1-bit register for signal <MemWriteOut>.
    Found 1-bit register for signal <MemToRegOut>.
    Found 1-bit register for signal <RegWriteOut>.
    Found 32-bit register for signal <regA>.
    Found 32-bit register for signal <regB>.
    Found 32-bit register for signal <signExtendOut>.
    Found 5-bit register for signal <rt>.
    Found 5-bit register for signal <rd>.
    Found 10-bit register for signal <PcCountOut>.
    Found 2-bit register for signal <ALUOpOut>.
    Summary:
	inferred 125 D-type flip-flop(s).
Unit <InstructionDecode> synthesized.

Synthesizing Unit <UC>.
    Related source file is "E:\MIPS\UC.v".
    Found 32x2-bit Read Only RAM for signal <_n0103>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <UC> synthesized.

Synthesizing Unit <bancoDeRegistros>.
    Related source file is "E:\MIPS\bancoDeRegistros.v".
        DATA_WIDTH = 32
        REGFILE_WIDTH = 5
    Found 1024-bit register for signal <registers>.
    Found 32-bit 32-to-1 multiplexer for signal <regA> created at line 45.
    Found 32-bit 32-to-1 multiplexer for signal <regB> created at line 46.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  44 Multiplexer(s).
Unit <bancoDeRegistros> synthesized.

Synthesizing Unit <signExtend>.
    Related source file is "E:\MIPS\signExtend.v".
    Summary:
	no macro.
Unit <signExtend> synthesized.

Synthesizing Unit <Execute>.
    Related source file is "E:\MIPS\EX.v".
    Found 32-bit register for signal <aluResult>.
    Found 32-bit register for signal <outData2>.
    Found 10-bit register for signal <outPC>.
    Found 5-bit register for signal <wr>.
    Found 1-bit register for signal <outBranch>.
    Found 1-bit register for signal <outMemToReg>.
    Found 1-bit register for signal <outRegWrite>.
    Found 1-bit register for signal <outMemWrite>.
    Found 1-bit register for signal <outMemRead>.
    Found 10-bit register for signal <outCurrentPC>.
    Found 1-bit register for signal <zero>.
    Summary:
	inferred  95 D-type flip-flop(s).
Unit <Execute> synthesized.

Synthesizing Unit <Alu>.
    Related source file is "E:\MIPS\alu.v".
    Found 32-bit subtractor for signal <data1[31]_data2[31]_sub_6_OUT> created at line 29.
    Found 32-bit adder for signal <data1[31]_data2[31]_add_2_OUT> created at line 20.
    Found 32-bit comparator greater for signal <data1[31]_data2[31]_LessThan_7_o> created at line 35
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Alu> synthesized.

Synthesizing Unit <AluAdder>.
    Related source file is "E:\MIPS\alu_adder.v".
    Found 10-bit adder for signal <addResult> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AluAdder> synthesized.

Synthesizing Unit <AluControl>.
    Related source file is "E:\MIPS\aluControl.v".
    Summary:
	no macro.
Unit <AluControl> synthesized.

Synthesizing Unit <Mux32Bit>.
    Related source file is "E:\MIPS\Mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux32Bit> synthesized.

Synthesizing Unit <Mux5Bit>.
    Related source file is "E:\MIPS\Mux5Bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux5Bit> synthesized.

Synthesizing Unit <stage_mem>.
    Related source file is "E:\MIPS\stage_mem.v".
WARNING:Xst:647 - Input <memReadIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <memToRegOut>.
    Found 32-bit register for signal <readDataOut>.
    Found 32-bit register for signal <aluResultOut>.
    Found 5-bit register for signal <wrOut>.
    Found 10-bit register for signal <outCurrentPC>.
    Found 1-bit register for signal <regWriteOut>.
    Summary:
	inferred  81 D-type flip-flop(s).
Unit <stage_mem> synthesized.

Synthesizing Unit <Memoria>.
    Related source file is "E:\MIPS\Memoria.v".
        DATA_WIDTH = 32
        MEM_WIDTH = 4
    Found 512-bit register for signal <n0028[511:0]>.
    Found 32-bit 16-to-1 multiplexer for signal <douta> created at line 59.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <Memoria> synthesized.

Synthesizing Unit <stage_wb>.
    Related source file is "E:\MIPS\stage_wb.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <stage_wb> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x2-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 2
 11-bit subtractor                                     : 15
 3-bit adder                                           : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 56
 1-bit register                                        : 25
 10-bit register                                       : 5
 1024-bit register                                     : 1
 11-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 3
 32-bit register                                       : 8
 4-bit register                                        : 2
 5-bit register                                        : 4
 512-bit register                                      : 1
 8-bit register                                        : 4
 9-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 2
 11-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 124
 1-bit 1720-to-1 multiplexer                           : 16
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 4-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 51
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM.ngc>.
Loading core <ROM> for timing and area information for instance <instance_ROM>.

Synthesizing (advanced) Unit <Baud_Rate>.
The following registers are absorbed into counter <cuenta>: 1 register on signal <cuenta>.
Unit <Baud_Rate> synthesized (advanced).

Synthesizing (advanced) Unit <Rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <Rx> synthesized (advanced).

Synthesizing (advanced) Unit <Tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <Tx> synthesized (advanced).

Synthesizing (advanced) Unit <UC>.
INFO:Xst:3231 - The small RAM <Mram__n0103> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(Opcode<1:2>,Opcode<0>,Opcode<5>,Opcode<3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UC> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x2-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 2
 11-bit subtractor                                     : 15
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 1943
 Flip-Flops                                            : 1943
# Comparators                                          : 2
 11-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 338
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 1720-to-1 multiplexer                           : 16
 1-bit 2-to-1 multiplexer                              : 214
 1-bit 4-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <rd_1> in Unit <InstructionDecode> is equivalent to the following FF/Latch, which will be removed : <signExtendOut_12> 
INFO:Xst:2261 - The FF/Latch <rd_0> in Unit <InstructionDecode> is equivalent to the following FF/Latch, which will be removed : <signExtendOut_11> 
INFO:Xst:2261 - The FF/Latch <rd_4> in Unit <InstructionDecode> is equivalent to the following 17 FFs/Latches, which will be removed : <signExtendOut_15> <signExtendOut_16> <signExtendOut_17> <signExtendOut_18> <signExtendOut_19> <signExtendOut_20> <signExtendOut_21> <signExtendOut_22> <signExtendOut_23> <signExtendOut_24> <signExtendOut_25> <signExtendOut_26> <signExtendOut_27> <signExtendOut_28> <signExtendOut_29> <signExtendOut_30> <signExtendOut_31> 
INFO:Xst:2261 - The FF/Latch <rd_3> in Unit <InstructionDecode> is equivalent to the following FF/Latch, which will be removed : <signExtendOut_14> 
INFO:Xst:2261 - The FF/Latch <rd_2> in Unit <InstructionDecode> is equivalent to the following FF/Latch, which will be removed : <signExtendOut_13> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_Unit/Rx_unit/FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_Unit/Tx_unit/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debuggerrx_unit/FSM_2> on signal <current_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 110   | 110
 011   | 011
 100   | 100
 101   | 101
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debuggertx_unit/FSM_3> on signal <state_reg_tx[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 00    | 00
 11    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <aux_reg_0> (without init value) has a constant value of 1 in block <DebuggerTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_reg_1> (without init value) has a constant value of 1 in block <DebuggerTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_reg_2> (without init value) has a constant value of 1 in block <DebuggerTx>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <MemReadOut> in Unit <InstructionDecode> is equivalent to the following FF/Latch, which will be removed : <MemToRegOut> 

Optimizing unit <FF_Buf_Interface> ...

Optimizing unit <Top> ...

Optimizing unit <Rx> ...

Optimizing unit <Tx> ...

Optimizing unit <DebuggerRx> ...

Optimizing unit <DebuggerTx> ...

Optimizing unit <EndProgramDetector> ...

Optimizing unit <InstructionFetch> ...

Optimizing unit <InstructionDecode> ...
INFO:Xst:2261 - The FF/Latch <BranchOut> in Unit <InstructionDecode> is equivalent to the following FF/Latch, which will be removed : <ALUOpOut_0> 
INFO:Xst:2261 - The FF/Latch <BranchOut> in Unit <InstructionDecode> is equivalent to the following FF/Latch, which will be removed : <ALUOpOut_0> 

Optimizing unit <bancoDeRegistros> ...

Optimizing unit <Execute> ...

Optimizing unit <Alu> ...

Optimizing unit <stage_mem> ...

Optimizing unit <Memoria> ...
INFO:Xst:2261 - The FF/Latch <pipeline/EX/outMemRead> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <pipeline/EX/outMemToReg> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 79.
FlipFlop pipeline/EX/aluResult_0 has been replicated 26 time(s)
FlipFlop pipeline/EX/aluResult_1 has been replicated 26 time(s)
FlipFlop pipeline/EX/aluResult_2 has been replicated 26 time(s)
FlipFlop pipeline/EX/aluResult_3 has been replicated 26 time(s)
FlipFlop pipeline/MEM/wrOut_0 has been replicated 1 time(s)
FlipFlop pipeline/MEM/wrOut_1 has been replicated 1 time(s)
FlipFlop pipeline/MEM/wrOut_2 has been replicated 1 time(s)
FlipFlop pipeline/MEM/wrOut_3 has been replicated 1 time(s)
FlipFlop pipeline/MEM/wrOut_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2049
 Flip-Flops                                            : 2049

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5748
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 40
#      LUT3                        : 981
#      LUT4                        : 161
#      LUT5                        : 109
#      LUT6                        : 4024
#      MUXCY                       : 97
#      MUXF7                       : 208
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 83
# FlipFlops/Latches                : 2057
#      FD                          : 4
#      FDC                         : 1
#      FDCE                        : 3
#      FDE_1                       : 4
#      FDP                         : 2
#      FDPE                        : 5
#      FDR                         : 24
#      FDR_1                       : 431
#      FDRE                        : 1574
#      FDS                         : 1
#      LD                          : 8
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 20
#      IBUF                        : 3
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2057  out of  18224    11%  
 Number of Slice LUTs:                 5325  out of   9112    58%  
    Number used as Logic:              5325  out of   9112    58%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5549
   Number with an unused Flip Flop:    3492  out of   5549    62%  
   Number with an unused LUT:           224  out of   5549     4%  
   Number of fully used LUT-FF pairs:  1833  out of   5549    33%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                                                 | Clock buffer(FF name)            | Load  |
-------------------------------------------------------------------------------------------------------------+----------------------------------+-------+
clock                                                                                                        | IBUF+BUFG                        | 81    |
debuggertx_unit/state_reg_tx[1]_PWR_11_o_Mux_50_o(debuggertx_unit/Mmux_state_reg_tx[1]_PWR_11_o_Mux_50_o11:O)| NONE(*)(debuggertx_unit/w_data_0)| 8     |
pipelineClk(debuggerrx_unit/pipelineClk1:O)                                                                  | BUFG(*)(endDetector/counter_2)   | 1968  |
-------------------------------------------------------------------------------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.821ns (Maximum Frequency: 127.869MHz)
   Minimum input arrival time before clock: 4.259ns
   Maximum output required time after clock: 4.151ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.853ns (frequency: 170.858MHz)
  Total number of paths / destination ports: 772 / 132
-------------------------------------------------------------------------
Delay:               2.926ns (Levels of Logic = 2)
  Source:            UART_Unit/FF_Buf_Interface_Rx_unit/buf_reg_2 (FF)
  Destination:       debuggerrx_unit/pipeline_clk_enable (FF)
  Source Clock:      clock rising
  Destination Clock: clock falling

  Data Path: UART_Unit/FF_Buf_Interface_Rx_unit/buf_reg_2 to debuggerrx_unit/pipeline_clk_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.048  UART_Unit/FF_Buf_Interface_Rx_unit/buf_reg_2 (UART_Unit/FF_Buf_Interface_Rx_unit/buf_reg_2)
     LUT6:I0->O            1   0.203   0.924  debuggerrx_unit/Mmux_current_state[2]_pipeline_clk_enable_Mux_12_o12_SW3 (N97)
     LUT6:I1->O            1   0.203   0.000  debuggerrx_unit/Mmux_current_state[2]_pipeline_clk_enable_Mux_12_o1 (debuggerrx_unit/current_state[2]_pipeline_clk_enable_Mux_12_o)
     FDE_1:D                   0.102          debuggerrx_unit/pipeline_clk_enable
    ----------------------------------------
    Total                      2.926ns (0.955ns logic, 1.971ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pipelineClk'
  Clock period: 7.821ns (frequency: 127.869MHz)
  Total number of paths / destination ports: 47156 / 3493
-------------------------------------------------------------------------
Delay:               7.821ns (Levels of Logic = 6)
  Source:            pipeline/ID/signExtendOut_0 (FF)
  Destination:       pipeline/EX/zero (FF)
  Source Clock:      pipelineClk falling
  Destination Clock: pipelineClk falling

  Data Path: pipeline/ID/signExtendOut_0 to pipeline/EX/zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           16   0.447   1.233  pipeline/ID/signExtendOut_0 (pipeline/ID/signExtendOut_0)
     LUT4:I1->O            3   0.205   0.651  pipeline/EX/instanceAluControl/_n0064<0>11 (pipeline/EX/instanceAluControl/_n0064<0>1)
     LUT5:I4->O           33   0.205   1.534  pipeline/EX/instanceAluControl/operation<3>1 (pipeline/EX/operation<1>)
     LUT6:I3->O           28   0.205   1.463  pipeline/EX/instanciaAlu/_n0107<3> (pipeline/EX/aluResultWire<3>)
     LUT6:I3->O            1   0.205   0.580  pipeline/EX/instanciaAlu/zero<31>5 (pipeline/EX/instanciaAlu/zero<31>4)
     LUT6:I5->O            1   0.205   0.580  pipeline/EX/instanciaAlu/zero<31>6_SW0_SW0 (N123)
     LUT6:I5->O            1   0.205   0.000  pipeline/EX/instanciaAlu/zero<31>7 (pipeline/EX/zeroWire)
     FDR_1:D                   0.102          pipeline/EX/zero
    ----------------------------------------
    Total                      7.821ns (1.779ns logic, 6.042ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 77 / 77
-------------------------------------------------------------------------
Offset:              4.259ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       debuggerrx_unit/pipeline_clk_enable (FF)
  Destination Clock: clock falling

  Data Path: reset to debuggerrx_unit/pipeline_clk_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   1.222   1.934  reset_IBUF (reset_IBUF)
     LUT4:I0->O            1   0.203   0.579  debuggerrx_unit/_n0100_inv1 (debuggerrx_unit/_n0100_inv)
     FDE_1:CE                  0.322          debuggerrx_unit/pipeline_clk_enable
    ----------------------------------------
    Total                      4.259ns (1.747ns logic, 2.512ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pipelineClk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.847ns (Levels of Logic = 1)
  Source:            pipeline/IF/PCNextReg_0 (FF)
  Destination:       PC_IFID<0> (PAD)
  Source Clock:      pipelineClk falling

  Data Path: pipeline/IF/PCNextReg_0 to PC_IFID<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            9   0.447   0.829  pipeline/IF/PCNextReg_0 (pipeline/IF/PCNextReg_0)
     OBUF:I->O                 2.571          PC_IFID_0_OBUF (PC_IFID<0>)
    ----------------------------------------
    Total                      3.847ns (3.018ns logic, 0.829ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.151ns (Levels of Logic = 1)
  Source:            debuggertx_unit/state_reg_tx_FSM_FFd1 (FF)
  Destination:       state_reg_tx<1> (PAD)
  Source Clock:      clock rising

  Data Path: debuggertx_unit/state_reg_tx_FSM_FFd1 to state_reg_tx<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.447   1.133  debuggertx_unit/state_reg_tx_FSM_FFd1 (debuggertx_unit/state_reg_tx_FSM_FFd1)
     OBUF:I->O                 2.571          state_reg_tx_1_OBUF (state_reg_tx<1>)
    ----------------------------------------
    Total                      4.151ns (3.018ns logic, 1.133ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clock                                            |    5.573|    1.436|    2.926|         |
debuggertx_unit/state_reg_tx[1]_PWR_11_o_Mux_50_o|         |    1.179|         |         |
pipelineClk                                      |         |         |    2.600|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debuggertx_unit/state_reg_tx[1]_PWR_11_o_Mux_50_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    9.728|         |
pipelineClk    |         |         |    7.649|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pipelineClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |    6.125|    7.496|         |
pipelineClk    |    2.748|    3.870|    7.821|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 119.00 secs
Total CPU time to Xst completion: 119.01 secs
 
--> 

Total memory usage is 365012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :   11 (   0 filtered)

