--------------------------------------------------------------------------------
-- Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: I.27
--  \   \         Application: netgen
--  /   /         Filename: HD_Gen_Module_timesim.vhd
-- /___/   /\     Timestamp: Mon Mar 26 10:32:35 2007
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 6 -pcf HD_Gen_Module.pcf -xon false -rpw 100 -tpw 0 -ar Structure -tm HD_Gen_Module -w -dir netgen/par -ofmt vhdl -sim HD_Gen_Module.ncd HD_Gen_Module_timesim.vhd 
-- Device	: 2vp20ff896-6 (PRODUCTION 1.92 2005-11-04)
-- Input file	: HD_Gen_Module.ncd
-- Output file	: C:\MyProject\DDR2interface_test\DDR2interface7\netgen\par\HD_Gen_Module_timesim.vhd
-- # of Entities	: 1
-- Design Name	: HD_Gen_Module
-- Xilinx	: C:\Xilinx81
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity HD_Gen_Module is
  port (
    mreset_i : in STD_LOGIC := 'X'; 
    ddr_rst_dqs_div_i : in STD_LOGIC := 'X'; 
    brefclk2_n_i : in STD_LOGIC := 'X'; 
    clk_27_i : in STD_LOGIC := 'X'; 
    brefclk2_p_i : in STD_LOGIC := 'X'; 
    brefclk_n_i : in STD_LOGIC := 'X'; 
    brefclk_p_i : in STD_LOGIC := 'X'; 
    pc_ibf_i : in STD_LOGIC := 'X'; 
    ddr_rst_dqs_div_o : out STD_LOGIC; 
    pc_zstb_o : out STD_LOGIC; 
    ddr2_cke : out STD_LOGIC; 
    ddr2_rasb : out STD_LOGIC; 
    ddr2_csb : out STD_LOGIC; 
    vcxo_control_1_o : out STD_LOGIC; 
    ddr2_casb : out STD_LOGIC; 
    vcxo_control_2_o : out STD_LOGIC; 
    ddr2_web : out STD_LOGIC; 
    ddr2_ODT0 : out STD_LOGIC; 
    ddr2_clk0 : out STD_LOGIC; 
    ddr2_clk0b : out STD_LOGIC; 
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dqs : inout STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    led_o : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    pc_data_o : out STD_LOGIC_VECTOR ( 21 downto 0 ); 
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_address : out STD_LOGIC_VECTOR ( 12 downto 0 ) 
  );
end HD_Gen_Module;

architecture Structure of HD_Gen_Module is
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal clk1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0 : STD_LOGIC; 
  signal new_clk : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N346_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0181 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_6 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_8 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N69 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N501_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N01 : STD_LOGIC; 
  signal clk90 : STD_LOGIC; 
  signal mreset_i_IBUF_9 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_10 : STD_LOGIC; 
  signal system_controller_inst_N18_map1700_0 : STD_LOGIC; 
  signal system_controller_inst_n0038_0 : STD_LOGIC; 
  signal system_controller_inst_N18_map1695_0 : STD_LOGIC; 
  signal system_controller_inst_N448_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_11 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_12 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_13 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_14 : STD_LOGIC; 
  signal led_o_0_OBUF_15 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_0_50_G_1_0 : STD_LOGIC; 
  signal system_controller_inst_N43_0 : STD_LOGIC; 
  signal system_controller_inst_N34 : STD_LOGIC; 
  signal system_controller_inst_N41 : STD_LOGIC; 
  signal system_controller_inst_N11 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_0_map1408_0 : STD_LOGIC; 
  signal system_controller_inst_N31_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_16 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_17 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_reset : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1203_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_24 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N594_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0380 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0 : STD_LOGIC; 
  signal GLOBAL_LOGIC0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in : STD_LOGIC; 
  signal system_controller_inst_N39 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_11_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_12_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_15_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_0_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_14_Q : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_26 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_1_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_19_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N171 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0381_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1031_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1035_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_28 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0215 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1556_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1535_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1563_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1551_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N36_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N49 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N25 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0322 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N155_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N12_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N157_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_30 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_31 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0 : STD_LOGIC; 
  signal system_controller_inst_N470_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_3_map1390_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_6_map1618_0 : STD_LOGIC; 
  signal system_controller_inst_N301 : STD_LOGIC; 
  signal system_controller_inst_N481_0 : STD_LOGIC; 
  signal system_controller_inst_N35_0 : STD_LOGIC; 
  signal system_controller_inst_N20_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_32 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_33 : STD_LOGIC; 
  signal system_controller_inst_N474_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N35 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N7 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_34 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_35 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_36 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N54_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_37 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_38 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N26 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo : STD_LOGIC; 
  signal init_val : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1313_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1303_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1308_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_39 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_40 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_41 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_42 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N63 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N590_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N65 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_44 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_45 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_46 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data : STD_LOGIC; 
  signal led_o_1_OBUF_47 : STD_LOGIC; 
  signal system_controller_inst_N0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0378_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_48 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_49 : STD_LOGIC; 
  signal auto_ref_req : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_50 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd1_51 : STD_LOGIC; 
  signal system_controller_inst_N472_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_52 : STD_LOGIC; 
  signal system_controller_inst_N95_0 : STD_LOGIC; 
  signal system_controller_inst_N94_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_53 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_54 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_In_map1130_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In_map1108 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_55 : STD_LOGIC; 
  signal system_controller_inst_N12_0 : STD_LOGIC; 
  signal system_controller_inst_N121_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_56 : STD_LOGIC; 
  signal system_controller_inst_N5 : STD_LOGIC; 
  signal system_controller_inst_N19 : STD_LOGIC; 
  signal system_controller_inst_N18 : STD_LOGIC; 
  signal system_controller_inst_N3 : STD_LOGIC; 
  signal system_controller_inst_N442_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_57 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_58 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518_0 : STD_LOGIC; 
  signal system_controller_inst_N30_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N307_0 : STD_LOGIC; 
  signal system_controller_inst_N101 : STD_LOGIC; 
  signal system_controller_inst_N38 : STD_LOGIC; 
  signal system_controller_inst_N10 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_div_rst : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed_0 : STD_LOGIC; 
  signal system_controller_inst_n0054_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_In27_2_0 : STD_LOGIC; 
  signal system_controller_inst_Ker34_59 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_1_map1507_0 : STD_LOGIC; 
  signal system_controller_inst_N99_0 : STD_LOGIC; 
  signal system_controller_inst_N456 : STD_LOGIC; 
  signal system_controller_inst_N459_0 : STD_LOGIC; 
  signal system_controller_inst_N400_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_60 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_61 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_62 : STD_LOGIC; 
  signal system_controller_inst_N446_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1525_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N606 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N612_0 : STD_LOGIC; 
  signal system_controller_inst_N357_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_64 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_65 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_66 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_67 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_68 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_10_Q : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1056_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1065 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_69 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_70 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0016_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_71 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_72 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_73 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_74 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N11 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_75 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_dcm_lock : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0020_0 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0021_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0013_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0022_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_76 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_77 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_78 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0282_79 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N424_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0017_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N563_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0337 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N425_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0283 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N578_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N558_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N555_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_6_map1616_0 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In27_2_0 : STD_LOGIC; 
  signal system_controller_inst_N22 : STD_LOGIC; 
  signal system_controller_inst_N450_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822 : STD_LOGIC; 
  signal system_controller_inst_N32 : STD_LOGIC; 
  signal system_controller_inst_N352_0 : STD_LOGIC; 
  signal system_controller_inst_N174_0 : STD_LOGIC; 
  signal system_controller_inst_N206_0 : STD_LOGIC; 
  signal system_controller_inst_N42 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_80 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1510_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N808_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N278_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_81 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_82 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N259_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N281 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1323_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N317_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N10 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_85 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_86 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0235_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N13 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0342_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N15 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N19 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_calib : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_87 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_88 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_89 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_Q : STD_LOGIC; 
  signal system_controller_inst_N393 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_Q : STD_LOGIC; 
  signal system_controller_inst_N478_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N59 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N339_0 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N598_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N604 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N610_0 : STD_LOGIC; 
  signal system_controller_inst_N398_0 : STD_LOGIC; 
  signal system_controller_inst_N397 : STD_LOGIC; 
  signal system_controller_inst_N454_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_90 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In_map1117_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91 : STD_LOGIC; 
  signal system_controller_inst_n00381_SW0_2_92 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N72_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1668_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818 : STD_LOGIC; 
  signal system_controller_inst_N401_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map1227 : STD_LOGIC; 
  signal system_controller_inst_N483_0 : STD_LOGIC; 
  signal system_controller_inst_N395 : STD_LOGIC; 
  signal system_controller_inst_N452_0 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N602 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N600_0 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r : STD_LOGIC; 
  signal burst_done : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_93 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_94 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_reset270_r : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N424_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_95 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_96 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1550_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N596 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_1_map1502_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_1_map1490 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1522_0 : STD_LOGIC; 
  signal system_controller_inst_N465_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1530_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1529 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1519_0 : STD_LOGIC; 
  signal system_controller_inst_N468_0 : STD_LOGIC; 
  signal system_controller_inst_N467_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N691_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0 : STD_LOGIC; 
  signal system_controller_inst_Ker121_1_98 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N71_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N175_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1640_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1632 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1642_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1645_0 : STD_LOGIC; 
  signal user_config_register1_1_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N1 : STD_LOGIC; 
  signal user_config_register1_4_Q : STD_LOGIC; 
  signal user_config_register1_5_Q : STD_LOGIC; 
  signal user_config_register2_2_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0 : STD_LOGIC; 
  signal user_config_register2_7_Q : STD_LOGIC; 
  signal user_config_register2_8_Q : STD_LOGIC; 
  signal user_config_register2_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_99 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N48 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N300_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_100 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_101 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_102 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1624_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psDone : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N592_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N317 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_103 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_104 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_105 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_106 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N319 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1663_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1655 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1664_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N56 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1666 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1513 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl : STD_LOGIC; 
  signal user_config_register1_12_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N239 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1316_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N179 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_107 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1325 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_108 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_109 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_110 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_111 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm : STD_LOGIC; 
  signal system_controller_inst_N476 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_112 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N586 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N608 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N731 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N29 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map1051 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27 : STD_LOGIC; 
  signal clk1_for_logic_S_INVNOT : STD_LOGIC; 
  signal clk1_for_logic_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_113 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_114 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_115 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_116 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_117 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_118 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_119 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_120 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N617 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_121 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N616 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_122 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_123 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_124 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N615 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_125 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N614 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_126 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_col_addr_0_DXMUX_127 : STD_LOGIC; 
  signal system_controller_inst_col_addr_0_F5MUX_128 : STD_LOGIC; 
  signal system_controller_inst_N490 : STD_LOGIC; 
  signal system_controller_inst_col_addr_0_BXINV_129 : STD_LOGIC; 
  signal system_controller_inst_N489 : STD_LOGIC; 
  signal system_controller_inst_col_addr_0_CLKINV_130 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_131 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_132 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N57 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_133 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_134 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_135 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT : STD_LOGIC; 
  signal led_o_0_OBUF_DXMUX_136 : STD_LOGIC; 
  signal led_o_0_OBUF_F5MUX_137 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N55 : STD_LOGIC; 
  signal led_o_0_OBUF_BXINV_138 : STD_LOGIC; 
  signal led_o_0_OBUF_G : STD_LOGIC; 
  signal led_o_0_OBUF_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_139 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_140 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_141 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_142 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N58 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_143 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_144 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_DXMUX_145 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_F5MUX_146 : STD_LOGIC; 
  signal system_controller_inst_N492 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_BXINV_147 : STD_LOGIC; 
  signal system_controller_inst_N491 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_CLKINV_148 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_reset_F5MUX_149 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N53 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_reset_BXINV_150 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_151 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N69_F5MUX_152 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N619 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N69_BXINV_153 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N618 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_154 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_155 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_156 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_157 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_158 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_159 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_160 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_161 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_162 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_163 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_164 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_165 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_166 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_167 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_168 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_169 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_170 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F5MUX_171 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_BXINV_172 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_173 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_174 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_175 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_176 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_177 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_178 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_179 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N621 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_181 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N620 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_182 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_183 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_184 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N840 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_185 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_186 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_187 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_188 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_189 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_190 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_192 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_DYMUX_193 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_SRFFMUX_194 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CLKINV_195 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CEINV_196 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_DYMUX_197 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_SRFFMUX_198 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CLKINV_199 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CEINV_200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_201 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_203 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_204 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_205 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_206 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_207 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_DYMUX_208 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_11_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_CLKINV_209 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_DYMUX_210 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_SRFFMUX_211 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CEINV_212 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DYMUX_213 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_214 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_216 : STD_LOGIC; 
  signal user_output_data_10_DYMUX_217 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1 : STD_LOGIC; 
  signal user_output_data_10_SRFFMUX_218 : STD_LOGIC; 
  signal user_output_data_10_CLKINV_219 : STD_LOGIC; 
  signal user_output_data_10_CEINV_220 : STD_LOGIC; 
  signal user_output_data_20_DYMUX_221 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1 : STD_LOGIC; 
  signal user_output_data_20_SRFFMUX_222 : STD_LOGIC; 
  signal user_output_data_20_CLKINV_223 : STD_LOGIC; 
  signal user_output_data_20_CEINV_224 : STD_LOGIC; 
  signal user_output_data_12_DYMUX_225 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1 : STD_LOGIC; 
  signal user_output_data_12_SRFFMUX_226 : STD_LOGIC; 
  signal user_output_data_12_CLKINV_227 : STD_LOGIC; 
  signal user_output_data_12_CEINV_228 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_229 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_230 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT : STD_LOGIC; 
  signal user_output_data_21_DYMUX_231 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1 : STD_LOGIC; 
  signal user_output_data_21_SRFFMUX_232 : STD_LOGIC; 
  signal user_output_data_21_CLKINV_233 : STD_LOGIC; 
  signal user_output_data_21_CEINV_234 : STD_LOGIC; 
  signal user_output_data_30_DYMUX_235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1 : STD_LOGIC; 
  signal user_output_data_30_SRFFMUX_236 : STD_LOGIC; 
  signal user_output_data_30_CLKINV_237 : STD_LOGIC; 
  signal user_output_data_30_CEINV_238 : STD_LOGIC; 
  signal user_output_data_22_DYMUX_239 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1 : STD_LOGIC; 
  signal user_output_data_22_SRFFMUX_240 : STD_LOGIC; 
  signal user_output_data_22_CLKINV_241 : STD_LOGIC; 
  signal user_output_data_22_CEINV_242 : STD_LOGIC; 
  signal user_output_data_23_DYMUX_243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1 : STD_LOGIC; 
  signal user_output_data_23_SRFFMUX_244 : STD_LOGIC; 
  signal user_output_data_23_CLKINV_245 : STD_LOGIC; 
  signal user_output_data_23_CEINV_246 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_249 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal user_output_data_24_DYMUX_250 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1 : STD_LOGIC; 
  signal user_output_data_24_SRFFMUX_251 : STD_LOGIC; 
  signal user_output_data_24_CLKINV_252 : STD_LOGIC; 
  signal user_output_data_24_CEINV_253 : STD_LOGIC; 
  signal user_output_data_16_DYMUX_254 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1 : STD_LOGIC; 
  signal user_output_data_16_SRFFMUX_255 : STD_LOGIC; 
  signal user_output_data_16_CLKINV_256 : STD_LOGIC; 
  signal user_output_data_16_CEINV_257 : STD_LOGIC; 
  signal user_output_data_25_DYMUX_258 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1 : STD_LOGIC; 
  signal user_output_data_25_SRFFMUX_259 : STD_LOGIC; 
  signal user_output_data_25_CLKINV_260 : STD_LOGIC; 
  signal user_output_data_25_CEINV_261 : STD_LOGIC; 
  signal user_output_data_17_DYMUX_262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1 : STD_LOGIC; 
  signal user_output_data_17_SRFFMUX_263 : STD_LOGIC; 
  signal user_output_data_17_CLKINV_264 : STD_LOGIC; 
  signal user_output_data_17_CEINV_265 : STD_LOGIC; 
  signal user_output_data_26_DYMUX_266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1 : STD_LOGIC; 
  signal user_output_data_26_SRFFMUX_267 : STD_LOGIC; 
  signal user_output_data_26_CLKINV_268 : STD_LOGIC; 
  signal user_output_data_26_CEINV_269 : STD_LOGIC; 
  signal user_output_data_18_DYMUX_270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1 : STD_LOGIC; 
  signal user_output_data_18_SRFFMUX_271 : STD_LOGIC; 
  signal user_output_data_18_CLKINV_272 : STD_LOGIC; 
  signal user_output_data_18_CEINV_273 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_DYMUX_274 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_SRFFMUX_275 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal user_output_data_19_DYMUX_276 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1 : STD_LOGIC; 
  signal user_output_data_19_SRFFMUX_277 : STD_LOGIC; 
  signal user_output_data_19_CLKINV_278 : STD_LOGIC; 
  signal user_output_data_19_CEINV_279 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_280 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_281 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_DYMUX_282 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_SRFFMUX_283 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_284 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_285 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_DYMUX_286 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_SRFFMUX_287 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_288 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_289 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_290 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_291 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_292 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_293 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_294 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_2_DYMUX_295 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_2_DIG_MUX_296 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_2_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_297 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_298 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_4_DYMUX_299 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_4_DIG_MUX_300 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_4_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_301 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_302 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_303 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_304 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_305 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_306 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_307 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_308 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_9_DYMUX_309 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_9_DIG_MUX_310 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_9_WSG : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_DYMUX_311 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_CLKINV_312 : STD_LOGIC; 
  signal system_controller_inst_loop_count_7_DYMUX_313 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_7_CLKINV_314 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_DYMUX_315 : STD_LOGIC; 
  signal system_controller_inst_next_reg3_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_CLKINV_316 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable_DYMUX_317 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX_318 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_319 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_320 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_321 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DYMUX_322 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_323 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_324 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_325 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_DYMUX_326 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_SRFFMUX_327 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_CLKINV_328 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_329 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_330 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_331 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_332 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_333 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_334 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_DYMUX_335 : STD_LOGIC; 
  signal system_controller_inst_next_burst_done_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_CLKINV_336 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_337 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_338 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_339 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_1_DYMUX_340 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_1_DIG_MUX_341 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV_342 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_343 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_344 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_345 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_3_DYMUX_346 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_3_DIG_MUX_347 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV_348 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_3_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_349 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_350 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_351 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_5_DYMUX_352 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_5_DIG_MUX_353 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV_354 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_5_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_355 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_356 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_357 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_358 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_359 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_360 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_361 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_362 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DYMUX_363 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DIG_MUX_364 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV_365 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_366 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_367 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_368 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_369 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_370 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_371 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_372 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_373 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_374 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DYMUX_375 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DIG_MUX_376 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV_377 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_378 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_379 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_380 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DYMUX_381 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DIG_MUX_382 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV_383 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_384 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_386 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_DYMUX_387 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_SRFFMUX_388 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DYMUX_389 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_390 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_391 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_392 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_393 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_394 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_DYMUX_395 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_SRFFMUX_396 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_397 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_398 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DXMUX_399 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DYMUX_400 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX_401 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_402 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_403 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_404 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DYMUX_405 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_406 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_407 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_408 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_409 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_410 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_411 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_412 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_413 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_414 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_415 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal led_o_1_OBUF_DYMUX_416 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1 : STD_LOGIC; 
  signal led_o_1_OBUF_SRFFMUX_417 : STD_LOGIC; 
  signal led_o_1_OBUF_CLKINV_418 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_9_DYMUX_419 : STD_LOGIC; 
  signal system_controller_inst_next_addr_9_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_9_CLKINV_420 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_421 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_422 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_424 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_DYMUX_425 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_CLKINV_426 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_DYMUX_427 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_CLKINV_428 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_DYMUX_429 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_CLKINV_430 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_DYMUX_431 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_CLKINV_432 : STD_LOGIC; 
  signal system_controller_inst_col_addr_6_DYMUX_433 : STD_LOGIC; 
  signal system_controller_inst_n0053_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_6_CLKINV_434 : STD_LOGIC; 
  signal system_controller_inst_col_addr_7_DYMUX_435 : STD_LOGIC; 
  signal system_controller_inst_n0053_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_7_CLKINV_436 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_DYMUX_437 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_SRFFMUX_438 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_439 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_440 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_DYMUX_443 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_SRFFMUX_444 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CLKINV_445 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CEINV_446 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_447 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_448 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_449 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_450 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_DYMUX_451 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_SRFFMUX_452 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_CEINV_453 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_454 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_455 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_456 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_457 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_DYMUX_458 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_SRFFMUX_459 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CLKINV_460 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CEINV_461 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_462 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_463 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_464 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_465 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_466 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_467 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_468 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_469 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_470 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_471 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_472 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_473 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DYMUX_474 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX_475 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV_476 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV_477 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DYMUX_478 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX_479 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV_480 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV_481 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_482 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_483 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_484 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_485 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_486 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_487 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_488 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_489 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_DYMUX_490 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_SRFFMUX_491 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_CLKINV_492 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_CEINV_493 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_DYMUX_494 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_SRFFMUX_495 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CLKINV_496 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CEINV_497 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_DYMUX_498 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_SRFFMUX_499 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_CLKINV_500 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_CEINV_501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DYMUX_502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX_503 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV_504 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV_505 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_506 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_508 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DYMUX_509 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DIG_MUX_510 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV_511 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DYMUX_512 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DIG_MUX_513 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV_514 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DYMUX_515 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DIG_MUX_516 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV_517 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_518 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_519 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_520 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DYMUX_521 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DIG_MUX_522 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV_523 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_524 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_525 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_526 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_527 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_528 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_529 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DYMUX_530 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DIG_MUX_531 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV_532 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_533 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_534 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_535 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DYMUX_536 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DIG_MUX_537 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV_538 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_539 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_540 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_541 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DYMUX_542 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIG_MUX_543 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_544 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DYMUX_545 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DIG_MUX_546 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV_547 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_548 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_549 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_550 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_551 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_552 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_553 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DYMUX_554 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DIG_MUX_555 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV_556 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DYMUX_557 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DIG_MUX_558 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV_559 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DYMUX_560 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DIG_MUX_561 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV_562 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_563 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_564 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_565 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_566 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_DYMUX_567 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_SRFFMUX_568 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CLKINV_569 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CEINV_570 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_571 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_572 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_573 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_574 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_575 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_576 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N472 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_577 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_578 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_579 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_580 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_581 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_582 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_583 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_584 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_585 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_586 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DYMUX_587 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV_588 : STD_LOGIC; 
  signal system_controller_inst_N30 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_589 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_590 : STD_LOGIC; 
  signal user_command_register_2_DYMUX_591 : STD_LOGIC; 
  signal user_command_register_2_CLKINV_592 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_DYMUX_593 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_CLKINV_594 : STD_LOGIC; 
  signal user_command_register_1_DYMUX_595 : STD_LOGIC; 
  signal user_command_register_1_CLKINV_596 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_597 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_598 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1203 : STD_LOGIC; 
  signal system_controller_inst_loop_count_4_DXMUX_599 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N101_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_4_CLKINV_600 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_601 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_602 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_603 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_604 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_In27_2_605 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_1_map1507 : STD_LOGIC; 
  signal system_controller_inst_N11_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N400 : STD_LOGIC; 
  signal system_controller_inst_N456_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_606 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_607 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_608 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_609 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_610 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_611 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1525 : STD_LOGIC; 
  signal system_controller_inst_N34_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N442 : STD_LOGIC; 
  signal system_controller_inst_N19_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N606_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_612 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_613 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_614 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_615 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_DYMUX_616 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_SRFFMUX_617 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_618 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_619 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_620 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_621 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_DXMUX_622 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_CLKINV_623 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_DYMUX_624 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_CLKINV_625 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_DYMUX_626 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_CLKINV_627 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_628 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_629 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_630 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_DYMUX_631 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_CLKINV_632 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_633 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1065_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_634 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_635 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_636 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_DYMUX_637 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_CLKINV_638 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_639 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_640 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_641 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_642 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_643 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_644 : STD_LOGIC; 
  signal system_controller_inst_N94 : STD_LOGIC; 
  signal init_val_DXMUX_645 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N49_pack_1 : STD_LOGIC; 
  signal init_val_SRFFMUX_646 : STD_LOGIC; 
  signal init_val_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N95 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_647 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_648 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_649 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_650 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_651 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0020 : STD_LOGIC; 
  signal user_input_data_11_DYMUX_652 : STD_LOGIC; 
  signal user_input_data_11_CLKINV_653 : STD_LOGIC; 
  signal user_input_data_11_CEINV_654 : STD_LOGIC; 
  signal user_input_data_12_DYMUX_655 : STD_LOGIC; 
  signal user_input_data_12_CLKINV_656 : STD_LOGIC; 
  signal user_input_data_12_CEINV_657 : STD_LOGIC; 
  signal user_input_data_21_DYMUX_658 : STD_LOGIC; 
  signal user_input_data_21_CLKINV_659 : STD_LOGIC; 
  signal user_input_data_21_CEINV_660 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0013 : STD_LOGIC; 
  signal user_input_data_22_DYMUX_661 : STD_LOGIC; 
  signal user_input_data_22_CLKINV_662 : STD_LOGIC; 
  signal user_input_data_22_CEINV_663 : STD_LOGIC; 
  signal user_input_data_31_DYMUX_664 : STD_LOGIC; 
  signal user_input_data_31_CLKINV_665 : STD_LOGIC; 
  signal user_input_data_31_CEINV_666 : STD_LOGIC; 
  signal user_input_data_23_DYMUX_667 : STD_LOGIC; 
  signal user_input_data_23_CLKINV_668 : STD_LOGIC; 
  signal user_input_data_23_CEINV_669 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0016 : STD_LOGIC; 
  signal user_input_data_27_DYMUX_670 : STD_LOGIC; 
  signal user_input_data_27_CLKINV_671 : STD_LOGIC; 
  signal user_input_data_27_CEINV_672 : STD_LOGIC; 
  signal user_input_data_19_DYMUX_673 : STD_LOGIC; 
  signal user_input_data_19_CLKINV_674 : STD_LOGIC; 
  signal user_input_data_19_CEINV_675 : STD_LOGIC; 
  signal user_input_data_28_DYMUX_676 : STD_LOGIC; 
  signal user_input_data_28_CLKINV_677 : STD_LOGIC; 
  signal user_input_data_28_CEINV_678 : STD_LOGIC; 
  signal user_input_data_29_DYMUX_679 : STD_LOGIC; 
  signal user_input_data_29_CLKINV_680 : STD_LOGIC; 
  signal user_input_data_29_CEINV_681 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_682 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_683 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_684 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_DYMUX_685 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_SRFFMUX_686 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_687 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_688 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0283_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DYMUX_689 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX_690 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_691 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_692 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_DYMUX_693 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_SRFFMUX_694 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_CLKINV_695 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_696 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_697 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_698 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_DYMUX_699 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_SRFFMUX_700 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_CLKINV_701 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_CEINV_702 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_703 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In27_2_704 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_705 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_706 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_707 : STD_LOGIC; 
  signal system_controller_inst_N450 : STD_LOGIC; 
  signal system_controller_inst_N22_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_708 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_709 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_710 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_711 : STD_LOGIC; 
  signal system_controller_inst_N352 : STD_LOGIC; 
  signal system_controller_inst_N32_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N35 : STD_LOGIC; 
  signal system_controller_inst_N41_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N43 : STD_LOGIC; 
  signal system_controller_inst_N42_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_712 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_713 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_714 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_715 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1510 : STD_LOGIC; 
  signal system_controller_inst_N38_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_716 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_717 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_718 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_719 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_720 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_721 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N281_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_722 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_723 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DXMUX_724 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_725 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_726 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_727 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_728 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_1_729 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_730 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_731 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_732 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_733 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_734 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_735 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_736 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_737 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_738 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_739 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_740 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_741 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N558 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_742 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_743 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_744 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_745 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_746 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_747 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_748 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_749 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_750 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_751 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_DYMUX_752 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_CLKINV_753 : STD_LOGIC; 
  signal system_controller_inst_N474 : STD_LOGIC; 
  signal system_controller_inst_col_addr_1_DXMUX_754 : STD_LOGIC; 
  signal system_controller_inst_n0053_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N393_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_1_CLKINV_755 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_756 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_757 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_758 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_DYMUX_759 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_CLKINV_760 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_DYMUX_761 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_SRFFMUX_762 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_CLKINV_763 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_DYMUX_764 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_CLKINV_765 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_DYMUX_766 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_CLKINV_767 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_DYMUX_768 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_CLKINV_769 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_DYMUX_770 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_CLKINV_771 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_772 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_773 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_DYMUX_774 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_CLKINV_775 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N339 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N01_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_DYMUX_776 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_CLKINV_777 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_DYMUX_778 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_SRFFMUX_779 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N598 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_DYMUX_780 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_SRFFMUX_781 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N155 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_DYMUX_782 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_SRFFMUX_783 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N604_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N20 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_784 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_785 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N501 : STD_LOGIC; 
  signal system_controller_inst_col_addr_2_DXMUX_786 : STD_LOGIC; 
  signal system_controller_inst_n0053_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N397_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_2_CLKINV_787 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_DYMUX_788 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_SRFFMUX_789 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_CLKINV_790 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_CEINV_791 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_DXMUX_792 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In_map1108_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_CLKINV_793 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_DYMUX_794 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_SRFFMUX_795 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_CLKINV_796 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_CEINV_797 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_798 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_799 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_2_DYMUX_800 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_2_SRFFMUX_801 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_2_CLKINV_802 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_2_CEINV_803 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_3_DYMUX_804 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_3_SRFFMUX_805 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_3_CLKINV_806 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_3_CEINV_807 : STD_LOGIC; 
  signal system_controller_inst_N459 : STD_LOGIC; 
  signal system_controller_inst_n00381_SW0_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_4_DYMUX_808 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_4_SRFFMUX_809 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_4_CLKINV_810 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_4_CEINV_811 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_812 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_813 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N72 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1668 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_814 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_815 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_816 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_817 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_818 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_819 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DXMUX_820 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N59_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_821 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_822 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map1227_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_823 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N54 : STD_LOGIC; 
  signal system_controller_inst_col_addr_4_DXMUX_824 : STD_LOGIC; 
  signal system_controller_inst_n0053_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N395_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_4_CLKINV_825 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_DXMUX_826 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N301_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_CLKINV_827 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_DYMUX_828 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_SRFFMUX_829 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_CLKINV_830 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_831 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N602_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_832 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_DYMUX_833 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_SRFFMUX_834 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_835 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_836 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_DYMUX_837 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_SRFFMUX_838 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N600 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_839 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_840 : STD_LOGIC; 
  signal burst_done_DYMUX_841 : STD_LOGIC; 
  signal burst_done_CLKINV_842 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DXMUX_843 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_844 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_845 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_DYMUX_846 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_SRFFMUX_847 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_DYMUX_848 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_SRFFMUX_849 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N18_map1700 : STD_LOGIC; 
  signal system_controller_inst_col_addr_3_DXMUX_850 : STD_LOGIC; 
  signal system_controller_inst_n0053_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N18_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_3_CLKINV_851 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_852 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_853 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_DYMUX_854 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_CLKINV_855 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_856 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_857 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_DYMUX_858 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_SRFFMUX_859 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_860 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_861 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_862 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_863 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_864 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_DYMUX_865 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_CLKINV_866 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_DYMUX_867 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_CLKINV_868 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1035 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_DYMUX_869 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_CLKINV_870 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_871 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_872 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_DYMUX_873 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_CLKINV_874 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_875 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_876 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n02951_2_877 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1551 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N596_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_DXMUX_878 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_1_map1490_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_CLKINV_879 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1522 : STD_LOGIC; 
  signal system_controller_inst_N18_map1695 : STD_LOGIC; 
  signal system_controller_inst_Ker34_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_DXMUX_880 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1529_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_CLKINV_881 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_1_map1502 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_882 : STD_LOGIC; 
  signal auto_ref_req_DXMUX_883 : STD_LOGIC; 
  signal auto_ref_req_REVUSED_884 : STD_LOGIC; 
  signal auto_ref_req_SRFFMUX_885 : STD_LOGIC; 
  signal auto_ref_req_CLKINVNOT : STD_LOGIC; 
  signal auto_ref_req_CEINV_886 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1530 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_887 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_888 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_889 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_890 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_891 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_892 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_893 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_894 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N468 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_895 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_896 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_897 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_898 : STD_LOGIC; 
  signal system_controller_inst_N121 : STD_LOGIC; 
  signal system_controller_inst_Ker121_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_n0004 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_899 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_900 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_901 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1550 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_902 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_903 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_904 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0282_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1556 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0381_905 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DXMUX_906 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_907 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_908 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_web_cntrl : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_909 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1642 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1632_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1640 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1645 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_910 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_911 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_912 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_913 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_914 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_915 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DYMUX_916 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX_917 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DYMUX_918 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX_919 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_DYMUX_920 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_SRFFMUX_921 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_922 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_923 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_924 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_925 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_926 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_927 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_DYMUX_928 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_SRFFMUX_929 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N6 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_DYMUX_930 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_SRFFMUX_931 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_932 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_933 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_934 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_DYMUX_935 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_SRFFMUX_936 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_CLKINV_937 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DXMUX_938 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_939 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_940 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_calib_DYMUX_941 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_calib_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_942 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_943 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N300 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N612 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_DYMUX_944 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_SRFFMUX_945 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DXMUX_946 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_947 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_948 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_949 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_col_addr_5_DXMUX_950 : STD_LOGIC; 
  signal system_controller_inst_n0053_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_5_CLKINV_951 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_DXMUX_952 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_CLKINV_953 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_divRst : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_DYMUX_954 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_SRFFMUX_955 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DYMUX_956 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX_957 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_DYMUX_958 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_SRFFMUX_959 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_960 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_961 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_962 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_963 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_964 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_965 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_966 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_967 : STD_LOGIC; 
  signal user_input_address_2_DYMUX_968 : STD_LOGIC; 
  signal user_input_address_2_CLKINV_969 : STD_LOGIC; 
  signal user_input_address_3_DYMUX_970 : STD_LOGIC; 
  signal user_input_address_3_CLKINV_971 : STD_LOGIC; 
  signal user_input_address_6_DYMUX_972 : STD_LOGIC; 
  signal user_input_address_6_CLKINV_973 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_974 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_975 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_976 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_977 : STD_LOGIC; 
  signal user_input_address_7_DYMUX_978 : STD_LOGIC; 
  signal user_input_address_7_CLKINV_979 : STD_LOGIC; 
  signal user_input_address_8_DYMUX_980 : STD_LOGIC; 
  signal user_input_address_8_CLKINV_981 : STD_LOGIC; 
  signal user_input_address_9_DYMUX_982 : STD_LOGIC; 
  signal user_input_address_9_CLKINV_983 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_984 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_985 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_986 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_987 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_988 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_989 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1313 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N610 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_990 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_991 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77 : STD_LOGIC; 
  signal system_controller_inst_N12 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_DXMUX_992 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_SRFFMUX_993 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_CLKINV_994 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_995 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_996 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_n0011 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081_997 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1624 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_998 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_999 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_1000 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_1001 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_1002 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_1003 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_1004 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_1005 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_1006 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N454 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_1007 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_1008 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_1009 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_1010 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_1011 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_1012 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_1013 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_1014 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_1015 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_1016 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1563 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0250_1017 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N317_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hexClk : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_1018 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_1019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_1020 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_1021 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1022 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1023 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1024 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DYMUX_1025 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX_1026 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV_1027 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV_1028 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_DYMUX_1029 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_SRFFMUX_1030 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CLKINV_1031 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CEINV_1032 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_DYMUX_1033 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_SRFFMUX_1034 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1035 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1036 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_DYMUX_1037 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_SRFFMUX_1038 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_DYMUX_1039 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_SRFFMUX_1040 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CLKINV_1041 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CEINV_1042 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_DYMUX_1043 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_SRFFMUX_1044 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_1045 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_1046 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_1047 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_1048 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_DYMUX_1049 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_SRFFMUX_1050 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_TP_port_0_DYMUX_1051 : STD_LOGIC; 
  signal system_controller_inst_TP_port_0_CLKINV_1052 : STD_LOGIC; 
  signal system_controller_inst_TP_port_0_CEINV_1053 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0245_1054 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N319_pack_1 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_DYMUX_1055 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_CLKINV_1056 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_CEINV_1057 : STD_LOGIC; 
  signal system_controller_inst_TP_port_3_DYMUX_1058 : STD_LOGIC; 
  signal system_controller_inst_TP_port_3_CLKINV_1059 : STD_LOGIC; 
  signal system_controller_inst_TP_port_3_CEINV_1060 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_1061 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_1062 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_1063 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_1064 : STD_LOGIC; 
  signal system_controller_inst_TP_port_20_DYMUX_1065 : STD_LOGIC; 
  signal system_controller_inst_TP_port_20_CLKINV_1066 : STD_LOGIC; 
  signal system_controller_inst_TP_port_20_CEINV_1067 : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_DYMUX_1068 : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_CLKINV_1069 : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_CEINV_1070 : STD_LOGIC; 
  signal system_controller_inst_TP_port_21_DYMUX_1071 : STD_LOGIC; 
  signal system_controller_inst_TP_port_21_CLKINV_1072 : STD_LOGIC; 
  signal system_controller_inst_TP_port_21_CEINV_1073 : STD_LOGIC; 
  signal system_controller_inst_TP_port_13_DYMUX_1074 : STD_LOGIC; 
  signal system_controller_inst_TP_port_13_CLKINV_1075 : STD_LOGIC; 
  signal system_controller_inst_TP_port_13_CEINV_1076 : STD_LOGIC; 
  signal system_controller_inst_TP_port_5_DYMUX_1077 : STD_LOGIC; 
  signal system_controller_inst_TP_port_5_CLKINV_1078 : STD_LOGIC; 
  signal system_controller_inst_TP_port_5_CEINV_1079 : STD_LOGIC; 
  signal system_controller_inst_TP_port_14_DYMUX_1080 : STD_LOGIC; 
  signal system_controller_inst_TP_port_14_CLKINV_1081 : STD_LOGIC; 
  signal system_controller_inst_TP_port_14_CEINV_1082 : STD_LOGIC; 
  signal system_controller_inst_TP_port_15_DYMUX_1083 : STD_LOGIC; 
  signal system_controller_inst_TP_port_15_CLKINV_1084 : STD_LOGIC; 
  signal system_controller_inst_TP_port_15_CEINV_1085 : STD_LOGIC; 
  signal system_controller_inst_TP_port_16_DYMUX_1086 : STD_LOGIC; 
  signal system_controller_inst_TP_port_16_CLKINV_1087 : STD_LOGIC; 
  signal system_controller_inst_TP_port_16_CEINV_1088 : STD_LOGIC; 
  signal system_controller_inst_TP_port_17_DYMUX_1089 : STD_LOGIC; 
  signal system_controller_inst_TP_port_17_CLKINV_1090 : STD_LOGIC; 
  signal system_controller_inst_TP_port_17_CEINV_1091 : STD_LOGIC; 
  signal system_controller_inst_TP_port_9_DYMUX_1092 : STD_LOGIC; 
  signal system_controller_inst_TP_port_9_CLKINV_1093 : STD_LOGIC; 
  signal system_controller_inst_TP_port_9_CEINV_1094 : STD_LOGIC; 
  signal system_controller_inst_TP_port_18_DYMUX_1095 : STD_LOGIC; 
  signal system_controller_inst_TP_port_18_CLKINV_1096 : STD_LOGIC; 
  signal system_controller_inst_TP_port_18_CEINV_1097 : STD_LOGIC; 
  signal system_controller_inst_TP_port_19_DYMUX_1098 : STD_LOGIC; 
  signal system_controller_inst_TP_port_19_CLKINV_1099 : STD_LOGIC; 
  signal system_controller_inst_TP_port_19_CEINV_1100 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1664 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1655_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_1101 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N56_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_1102 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1103 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1104 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1105 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1106 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_1107 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1108 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1109 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1663 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_1110 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1666_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_1111 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N174 : STD_LOGIC; 
  signal system_controller_inst_n0038 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_DYMUX_1112 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_SRFFMUX_1113 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CLKINV_1114 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CEINV_1115 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1519 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_map1513_pack_1 : STD_LOGIC; 
  signal user_config_register1_1_DYMUX_1116 : STD_LOGIC; 
  signal user_config_register1_1_CLKINV_1117 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_1118 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_1119 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_1120 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_1121 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_1122 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_1123 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_1124 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_1125 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_1126 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_1127 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_1128 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_1129 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_1130 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_1131 : STD_LOGIC; 
  signal user_config_register2_9_DYMUX_1132 : STD_LOGIC; 
  signal user_config_register2_9_CLKINV_1133 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1134 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N239_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1135 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1136 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1137 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1138 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1139 : STD_LOGIC; 
  signal user_config_register2_2_DYMUX_1140 : STD_LOGIC; 
  signal user_config_register2_2_CLKINV_1141 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DYMUX_1142 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX_1143 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV_1144 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV_1145 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_1146 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_1147 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_1148 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_1149 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_DYMUX_1150 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_SRFFMUX_1151 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_CLKINV_1152 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1153 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N179_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1154 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1155 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1156 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1157 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1158 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_1159 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_1160 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_1161 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_1162 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1163 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1164 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1165 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1166 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DXMUX_1167 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_1168 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_1169 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1325_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DXMUX_1170 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_1171 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_n0003_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_1172 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_1173 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DXMUX_1174 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_1175 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_n0003_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_1176 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DXMUX_1177 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_1178 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_n0003_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_1179 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_1180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DXMUX_1181 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_1182 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_1183 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DXMUX_1184 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_1185 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX_1186 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_1187 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DXMUX_1188 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_1189 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX_1190 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_1191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_1192 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_1193 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_1194 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_1195 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_1196 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DXMUX_1197 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_1198 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX_1199 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_1200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_1201 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_1202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_1203 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_1204 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_1205 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DXMUX_1206 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DYMUX_1207 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX_1208 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV_1209 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_1210 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_1211 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_1212 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_1213 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_1214 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DXMUX_1215 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_1216 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX_1217 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_1218 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_1219 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DXMUX_1220 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_1221 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX_1222 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_1223 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DXMUX_1224 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_1225 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX_1226 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_1227 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DXMUX_1228 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_1229 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX_1230 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_1231 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_1232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DXMUX_1233 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_1234 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX_1235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_1236 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_1237 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DXMUX_1238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_1239 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX_1240 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_1241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DXMUX_1242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_1243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX_1244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_1245 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DXMUX_1246 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_1247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX_1248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_1249 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DXMUX_1250 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DYMUX_1251 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX_1252 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV_1253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DXMUX_1254 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_1255 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_1256 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DXMUX_1257 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_1258 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_n0003_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_1259 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DXMUX_1260 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_1261 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DXMUX_1262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_1263 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DXMUX_1264 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_1265 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_1266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_DXMUX_1267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DXMUX_1268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DXMUX_1269 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_1270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_1271 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DXMUX_1272 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_1273 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_1274 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DXMUX_1275 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_1276 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DXMUX_1277 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_1278 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_1279 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_1280 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_1281 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_1282 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_1283 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_1284 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_1285 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_1286 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_1287 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_1288 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_1289 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_1290 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_1291 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_1292 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_1293 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1294 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_1295 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_1296 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1297 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_1298 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_1299 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_1300 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_1301 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_1302 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_1303 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_1304 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_1305 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_1306 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_1307 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_1308 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_1309 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1310 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_1311 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_1312 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1313 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_1314 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_1315 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_1316 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_1317 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_1318 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_1319 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_1320 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_1321 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_1322 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_1323 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_1324 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_1325 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_1326 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_1327 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_1328 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_1329 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_1330 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_1331 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_1332 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_1333 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_1334 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_1335 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Result_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_1336 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_1337 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_1338 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_1339 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_1340 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_1341 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_1342 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_1343 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_1344 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_1345 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_1346 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_1347 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_1348 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1349 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_1350 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_1351 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_1352 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_1353 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_1354 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1355 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_1356 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_1357 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_1358 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_1359 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_1360 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_1361 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_1362 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_1363 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_1364 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1365 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_1366 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_1367 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_1368 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_1369 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_1370 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1371 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_1372 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_1373 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_1374 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_1375 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DXMUX_1376 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_1377 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX_1378 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_1379 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_1380 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DXMUX_1381 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_1382 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX_1383 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_1384 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_1385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DXMUX_1386 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_1387 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX_1388 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_1389 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DXMUX_1390 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_1391 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX_1392 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_1393 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DXMUX_1394 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_1395 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX_1396 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_1397 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DXMUX_1398 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_1399 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX_1400 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_1401 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_1402 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_1403 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_1404 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_1405 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_1406 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_1407 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_1408 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_1409 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_1410 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_1411 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1412 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_1413 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_1414 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_1415 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_1416 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_1417 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1418 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_1419 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_1420 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_1421 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_1422 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_1424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_1425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_1426 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_1427 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_1428 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1429 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_1430 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_1431 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_1432 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_1433 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1434 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_1435 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_1436 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_1437 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_1438 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_1439 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1440 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_1441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_1442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_1443 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_1444 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1445 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_1446 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_1447 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_1448 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_1449 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_1450 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1451 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_1452 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_1453 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_1454 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_1455 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_1456 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_1457 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_1458 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_1459 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_1460 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_1461 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_1462 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_1463 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1464 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_1465 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_1466 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_1467 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_1468 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_1469 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1470 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_1471 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_1472 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_1473 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_1474 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_1475 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_1476 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_1477 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_1478 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_1479 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1480 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_1481 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_1482 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_1483 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_1484 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_1485 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1486 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_1487 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_1488 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_1489 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_1490 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_1491 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_1492 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_1493 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_1494 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_1495 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1496 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_1497 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_1498 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_1499 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_1500 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_1501 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1502 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_1503 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_1504 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_1505 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_1506 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_1507 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_1508 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_1509 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_1510 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_1511 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1512 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_1513 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_1514 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_1515 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_1516 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_1517 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1518 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_1519 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_1520 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_1521 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_1522 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_1523 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_1524 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_1525 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_1526 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_1527 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_1528 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_1529 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_1530 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_1531 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_1532 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_1533 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_1534 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_1535 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_1536 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_1537 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_1538 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_1539 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_1540 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_1541 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_1542 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_1543 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_1544 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_1545 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_1546 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_1547 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1548 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_1549 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_1550 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1551 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_1552 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_1553 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_1554 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_1555 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_1556 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_1557 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_1558 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_1559 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_1560 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_1561 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_1562 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_1563 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1564 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_1565 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_1566 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1567 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_1568 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_1569 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_1570 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_1571 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_1572 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_1573 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_1574 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_1575 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_1576 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_1577 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_1578 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_1579 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_1580 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_1581 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_1582 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_1583 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_1584 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_1585 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_1586 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N166 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_1587 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_1588 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_1589 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N167 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_1590 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_1591 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_1592 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_1593 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_1594 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_1595 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_1596 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_1597 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_1598 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_1599 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_1600 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_1601 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_1602 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_1603 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_1604 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1605 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1606 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1607 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1608 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1609 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1610 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1611 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1612 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1613 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1614 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1615 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1616 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1617 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1618 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1619 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1620 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1621 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1622 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1623 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1624 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1625 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1626 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1627 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1628 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1629 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1630 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1631 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1632 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1633 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1634 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1635 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIF_MUX_1636 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIG_MUX_1637 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV_1638 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV_1639 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIF_MUX_1640 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIG_MUX_1641 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV_1642 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV_1643 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1644 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1645 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1646 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1647 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1648 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1649 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1650 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1651 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1652 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1653 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1654 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1655 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1656 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1657 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1658 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1659 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1660 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1661 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1662 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1663 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1664 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1665 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1666 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1667 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1668 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1669 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1670 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1671 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1672 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1673 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1674 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1675 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1676 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1677 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1678 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1679 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1680 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1681 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1682 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1683 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1684 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1685 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1686 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1687 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1688 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1689 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1690 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1691 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1692 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1693 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1694 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1695 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1696 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1697 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1698 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1699 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIF_MUX_1700 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIG_MUX_1701 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV_1702 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV_1703 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIF_MUX_1704 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIG_MUX_1705 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV_1706 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV_1707 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1708 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1709 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1710 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1711 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1712 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1713 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1714 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1715 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1716 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1717 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1718 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1719 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1720 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1721 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1722 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1723 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1724 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1725 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1726 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1727 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1728 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1729 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1730 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1731 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1732 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1733 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1734 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1735 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1736 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1737 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1738 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1739 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1740 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1741 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1742 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1743 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1744 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1745 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1746 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1747 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1748 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1749 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1750 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1751 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1752 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1753 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1754 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1755 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1756 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1757 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1758 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1759 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1760 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1761 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1762 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1763 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1764 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1765 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1766 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1767 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1768 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1769 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1770 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1771 : STD_LOGIC; 
  signal ddr2_dqs_n_1_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_n_1_T : STD_LOGIC; 
  signal ddr2_address_7_O : STD_LOGIC; 
  signal ddr2_address_7_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_7_OUTPUT_OFF_O1INV_1772 : STD_LOGIC; 
  signal ddr2_address_8_O : STD_LOGIC; 
  signal ddr2_address_8_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_8_OUTPUT_OFF_O1INV_1773 : STD_LOGIC; 
  signal ddr2_address_9_O : STD_LOGIC; 
  signal ddr2_address_9_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_9_OUTPUT_OFF_O1INV_1774 : STD_LOGIC; 
  signal ddr2_cke_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_cke_O : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q : STD_LOGIC; 
  signal ddr2_cke_OUTPUT_OFF_O1INVNOT : STD_LOGIC; 
  signal ddr2_csb_O : STD_LOGIC; 
  signal ddr2_ODT0_O : STD_LOGIC; 
  signal ddr2_web_O : STD_LOGIC; 
  signal ddr2_web_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q : STD_LOGIC; 
  signal ddr2_web_OUTPUT_OFF_O1INV_1775 : STD_LOGIC; 
  signal ddr2_dq_10_T : STD_LOGIC; 
  signal ddr2_dq_10_INBUF : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OTCLK2INV_1776 : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_11_T : STD_LOGIC; 
  signal ddr2_dq_11_INBUF : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OTCLK2INV_1777 : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_0_T : STD_LOGIC; 
  signal ddr2_dq_0_INBUF : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OTCLK2INV_1778 : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_0_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_0_T : STD_LOGIC; 
  signal ddr2_dqs_0_INBUF : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OTCLK2INV_1779 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1 : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_TFF_T2INV_1780 : STD_LOGIC; 
  signal led_o_0_O : STD_LOGIC; 
  signal led_o_1_O : STD_LOGIC; 
  signal led_o_2_O : STD_LOGIC; 
  signal pc_data_o_0_O : STD_LOGIC; 
  signal pc_data_o_1_O : STD_LOGIC; 
  signal pc_data_o_2_O : STD_LOGIC; 
  signal pc_data_o_3_O : STD_LOGIC; 
  signal ddr2_address_0_O : STD_LOGIC; 
  signal pc_data_o_4_O : STD_LOGIC; 
  signal ddr2_address_1_O : STD_LOGIC; 
  signal ddr2_address_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_1_OUTPUT_OFF_O1INV_1781 : STD_LOGIC; 
  signal pc_data_o_5_O : STD_LOGIC; 
  signal ddr2_address_2_O : STD_LOGIC; 
  signal ddr2_address_2_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_2_OUTPUT_OFF_O1INV_1782 : STD_LOGIC; 
  signal pc_data_o_6_O : STD_LOGIC; 
  signal ddr2_address_3_O : STD_LOGIC; 
  signal ddr2_address_3_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_3_OUTPUT_OFF_O1INV_1783 : STD_LOGIC; 
  signal pc_data_o_7_O : STD_LOGIC; 
  signal ddr2_address_4_O : STD_LOGIC; 
  signal ddr2_address_4_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_4_OUTPUT_OFF_O1INV_1784 : STD_LOGIC; 
  signal pc_data_o_8_O : STD_LOGIC; 
  signal ddr2_address_5_O : STD_LOGIC; 
  signal ddr2_address_5_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_5_OUTPUT_OFF_O1INV_1785 : STD_LOGIC; 
  signal pc_data_o_9_O : STD_LOGIC; 
  signal ddr2_address_6_O : STD_LOGIC; 
  signal ddr2_address_6_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_6_OUTPUT_OFF_O1INV_1786 : STD_LOGIC; 
  signal pc_data_o_10_O : STD_LOGIC; 
  signal pc_data_o_11_O : STD_LOGIC; 
  signal pc_data_o_12_O : STD_LOGIC; 
  signal pc_data_o_20_O : STD_LOGIC; 
  signal pc_data_o_13_O : STD_LOGIC; 
  signal pc_data_o_21_O : STD_LOGIC; 
  signal pc_data_o_14_O : STD_LOGIC; 
  signal pc_data_o_15_O : STD_LOGIC; 
  signal pc_data_o_16_O : STD_LOGIC; 
  signal pc_data_o_17_O : STD_LOGIC; 
  signal ddr2_address_10_O : STD_LOGIC; 
  signal ddr2_address_10_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_10_OUTPUT_OFF_O1INV_1787 : STD_LOGIC; 
  signal ddr2_dq_1_T : STD_LOGIC; 
  signal ddr2_dq_1_INBUF : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OTCLK2INV_1788 : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal pc_data_o_18_O : STD_LOGIC; 
  signal ddr2_address_11_O : STD_LOGIC; 
  signal pc_data_o_19_O : STD_LOGIC; 
  signal ddr2_address_12_O : STD_LOGIC; 
  signal ddr2_dq_12_T : STD_LOGIC; 
  signal ddr2_dq_12_INBUF : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OTCLK2INV_1789 : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mreset_i_INBUF : STD_LOGIC; 
  signal ddr2_dq_2_T : STD_LOGIC; 
  signal ddr2_dq_2_INBUF : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OTCLK2INV_1790 : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_n_0_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_n_0_T : STD_LOGIC; 
  signal ddr2_casb_O : STD_LOGIC; 
  signal ddr2_casb_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q : STD_LOGIC; 
  signal ddr2_casb_OUTPUT_OFF_O1INV_1791 : STD_LOGIC; 
  signal ddr2_dq_15_T : STD_LOGIC; 
  signal ddr2_dq_15_INBUF : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OTCLK2INV_1792 : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_8_T : STD_LOGIC; 
  signal ddr2_dq_8_INBUF : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OTCLK2INV_1793 : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_9_T : STD_LOGIC; 
  signal ddr2_dq_9_INBUF : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OTCLK2INV_1794 : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_rasb_O : STD_LOGIC; 
  signal ddr2_rasb_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q : STD_LOGIC; 
  signal ddr2_rasb_OUTPUT_OFF_O1INV_1795 : STD_LOGIC; 
  signal ddr2_ba_0_O : STD_LOGIC; 
  signal ddr2_ba_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_ba_0_OUTPUT_OFF_O1INV_1796 : STD_LOGIC; 
  signal ddr2_ba_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_ba_1_O : STD_LOGIC; 
  signal ddr2_ba_1_OUTPUT_OFF_O1INV_1797 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS4 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS6 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS7 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_PSDONE : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKDV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_RSTINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1798 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1799 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS4 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS6 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS7 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKDV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_PSCLKINV_1800 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1801 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1802 : STD_LOGIC; 
  signal system_controller_inst_N99 : STD_LOGIC; 
  signal system_controller_inst_N398 : STD_LOGIC; 
  signal system_controller_inst_N401 : STD_LOGIC; 
  signal system_controller_inst_N452 : STD_LOGIC; 
  signal ddr2_dqs_1_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_1_T : STD_LOGIC; 
  signal ddr2_dqs_1_INBUF : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OTCLK2INV_1803 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1 : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_TFF_T2INV_1804 : STD_LOGIC; 
  signal ddr2_dq_3_T : STD_LOGIC; 
  signal ddr2_dq_3_INBUF : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OTCLK2INV_1805 : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_13_T : STD_LOGIC; 
  signal ddr2_dq_13_INBUF : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OTCLK2INV_1806 : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_4_T : STD_LOGIC; 
  signal ddr2_dq_4_INBUF : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OTCLK2INV_1807 : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_5_T : STD_LOGIC; 
  signal ddr2_dq_5_INBUF : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OTCLK2INV_1808 : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_14_T : STD_LOGIC; 
  signal ddr2_dq_14_INBUF : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OTCLK2INV_1809 : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal brefclk_p_i_INBUF : STD_LOGIC; 
  signal ddr2_dq_6_T : STD_LOGIC; 
  signal ddr2_dq_6_INBUF : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OTCLK2INV_1810 : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr_rst_dqs_div_i_INBUF : STD_LOGIC; 
  signal ddr_rst_dqs_div_o_O : STD_LOGIC; 
  signal ddr_rst_dqs_div_o_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_dqs_div_int : STD_LOGIC; 
  signal ddr_rst_dqs_div_o_OUTPUT_OFF_O1INV_1811 : STD_LOGIC; 
  signal ddr2_dq_7_T : STD_LOGIC; 
  signal ddr2_dq_7_INBUF : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OTCLK2INV_1812 : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal system_controller_inst_N31 : STD_LOGIC; 
  signal system_controller_inst_N470 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_DXMUX_1813 : STD_LOGIC; 
  signal system_controller_inst_next_addr_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_DYMUX_1814 : STD_LOGIC; 
  signal system_controller_inst_N0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_SRFFMUX_1815 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_CLKINV_1816 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_DXMUX_1817 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In_map1117 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_CLKINV_1818 : STD_LOGIC; 
  signal system_controller_inst_N448 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_0_map1408 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_DXMUX_1819 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N465 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_CLKINV_1820 : STD_LOGIC; 
  signal system_controller_inst_N478 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_6_map1618 : STD_LOGIC; 
  signal system_controller_inst_N483 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_In_map1130 : STD_LOGIC; 
  signal system_controller_inst_N357 : STD_LOGIC; 
  signal system_controller_inst_N481 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_DXMUX_1821 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N446 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_CLKINV_1822 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_4_DXMUX_1823 : STD_LOGIC; 
  signal system_controller_inst_next_addr_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_4_DYMUX_1824 : STD_LOGIC; 
  signal system_controller_inst_next_addr_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_4_SRFFMUX_1825 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_4_CLKINV_1826 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_0_50_G_1_1827 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_3_map1390 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_6_map1616 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_DYMUX_1828 : STD_LOGIC; 
  signal system_controller_inst_N10_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_CLKINV_1829 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_DXMUX_1830 : STD_LOGIC; 
  signal system_controller_inst_next_addr_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_DYMUX_1831 : STD_LOGIC; 
  signal system_controller_inst_next_addr_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_SRFFMUX_1832 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_CLKINV_1833 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_DXMUX_1834 : STD_LOGIC; 
  signal system_controller_inst_next_addr_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_DYMUX_1835 : STD_LOGIC; 
  signal system_controller_inst_next_addr_8_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_SRFFMUX_1836 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_CLKINV_1837 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1303 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1308 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_1838 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_1839 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_1840 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DXMUX_1841 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DYMUX_1842 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX_1843 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_1844 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DYMUX_1845 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_1846 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DXMUX_1847 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DYMUX_1848 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX_1849 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DXMUX_1850 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DYMUX_1851 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX_1852 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal user_input_address_4_DXMUX_1853 : STD_LOGIC; 
  signal user_input_address_4_DYMUX_1854 : STD_LOGIC; 
  signal user_input_address_4_SRFFMUX_1855 : STD_LOGIC; 
  signal user_input_address_4_CLKINV_1856 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DXMUX_1857 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_1858 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_1859 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_DXMUX_1860 : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_DYMUX_1861 : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_SRFFMUX_1862 : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_CLKINV_1863 : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_CEINV_1864 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DXMUX_1865 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N594 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_1866 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N206 : STD_LOGIC; 
  signal system_controller_inst_N467 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_DXMUX_1867 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_DYMUX_1868 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_19_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_SRFFMUX_1869 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_CLKINV_1870 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_28_DXMUX_1871 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_28_DYMUX_1872 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_28_SRFFMUX_1873 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_28_CLKINV_1874 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_DXMUX_1875 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_10_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_DYMUX_1876 : STD_LOGIC; 
  signal system_controller_inst_N39_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_SRFFMUX_1877 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_CLKINV_1878 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_DXMUX_1879 : STD_LOGIC; 
  signal system_controller_inst_n0054 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_DYMUX_1880 : STD_LOGIC; 
  signal system_controller_inst_N476_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_SRFFMUX_1881 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_CLKINV_1882 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_19_DXMUX_1883 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_19_DYMUX_1884 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_19_SRFFMUX_1885 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_19_CLKINV_1886 : STD_LOGIC; 
  signal user_input_data_1_DXMUX_1887 : STD_LOGIC; 
  signal user_input_data_1_DYMUX_1888 : STD_LOGIC; 
  signal user_input_data_1_SRFFMUX_1889 : STD_LOGIC; 
  signal user_input_data_1_CLKINV_1890 : STD_LOGIC; 
  signal user_input_data_1_CEINV_1891 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_16_DXMUX_1892 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_16_DYMUX_1893 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_15_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_16_SRFFMUX_1894 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_16_CLKINV_1895 : STD_LOGIC; 
  signal user_input_data_6_DXMUX_1896 : STD_LOGIC; 
  signal user_input_data_6_DYMUX_1897 : STD_LOGIC; 
  signal user_input_data_6_SRFFMUX_1898 : STD_LOGIC; 
  signal user_input_data_6_CLKINV_1899 : STD_LOGIC; 
  signal user_input_data_6_CEINV_1900 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_DXMUX_1901 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_DYMUX_1902 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_SRFFMUX_1903 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_CLKINV_1904 : STD_LOGIC; 
  signal user_input_data_17_DXMUX_1905 : STD_LOGIC; 
  signal user_input_data_17_DYMUX_1906 : STD_LOGIC; 
  signal user_input_data_17_SRFFMUX_1907 : STD_LOGIC; 
  signal user_input_data_17_CLKINV_1908 : STD_LOGIC; 
  signal user_input_data_17_CEINV_1909 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_DXMUX_1910 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_DYMUX_1911 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_12_pack_2 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_SRFFMUX_1912 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_CLKINV_1913 : STD_LOGIC; 
  signal user_input_data_4_DXMUX_1914 : STD_LOGIC; 
  signal user_input_data_4_DYMUX_1915 : STD_LOGIC; 
  signal user_input_data_4_SRFFMUX_1916 : STD_LOGIC; 
  signal user_input_data_4_CLKINV_1917 : STD_LOGIC; 
  signal user_input_data_4_CEINV_1918 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N12 : STD_LOGIC; 
  signal system_controller_inst_TP_port_6_DYMUX_1919 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_TP_port_6_CLKINV_1920 : STD_LOGIC; 
  signal system_controller_inst_TP_port_6_CEINV_1921 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N157 : STD_LOGIC; 
  signal system_controller_inst_TP_port_8_DYMUX_1922 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1 : STD_LOGIC; 
  signal system_controller_inst_TP_port_8_CLKINV_1923 : STD_LOGIC; 
  signal system_controller_inst_TP_port_8_CEINV_1924 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_1_DXMUX_1925 : STD_LOGIC; 
  signal system_controller_inst_next_reg3_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_1_DYMUX_1926 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_1_SRFFMUX_1927 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_1_CLKINV_1928 : STD_LOGIC; 
  signal user_input_data_10_DXMUX_1929 : STD_LOGIC; 
  signal user_input_data_10_DYMUX_1930 : STD_LOGIC; 
  signal user_input_data_10_SRFFMUX_1931 : STD_LOGIC; 
  signal user_input_data_10_CLKINV_1932 : STD_LOGIC; 
  signal user_input_data_10_CEINV_1933 : STD_LOGIC; 
  signal user_input_data_30_DXMUX_1934 : STD_LOGIC; 
  signal user_input_data_30_DYMUX_1935 : STD_LOGIC; 
  signal user_input_data_30_SRFFMUX_1936 : STD_LOGIC; 
  signal user_input_data_30_CLKINV_1937 : STD_LOGIC; 
  signal user_input_data_30_CEINV_1938 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_DXMUX_1939 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_DYMUX_1940 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_SRFFMUX_1941 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_CLKINV_1942 : STD_LOGIC; 
  signal user_input_data_20_DXMUX_1943 : STD_LOGIC; 
  signal user_input_data_20_DYMUX_1944 : STD_LOGIC; 
  signal user_input_data_20_SRFFMUX_1945 : STD_LOGIC; 
  signal user_input_data_20_CLKINV_1946 : STD_LOGIC; 
  signal user_input_data_20_CEINV_1947 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_14_DXMUX_1948 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_14_DYMUX_1949 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_14_pack_2 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_14_SRFFMUX_1950 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_14_CLKINV_1951 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_DXMUX_1952 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_DYMUX_1953 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_SRFFMUX_1954 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_CLKINV_1955 : STD_LOGIC; 
  signal user_input_data_0_DXMUX_1956 : STD_LOGIC; 
  signal user_input_data_0_DYMUX_1957 : STD_LOGIC; 
  signal user_input_data_0_SRFFMUX_1958 : STD_LOGIC; 
  signal user_input_data_0_CLKINV_1959 : STD_LOGIC; 
  signal user_input_data_0_CEINV_1960 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_22_DXMUX_1961 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_22_DYMUX_1962 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_0_pack_2 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_22_SRFFMUX_1963 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_22_CLKINV_1964 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_3_DXMUX_1965 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_3_DYMUX_1966 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_3_SRFFMUX_1967 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_3_CLKINV_1968 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N36 : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_DYMUX_1969 : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_CLKINV_1970 : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_CEINV_1971 : STD_LOGIC; 
  signal user_input_data_24_DXMUX_1972 : STD_LOGIC; 
  signal user_input_data_24_DYMUX_1973 : STD_LOGIC; 
  signal user_input_data_24_SRFFMUX_1974 : STD_LOGIC; 
  signal user_input_data_24_CLKINV_1975 : STD_LOGIC; 
  signal user_input_data_24_CEINV_1976 : STD_LOGIC; 
  signal user_input_data_16_DXMUX_1977 : STD_LOGIC; 
  signal user_input_data_16_DYMUX_1978 : STD_LOGIC; 
  signal user_input_data_16_SRFFMUX_1979 : STD_LOGIC; 
  signal user_input_data_16_CLKINV_1980 : STD_LOGIC; 
  signal user_input_data_16_CEINV_1981 : STD_LOGIC; 
  signal user_input_data_3_DXMUX_1982 : STD_LOGIC; 
  signal user_input_data_3_DYMUX_1983 : STD_LOGIC; 
  signal user_input_data_3_SRFFMUX_1984 : STD_LOGIC; 
  signal user_input_data_3_CLKINV_1985 : STD_LOGIC; 
  signal user_input_data_3_CEINV_1986 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_DXMUX_1987 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_DYMUX_1988 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_SRFFMUX_1989 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_CLKINV_1990 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_CEINV_1991 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DXMUX_1992 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DYMUX_1993 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_initialize_memory : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX_1994 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DXMUX_1995 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIF_MUX_1996 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_1997 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_1998 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_1999 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV_2000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DXMUX_2001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIF_MUX_2002 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DYMUX_2003 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIG_MUX_2004 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_2005 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_SRINV_2006 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_DXMUX_2007 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_SRFFMUX_2008 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_DXMUX_2009 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_DYMUX_2010 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_SRFFMUX_2011 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2012 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N592 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2013 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2014 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2015 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2016 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_2017 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DYMUX_2018 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_2019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_2020 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DXMUX_2021 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_2022 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_2023 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_2024 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_2025 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_2026 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DIG_MUX_2027 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2028 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N346 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1535 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DXMUX_2029 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DYMUX_2030 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX_2031 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_2032 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_2033 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_2034 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_2035 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_2036 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DXMUX_2037 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DYMUX_2038 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX_2039 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV_2040 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV_2041 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_2042 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N808 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_2043 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_2044 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_2045 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_2046 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DXMUX_2047 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_2048 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_2049 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_2050 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DXMUX_2051 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DYMUX_2052 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX_2053 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_2054 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_2055 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_2056 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_2057 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_2058 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_DXMUX_2059 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_DYMUX_2060 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_SRFFMUX_2061 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CLKINV_2062 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CEINV_2063 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_2064 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DYMUX_2065 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_2066 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_2067 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_2068 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_2069 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_2070 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_2071 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_2072 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_2073 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_2074 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_2075 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_2076 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_2077 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_DXMUX_2078 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_DYMUX_2079 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_SRFFMUX_2080 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CLKINV_2081 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CEINV_2082 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_2083 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_DYMUX_2084 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_SRFFMUX_2085 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_CLKINV_2086 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_CEINV_2087 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_2088 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_2089 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_2090 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_2091 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_2092 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_2093 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_2094 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_2095 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_2096 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_2097 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_2098 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_2099 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_2100 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_2101 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_2102 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N317 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_2103 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N259 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_2104 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_2105 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_2106 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N278 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DYMUX_2107 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX_2108 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV_2109 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV_2110 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DYMUX_2111 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX_2112 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV_2113 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV_2114 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DXMUX_2115 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DYMUX_2116 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX_2117 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_2118 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_2119 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_2120 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_2121 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2122 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DXMUX_2123 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DYMUX_2124 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX_2125 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV_2126 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV_2127 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DXMUX_2128 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DYMUX_2129 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX_2130 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV_2131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV_2132 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DYMUX_2133 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N307 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX_2134 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV_2135 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV_2136 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_2137 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_2138 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_2139 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_2140 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_2141 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_2142 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_2143 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_2144 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_2145 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_2146 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_2147 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DXMUX_2148 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N590 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_2149 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1031 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_2150 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_2151 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_DXMUX_2152 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_SRFFMUX_2153 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_CLKINV_2154 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_CEINV_2155 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_2156 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_2157 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_2158 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_2159 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_2160 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_2161 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_2162 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_2163 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_2164 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_2165 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_2166 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_2167 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_2168 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_2169 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_2170 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_2171 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_2172 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_2173 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_2174 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DXMUX_2175 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_2176 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_2177 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_2178 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_2179 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DXMUX_2180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_2181 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_2182 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_2183 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_2184 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_2185 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_2186 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_2187 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_2188 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DXMUX_2189 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_2190 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_2191 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_2192 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_2193 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DXMUX_2194 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DYMUX_2195 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX_2196 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV_2197 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV_2198 : STD_LOGIC; 
  signal user_config_register1_5_DXMUX_2199 : STD_LOGIC; 
  signal user_config_register1_5_DYMUX_2200 : STD_LOGIC; 
  signal user_config_register1_5_SRFFMUX_2201 : STD_LOGIC; 
  signal user_config_register1_5_CLKINV_2202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_DXMUX_2203 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIF_MUX_2204 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_DYMUX_2205 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIG_MUX_2206 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_SRINV_2207 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DXMUX_2208 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DYMUX_2209 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX_2210 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV_2211 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV_2212 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_2213 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_2214 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_2215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_2216 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_2217 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_2218 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_2219 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_2220 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_2221 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_2222 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_2223 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_2224 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_2225 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_2226 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_2227 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_2228 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_2229 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_2230 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_2231 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_2232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DXMUX_2233 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DYMUX_2234 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX_2235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2236 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2237 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_2239 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_2240 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_2241 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_2242 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216 : STD_LOGIC; 
  signal user_config_register2_8_DXMUX_2243 : STD_LOGIC; 
  signal user_config_register2_8_DYMUX_2244 : STD_LOGIC; 
  signal user_config_register2_8_SRFFMUX_2245 : STD_LOGIC; 
  signal user_config_register2_8_CLKINV_2246 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N586_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2249 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_DXMUX_2250 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIF_MUX_2251 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_DYMUX_2252 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIG_MUX_2253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_SRINV_2254 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_13_DYMUX_2255 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_13_DIG_MUX_2256 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_13_CLKINV_2257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_13_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_DXMUX_2258 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIF_MUX_2259 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_DYMUX_2260 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIG_MUX_2261 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_SRINV_2263 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DXMUX_2264 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIF_MUX_2265 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_2266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_2267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_2268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV_2269 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_DXMUX_2270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIF_MUX_2271 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_DYMUX_2272 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIG_MUX_2273 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_2274 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_SRINV_2275 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_DXMUX_2276 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIF_MUX_2277 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_2278 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_2279 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_SRINV_2280 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_2281 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_2282 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_2283 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1323 : STD_LOGIC; 
  signal user_config_register1_12_DYMUX_2284 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N608_pack_1 : STD_LOGIC; 
  signal user_config_register1_12_CLKINV_2285 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DXMUX_2286 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_2287 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_2288 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_2289 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_2290 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DXMUX_2291 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DYMUX_2292 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX_2293 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV_2294 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV_2295 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DXMUX_2296 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_2297 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_2298 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_2299 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DXMUX_2300 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_2301 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_2302 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_2303 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DXMUX_2304 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0380_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_2305 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_2306 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N563 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2307 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2308 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DXMUX_2309 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DYMUX_2310 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX_2311 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1056 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_2312 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_2313 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_2314 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_2315 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N71 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1316 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2316 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2317 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N731_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2318 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_2319 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DYMUX_2320 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_2321 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_2322 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_2323 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_2324 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_2325 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_2326 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_2327 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_2328 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_2329 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map1051_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_2330 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N555 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_DYMUX_2331 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_SRFFMUX_2332 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DXMUX_2333 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DYMUX_2334 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX_2335 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_2336 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_2337 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_2338 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_2339 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_2340 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_2341 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_2342 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_2343 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2344 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N691 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_2345 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_2346 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_2347 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_2348 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_2349 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_2350 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_2351 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_2352 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl : STD_LOGIC; 
  signal user_output_data_11_DXMUX_2353 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1 : STD_LOGIC; 
  signal user_output_data_11_DYMUX_2354 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1 : STD_LOGIC; 
  signal user_output_data_11_SRFFMUX_2355 : STD_LOGIC; 
  signal user_output_data_11_CLKINV_2356 : STD_LOGIC; 
  signal user_output_data_11_CEINV_2357 : STD_LOGIC; 
  signal user_output_data_27_DXMUX_2358 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1 : STD_LOGIC; 
  signal user_output_data_27_DYMUX_2359 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1 : STD_LOGIC; 
  signal user_output_data_27_SRFFMUX_2360 : STD_LOGIC; 
  signal user_output_data_27_CLKINV_2361 : STD_LOGIC; 
  signal user_output_data_27_CEINV_2362 : STD_LOGIC; 
  signal user_output_data_31_DXMUX_2363 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1 : STD_LOGIC; 
  signal user_output_data_31_DYMUX_2364 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1 : STD_LOGIC; 
  signal user_output_data_31_SRFFMUX_2365 : STD_LOGIC; 
  signal user_output_data_31_CLKINV_2366 : STD_LOGIC; 
  signal user_output_data_31_CEINV_2367 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0342 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DYMUX_2368 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N175 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX_2369 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2370 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2371 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N578 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_DYMUX_2372 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_SRFFMUX_2373 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_CLKINVNOT : STD_LOGIC; 
  signal user_output_data_13_DXMUX_2374 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1 : STD_LOGIC; 
  signal user_output_data_13_DYMUX_2375 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1 : STD_LOGIC; 
  signal user_output_data_13_SRFFMUX_2376 : STD_LOGIC; 
  signal user_output_data_13_CLKINV_2377 : STD_LOGIC; 
  signal user_output_data_13_CEINV_2378 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2379 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2380 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2381 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2382 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0378 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_2383 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_2384 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_2385 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_2386 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_2387 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DYMUX_2388 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0385_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_2389 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_2390 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0022 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_DYMUX_2391 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0015_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_SRFFMUX_2392 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_CLKINV_2393 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_CEINV_2394 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0021 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0017 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DXMUX_2395 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DYMUX_2396 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX_2397 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV_2398 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV_2399 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DYMUX_2400 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX_2401 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV_2402 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_2403 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_2404 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_DYMUX_2405 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_SRFFMUX_2406 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_CLKINV_2407 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DXMUX_2408 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DYMUX_2409 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX_2410 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV_2411 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV_2412 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_DXMUX_2413 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_DYMUX_2414 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_SRFFMUX_2415 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CLKINV_2416 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CEINV_2417 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DXMUX_2418 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2419 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2420 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2421 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2422 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_DXMUX_2423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_DYMUX_2424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_SRFFMUX_2425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CLKINV_2426 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CEINV_2427 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2428 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2429 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2430 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2431 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2432 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_DXMUX_2433 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_DYMUX_2434 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_SRFFMUX_2435 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CLKINV_2436 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CEINV_2437 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DXMUX_2438 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_2439 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_2440 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_2441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_2442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DXMUX_2443 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_2444 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_2445 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_2446 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_2447 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_2448 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_2449 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_2450 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_2451 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_2452 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DXMUX_2453 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DYMUX_2454 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX_2455 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV_2456 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV_2457 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DXMUX_2458 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2459 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2460 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2461 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2462 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_DXMUX_2463 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_SRFFMUX_2464 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CLKINV_2465 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CEINV_2466 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_DXMUX_2467 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIF_MUX_2468 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_DYMUX_2469 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIG_MUX_2470 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2471 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV_2472 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_2473 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_2474 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DIG_MUX_2475 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2476 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DXMUX_2477 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DYMUX_2478 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DIG_MUX_2479 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2480 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_reset270_r_DYMUX_2481 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_reset270_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_DXMUX_2482 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_DYMUX_2483 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_SRFFMUX_2484 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CLKINV_2485 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CEINV_2486 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DXMUX_2487 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_2488 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_2489 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_2490 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_2491 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_DXMUX_2492 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_SRFFMUX_2493 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_CLKINV_2494 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_CEINV_2495 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_2496 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_2497 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_2498 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_2499 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2500 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_2501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DXMUX_2502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_2503 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_2504 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_DXMUX_2505 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_SRFFMUX_2506 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_CLKINV_2507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_CEINV_2508 : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OFF_O1INV_2509 : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OFF_O2INV_2510 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OTCLK2INVNOT : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OTCLK1INV_2511 : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_TFF_T2INV_2512 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OTCLK2INV_2513 : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_TFF_T2INV_2514 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OTCLK2INV_2515 : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OFF_O1INV_2516 : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OFF_O2INV_2517 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OTCLK2INVNOT : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OTCLK1INV_2518 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OFF_O1INV_2519 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OFF_O2INV_2520 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OTCLK2INV_2521 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OFF_O1INV_2522 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OFF_O2INV_2523 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OTCLK2INV_2524 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_2525 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_2526 : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_TFF_TFF1_RSTAND_2527 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_TFF_TFF1_RSTAND_2528 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_TFF_TFF1_RSTAND_2529 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_TFF_TFF1_RSTAND_2530 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OFF_O2INV_2531 : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_TFF_TFF1_RSTAND_2532 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_TFF_TFF1_RSTAND_2533 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_TFF_TFF1_RSTAND_2534 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_TFF_TFF1_RSTAND_2535 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_TFF_TFF1_RSTAND_2536 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_TFF_TFF1_RSTAND_2537 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_TFF_TFF1_RSTAND_2538 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_TFF_TFF1_RSTAND_2539 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_TFF_TFF1_RSTAND_2540 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_TFF_TFF1_RSTAND_2541 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_TFF_TFF1_RSTAND_2542 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_TFF_TFF1_RSTAND_2543 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OFF_O2INV_2544 : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_FFY_RSTAND_2545 : STD_LOGIC; 
  signal system_controller_inst_col_addr_0_FFX_RSTAND_2546 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_FFX_RSTAND_2547 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_FFY_RSTAND_2548 : STD_LOGIC; 
  signal system_controller_inst_loop_count_7_FFY_RSTAND_2549 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_FFY_RSTAND_2550 : STD_LOGIC; 
  signal user_input_data_11_FFY_RSTAND_2551 : STD_LOGIC; 
  signal user_input_data_12_FFY_RSTAND_2552 : STD_LOGIC; 
  signal user_input_data_21_FFY_RSTAND_2553 : STD_LOGIC; 
  signal user_input_data_22_FFY_RSTAND_2554 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_FFY_RSTAND_2555 : STD_LOGIC; 
  signal user_command_register_2_FFY_RSTAND_2556 : STD_LOGIC; 
  signal user_command_register_1_FFY_RSTAND_2557 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_9_FFY_RSTAND_2558 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_FFY_SET : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_FFY_RSTAND_2559 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_FFY_RSTAND_2560 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_FFY_RSTAND_2561 : STD_LOGIC; 
  signal system_controller_inst_col_addr_6_FFY_RSTAND_2562 : STD_LOGIC; 
  signal system_controller_inst_col_addr_7_FFY_RSTAND_2563 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_FFY_RSTAND_2564 : STD_LOGIC; 
  signal system_controller_inst_col_addr_1_FFX_RSTAND_2565 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_FFY_RSTAND_2566 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_FFY_RSTAND_2567 : STD_LOGIC; 
  signal user_input_data_29_FFY_RSTAND_2568 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_FFY_RSTAND_2569 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_FFY_RSTAND_2570 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_FFY_RSTAND_2571 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_FFY_RSTAND_2572 : STD_LOGIC; 
  signal system_controller_inst_loop_count_4_FFX_RSTAND_2573 : STD_LOGIC; 
  signal user_input_data_31_FFY_RSTAND_2574 : STD_LOGIC; 
  signal user_input_data_23_FFY_RSTAND_2575 : STD_LOGIC; 
  signal user_input_data_27_FFY_RSTAND_2576 : STD_LOGIC; 
  signal user_input_data_19_FFY_RSTAND_2577 : STD_LOGIC; 
  signal user_input_data_28_FFY_RSTAND_2578 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_FFX_RSTAND_2579 : STD_LOGIC; 
  signal system_controller_inst_col_addr_2_FFX_RSTAND_2580 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_FFX_RSTAND_2581 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_FFY_RSTAND_2582 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_FFY_RSTAND_2583 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_FFY_RSTAND_2584 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_FFY_RSTAND_2585 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_FFY_RSTAND_2586 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_FFX_RSTAND_2587 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_FFX_RSTAND_2588 : STD_LOGIC; 
  signal burst_done_FFY_RSTAND_2589 : STD_LOGIC; 
  signal system_controller_inst_col_addr_3_FFX_RSTAND_2590 : STD_LOGIC; 
  signal system_controller_inst_col_addr_4_FFX_RSTAND_2591 : STD_LOGIC; 
  signal system_controller_inst_TP_port_0_FFY_RSTAND_2592 : STD_LOGIC; 
  signal system_controller_inst_col_addr_5_FFX_RSTAND_2593 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_FFX_RSTAND_2594 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_FFX_RSTAND_2595 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OFF_O2INV_2596 : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OFF_O1INV_2597 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OFF_O2INV_2598 : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OFF_O1INV_2599 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_FFY_RSTAND_2600 : STD_LOGIC; 
  signal user_input_address_3_FFY_RSTAND_2601 : STD_LOGIC; 
  signal user_input_address_6_FFY_RSTAND_2602 : STD_LOGIC; 
  signal user_input_address_7_FFY_RSTAND_2603 : STD_LOGIC; 
  signal user_input_address_8_FFY_RSTAND_2604 : STD_LOGIC; 
  signal system_controller_inst_TP_port_13_FFY_RSTAND_2605 : STD_LOGIC; 
  signal system_controller_inst_TP_port_5_FFY_RSTAND_2606 : STD_LOGIC; 
  signal system_controller_inst_TP_port_14_FFY_RSTAND_2607 : STD_LOGIC; 
  signal system_controller_inst_TP_port_15_FFY_RSTAND_2608 : STD_LOGIC; 
  signal system_controller_inst_TP_port_16_FFY_RSTAND_2609 : STD_LOGIC; 
  signal user_input_address_2_FFY_RSTAND_2610 : STD_LOGIC; 
  signal user_input_address_9_FFY_RSTAND_2611 : STD_LOGIC; 
  signal user_config_register1_12_FFY_RSTAND_2612 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_2613 : STD_LOGIC; 
  signal system_controller_inst_TP_port_17_FFY_RSTAND_2614 : STD_LOGIC; 
  signal system_controller_inst_TP_port_9_FFY_RSTAND_2615 : STD_LOGIC; 
  signal system_controller_inst_TP_port_18_FFY_RSTAND_2616 : STD_LOGIC; 
  signal system_controller_inst_TP_port_19_FFY_RSTAND_2617 : STD_LOGIC; 
  signal user_config_register1_1_FFY_RSTAND_2618 : STD_LOGIC; 
  signal user_config_register2_9_FFY_RSTAND_2619 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_FFY_RSTAND_2620 : STD_LOGIC; 
  signal system_controller_inst_TP_port_3_FFY_RSTAND_2621 : STD_LOGIC; 
  signal system_controller_inst_TP_port_20_FFY_RSTAND_2622 : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_FFY_RSTAND_2623 : STD_LOGIC; 
  signal system_controller_inst_TP_port_21_FFY_RSTAND_2624 : STD_LOGIC; 
  signal user_config_register2_2_FFY_RSTAND_2625 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OFF_O2INV_2626 : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OFF_O1INV_2627 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OFF_O2INV_2628 : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OFF_O1INV_2629 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_FFY_RSTAND_2630 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OFF_O2INV_2631 : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OFF_O1INV_2632 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OFF_O2INVNOT : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OFF_O1INV_2633 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OFF_O2INV_2634 : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OFF_O1INV_2635 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OFF_O2INVNOT : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OFF_O1INV_2636 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OFF_O2INV_2637 : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OFF_O1INV_2638 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OFF_O2INV_2639 : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OFF_O1INV_2640 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OFF_O2INV_2641 : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OFF_O1INV_2642 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OFF_O2INV_2643 : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OFF_O1INV_2644 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OFF_O2INV_2645 : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OFF_O1INV_2646 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OFF_O2INV_2647 : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OFF_O1INV_2648 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OFF_O2INV_2649 : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OFF_O1INV_2650 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OFF_O2INV_2651 : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OFF_O1INV_2652 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OFF_O2INV_2653 : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OFF_O1INV_2654 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OFF_O2INV_2655 : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OFF_O1INV_2656 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_FFX_RSTAND_2657 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_FFX_RSTAND_2658 : STD_LOGIC; 
  signal system_controller_inst_TP_port_6_FFY_RSTAND_2659 : STD_LOGIC; 
  signal system_controller_inst_TP_port_8_FFY_RSTAND_2660 : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal system_controller_inst_col_addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal system_controller_inst_loop_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal user_command_register : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal system_controller_inst_current_input_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal user_output_data : STD_LOGIC_VECTOR ( 31 downto 10 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal system_controller_inst_current_reg3 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal user_input_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254 : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal system_controller_inst_current_input_address : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_delay_sel : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_burst_length : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal mem_interface_top_inst_infrastructure_top0_Counter200 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_delay_sel : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal user_input_address : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal system_controller_inst_TP_port : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_dq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3 : STD_LOGIC_VECTOR ( 15 downto 10 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1 : STD_LOGIC_VECTOR ( 15 downto 10 ); 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  clk1_for_logic : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX4S"
    )
    port map (
      I0 => clk1_for_logic_I0_INV,
      I1 => GND,
      S => clk1_for_logic_S_INVNOT,
      O => clk1
    );
  clk1_for_logic_SINV : X_INV
    generic map(
      LOC => "BUFGMUX4S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => clk1_for_logic_S_INVNOT
    );
  clk1_for_logic_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX4S",
      PATHPULSE => 396 ps
    )
    port map (
      I => brefclk_p_i_INBUF,
      O => clk1_for_logic_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_114,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_113
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_115,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_114
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_115
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_116
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_117
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_167,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_118
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_119
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_120,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y28"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N616,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N617,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_121,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_120
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_121
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_122
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_F : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_6,
      O => mem_interface_top_inst_ddr2_top0_controller0_N616
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_124,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_123
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y33"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N614,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N615,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_125,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_124
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N69,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_125
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_126
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X48Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_1_F : X_LUT4
    generic map(
      INIT => X"E0C0",
      LOC => "SLICE_X48Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N01,
      O => mem_interface_top_inst_ddr2_top0_controller0_N614
    );
  system_controller_inst_col_addr_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_col_addr_0_F5MUX_128,
      O => system_controller_inst_col_addr_0_DXMUX_127
    );
  system_controller_inst_col_addr_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X6Y42"
    )
    port map (
      IA => system_controller_inst_N489,
      IB => system_controller_inst_N490,
      SEL => system_controller_inst_col_addr_0_BXINV_129,
      O => system_controller_inst_col_addr_0_F5MUX_128
    );
  system_controller_inst_col_addr_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_col_addr(0),
      O => system_controller_inst_col_addr_0_BXINV_129
    );
  system_controller_inst_col_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_0_CLKINV_130
    );
  system_controller_inst_n0053_0_1_F : X_LUT4
    generic map(
      INIT => X"DC50",
      LOC => "SLICE_X6Y42"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_n0038_0,
      ADR2 => system_controller_inst_N448_0,
      ADR3 => system_controller_inst_current_state_FFd9_10,
      O => system_controller_inst_N489
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_132,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_131
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y36"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_134,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N57,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_133,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_132
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_11,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_133
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_135
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X64Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_12,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_134
    );
  led_o_0_OBUF_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_0_OBUF_F5MUX_137,
      O => led_o_0_OBUF_DXMUX_136
    );
  led_o_0_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => led_o_0_OBUF_G,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N55,
      SEL => led_o_0_OBUF_BXINV_138,
      O => led_o_0_OBUF_F5MUX_137
    );
  led_o_0_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      O => led_o_0_OBUF_BXINV_138
    );
  led_o_0_OBUF_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => led_o_0_OBUF_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_140,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_139
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y21"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N58,
      IB => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_141,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_142,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_140
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_142
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_143
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_144
    );
  system_controller_inst_loop_count_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_loop_count_0_F5MUX_146,
      O => system_controller_inst_loop_count_0_DXMUX_145
    );
  system_controller_inst_loop_count_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y51"
    )
    port map (
      IA => system_controller_inst_N491,
      IB => system_controller_inst_N492,
      SEL => system_controller_inst_loop_count_0_BXINV_147,
      O => system_controller_inst_loop_count_0_F5MUX_146
    );
  system_controller_inst_loop_count_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_loop_count(0),
      O => system_controller_inst_loop_count_0_BXINV_147
    );
  system_controller_inst_loop_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_0_CLKINV_148
    );
  system_controller_inst_next_loop_count_0_50_F : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X13Y51"
    )
    port map (
      ADR0 => system_controller_inst_N11,
      ADR1 => system_controller_inst_N31_0,
      ADR2 => system_controller_inst_next_loop_count_0_map1408_0,
      ADR3 => system_controller_inst_N41,
      O => system_controller_inst_N491
    );
  mem_interface_top_inst_ddr2_top0_dqs_reset_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset_F5MUX_149,
      O => mem_interface_top_inst_ddr2_top0_dqs_reset
    );
  mem_interface_top_inst_ddr2_top0_dqs_reset_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X61Y42"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_151,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N53,
      SEL => mem_interface_top_inst_ddr2_top0_dqs_reset_BXINV_150,
      O => mem_interface_top_inst_ddr2_top0_dqs_reset_F5MUX_149
    );
  mem_interface_top_inst_ddr2_top0_dqs_reset_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      O => mem_interface_top_inst_ddr2_top0_dqs_reset_BXINV_150
    );
  mem_interface_top_inst_ddr2_top0_controller0_N69_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N69_F5MUX_152,
      O => mem_interface_top_inst_ddr2_top0_controller0_N69
    );
  mem_interface_top_inst_ddr2_top0_controller0_N69_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y30"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N618,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N619,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_N69_BXINV_153,
      O => mem_interface_top_inst_ddr2_top0_controller0_N69_F5MUX_152
    );
  mem_interface_top_inst_ddr2_top0_controller0_N69_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N69_BXINV_153
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_G : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X46Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N619
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_155,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_154
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_157,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_156,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_155
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_156
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_158
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_159
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_160
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_162,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_161
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X70Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_163,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_162
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_163
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_164
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_165
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_166
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_168,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_167
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_168
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_G : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X65Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_170,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_169
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_170
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_G : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X64Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F5MUX_171,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_BXINV_172,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F5MUX_171
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_BXINV_172
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_G : X_LUT4
    generic map(
      INIT => X"C8CC",
      LOC => "SLICE_X64Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_174,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_173
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_175,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_174
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_175
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_176
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_177
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_178
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_180,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_179
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y33"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N620,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N621,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_181,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_180
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_181
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_182
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_41_F : X_LUT4
    generic map(
      INIT => X"0504",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N594_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_N620
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_184,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_183
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X71Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N840,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_185,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_184
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_185
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_186
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_187
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_188
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED : X_INV
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_189
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_190
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_191
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_192
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_DYMUX_193
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_SRFFMUX_194
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CLKINV_195
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CEINV_196
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_DYMUX_197
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_SRFFMUX_198
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CLKINV_199
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CEINV_200
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_201
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(2),
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_202
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_203
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(3),
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_204
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_205
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_206
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_207
    );
  system_controller_inst_current_input_data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_Q,
      O => system_controller_inst_current_input_data_11_DYMUX_208
    );
  system_controller_inst_current_input_data_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_pack_1,
      O => system_controller_inst_next_input_data_11_Q
    );
  system_controller_inst_current_input_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_11_CLKINV_209
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_DYMUX_210
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_SRFFMUX_211
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CEINV_212
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DYMUX_213
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_214
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_215
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_216
    );
  user_output_data_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1,
      O => user_output_data_10_DYMUX_217
    );
  user_output_data_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_10_SRFFMUX_218
    );
  user_output_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_10_CLKINV_219
    );
  user_output_data_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_10_CEINV_220
    );
  user_output_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1,
      O => user_output_data_20_DYMUX_221
    );
  user_output_data_20_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_20_SRFFMUX_222
    );
  user_output_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_20_CLKINV_223
    );
  user_output_data_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_20_CEINV_224
    );
  user_output_data_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1,
      O => user_output_data_12_DYMUX_225
    );
  user_output_data_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_12_SRFFMUX_226
    );
  user_output_data_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_12_CLKINV_227
    );
  user_output_data_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_12_CEINV_228
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_229
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_230
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT
    );
  user_output_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1,
      O => user_output_data_21_DYMUX_231
    );
  user_output_data_21_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_21_SRFFMUX_232
    );
  user_output_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_21_CLKINV_233
    );
  user_output_data_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_21_CEINV_234
    );
  user_output_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1,
      O => user_output_data_30_DYMUX_235
    );
  user_output_data_30_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_30_SRFFMUX_236
    );
  user_output_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_30_CLKINV_237
    );
  user_output_data_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_30_CEINV_238
    );
  user_output_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1,
      O => user_output_data_22_DYMUX_239
    );
  user_output_data_22_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_22_SRFFMUX_240
    );
  user_output_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_22_CLKINV_241
    );
  user_output_data_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_22_CEINV_242
    );
  user_output_data_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1,
      O => user_output_data_23_DYMUX_243
    );
  user_output_data_23_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_23_SRFFMUX_244
    );
  user_output_data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_23_CLKINV_245
    );
  user_output_data_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_23_CEINV_246
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_247
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_248
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0215
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_249
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT
    );
  user_output_data_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1,
      O => user_output_data_24_DYMUX_250
    );
  user_output_data_24_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_24_SRFFMUX_251
    );
  user_output_data_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_24_CLKINV_252
    );
  user_output_data_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_24_CEINV_253
    );
  user_output_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1,
      O => user_output_data_16_DYMUX_254
    );
  user_output_data_16_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_16_SRFFMUX_255
    );
  user_output_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_16_CLKINV_256
    );
  user_output_data_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_16_CEINV_257
    );
  user_output_data_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1,
      O => user_output_data_25_DYMUX_258
    );
  user_output_data_25_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_25_SRFFMUX_259
    );
  user_output_data_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_25_CLKINV_260
    );
  user_output_data_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_25_CEINV_261
    );
  user_output_data_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1,
      O => user_output_data_17_DYMUX_262
    );
  user_output_data_17_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_17_SRFFMUX_263
    );
  user_output_data_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_17_CLKINV_264
    );
  user_output_data_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_17_CEINV_265
    );
  user_output_data_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1,
      O => user_output_data_26_DYMUX_266
    );
  user_output_data_26_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_26_SRFFMUX_267
    );
  user_output_data_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_26_CLKINV_268
    );
  user_output_data_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_26_CEINV_269
    );
  user_output_data_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1,
      O => user_output_data_18_DYMUX_270
    );
  user_output_data_18_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_18_SRFFMUX_271
    );
  user_output_data_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_18_CLKINV_272
    );
  user_output_data_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_18_CEINV_273
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_DYMUX_274
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_SRFFMUX_275
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_CLKINVNOT
    );
  user_output_data_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1,
      O => user_output_data_19_DYMUX_276
    );
  user_output_data_19_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_19_SRFFMUX_277
    );
  user_output_data_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_19_CLKINV_278
    );
  user_output_data_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_19_CEINV_279
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_280
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_281
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_DYMUX_282
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_SRFFMUX_283
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_284
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_285
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_DYMUX_286
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_SRFFMUX_287
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_288
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_289
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_290
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_291
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(16),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_292
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_293
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(17),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_294
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X61Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_2_DYMUX_295
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(18),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_2_DIG_MUX_296
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_297
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(19),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_298
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X56Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_4_DYMUX_299
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(20),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_4_DIG_MUX_300
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X61Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_301
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(21),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_302
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X61Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_303
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(22),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_304
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_305
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(23),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_306
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_307
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(24),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_308
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_9_DYMUX_309
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_9_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(25),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_9_DIG_MUX_310
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINVNOT
    );
  system_controller_inst_loop_count_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_3_pack_1,
      O => system_controller_inst_loop_count_3_DYMUX_311
    );
  system_controller_inst_loop_count_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_3_CLKINV_312
    );
  system_controller_inst_loop_count_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_7_pack_1,
      O => system_controller_inst_loop_count_7_DYMUX_313
    );
  system_controller_inst_loop_count_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_7_CLKINV_314
    );
  system_controller_inst_current_reg3_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_reg3_2_pack_1,
      O => system_controller_inst_current_reg3_0_DYMUX_315
    );
  system_controller_inst_current_reg3_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg3_0_CLKINV_316
    );
  mem_interface_top_inst_ddr2_top0_write_enable_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_enable_DYMUX_317
    );
  mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX_318
    );
  mem_interface_top_inst_ddr2_top0_write_enable_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X67Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_write_enable_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_319
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_320
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_321
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DYMUX_322
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_323
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_324
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_325
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_DYMUX_326
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_SRFFMUX_327
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_CLKINV_328
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_329
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_330
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_331
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_332
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_333
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_334
    );
  system_controller_inst_current_burst_done_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_burst_done_pack_1,
      O => system_controller_inst_current_burst_done_DYMUX_335
    );
  system_controller_inst_current_burst_done_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_burst_done_CLKINV_336
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_337
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(0),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_338
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_339
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_1_DYMUX_340
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(1),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_1_DIG_MUX_341
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV_342
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y76",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_343
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y76",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(2),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_344
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y76",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_345
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_3_DYMUX_346
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(3),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_3_DIG_MUX_347
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV_348
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_349
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(4),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_350
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_351
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_5_DYMUX_352
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(5),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_5_DIG_MUX_353
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV_354
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_355
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(6),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_356
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_357
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_358
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_359
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X63Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_360
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(9),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_361
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_362
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DYMUX_363
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DIG_MUX_364
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV_365
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_366
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_367
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_368
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_369
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_370
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_371
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_372
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_373
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_374
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DYMUX_375
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DIG_MUX_376
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV_377
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_378
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_379
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_380
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DYMUX_381
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DIG_MUX_382
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV_383
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_384
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_385
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_386
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_DYMUX_387
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_SRFFMUX_388
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DYMUX_389
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_390
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_391
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_392
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_393
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_394
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X59Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_DYMUX_395
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_SRFFMUX_396
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_397
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_398
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DXMUX_399
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DYMUX_400
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX_401
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_402
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_403
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_404
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DYMUX_405
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_406
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_407
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_408
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(12),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_409
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_410
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_411
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_412
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_413
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_414
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0200
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_415
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_In : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X58Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N590_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N65,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_44,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2
    );
  led_o_1_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1,
      O => led_o_1_OBUF_DYMUX_416
    );
  led_o_1_OBUF_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => led_o_1_OBUF_SRFFMUX_417
    );
  led_o_1_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => led_o_1_OBUF_CLKINV_418
    );
  system_controller_inst_current_input_address_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_9_pack_1,
      O => system_controller_inst_current_input_address_9_DYMUX_419
    );
  system_controller_inst_current_input_address_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_9_CLKINV_420
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X74Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0248,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_421
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_422
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_423
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_424
    );
  system_controller_inst_current_state_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd2_In_pack_1,
      O => system_controller_inst_current_state_FFd2_DYMUX_425
    );
  system_controller_inst_current_state_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd2_CLKINV_426
    );
  system_controller_inst_current_state_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd3_In_pack_1,
      O => system_controller_inst_current_state_FFd3_DYMUX_427
    );
  system_controller_inst_current_state_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd3_CLKINV_428
    );
  system_controller_inst_current_state_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd4_In_pack_1,
      O => system_controller_inst_current_state_FFd4_DYMUX_429
    );
  system_controller_inst_current_state_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd4_CLKINV_430
    );
  system_controller_inst_current_state_FFd9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd9_In_pack_1,
      O => system_controller_inst_current_state_FFd9_DYMUX_431
    );
  system_controller_inst_current_state_FFd9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd9_CLKINV_432
    );
  system_controller_inst_col_addr_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_6_pack_1,
      O => system_controller_inst_col_addr_6_DYMUX_433
    );
  system_controller_inst_col_addr_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_6_CLKINV_434
    );
  system_controller_inst_col_addr_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_7_pack_1,
      O => system_controller_inst_col_addr_7_DYMUX_435
    );
  system_controller_inst_col_addr_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_7_CLKINV_436
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_DYMUX_437
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_SRFFMUX_438
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_439
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_440
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_441
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_442
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_DYMUX_443
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_SRFFMUX_444
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CLKINV_445
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CEINV_446
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_447
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_448
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_449
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_450
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_DYMUX_451
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_SRFFMUX_452
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_CEINV_453
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_454
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_455
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_456
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_457
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_DYMUX_458
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_SRFFMUX_459
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CLKINV_460
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CEINV_461
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_462
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_463
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_464
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_465
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_466
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_467
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_468
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_469
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_470
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_471
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_472
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_473
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DYMUX_474
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX_475
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV_476
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV_477
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DYMUX_478
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX_479
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV_480
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV_481
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_482
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_483
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_484
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_485
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_486
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_487
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_488
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_489
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_DYMUX_490
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_SRFFMUX_491
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_CLKINV_492
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_CEINV_493
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_DYMUX_494
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_SRFFMUX_495
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CLKINV_496
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CEINV_497
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_DYMUX_498
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_SRFFMUX_499
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_CLKINV_500
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_CEINV_501
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DYMUX_502
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX_503
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV_504
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV_505
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_506
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_507
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_508
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DYMUX_509
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DIG_MUX_510
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV_511
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DYMUX_512
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DIG_MUX_513
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV_514
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DYMUX_515
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(21),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DIG_MUX_516
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV_517
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_518
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_519
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_520
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DYMUX_521
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(30),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DIG_MUX_522
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV_523
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_524
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_525
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_526
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_527
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(31),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_528
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_529
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DYMUX_530
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(23),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DIG_MUX_531
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV_532
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_533
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_534
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_535
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DYMUX_536
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(24),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DIG_MUX_537
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV_538
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_539
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(16),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_540
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_541
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DYMUX_542
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(25),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIG_MUX_543
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_544
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DYMUX_545
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(17),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DIG_MUX_546
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV_547
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_548
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(26),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_549
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_550
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_551
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(18),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_552
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_553
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DYMUX_554
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(27),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DIG_MUX_555
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV_556
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DYMUX_557
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(19),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DIG_MUX_558
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV_559
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DYMUX_560
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(29),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DIG_MUX_561
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV_562
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_563
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_564
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_565
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_566
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_DYMUX_567
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_SRFFMUX_568
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CLKINV_569
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CEINV_570
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_571
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_572
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_573
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_574
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_575
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0247,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_576
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X34Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT
    );
  system_controller_inst_N472_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N472,
      O => system_controller_inst_N472_0
    );
  system_controller_inst_current_state_FFd2_In_SW1 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X12Y42"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_current_state_FFd2_52,
      ADR2 => VCC,
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_N472
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_577
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_578
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_579
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_580
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_581,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X46Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_581
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578 : X_LUT4
    generic map(
      INIT => X"8020",
      LOC => "SLICE_X64Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_582
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_583
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_584
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_585
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_586
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DYMUX_587
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV_588
    );
  system_controller_inst_N30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N30,
      O => system_controller_inst_N30_0
    );
  system_controller_inst_Ker0_SW0 : X_LUT4
    generic map(
      INIT => X"333F",
      LOC => "SLICE_X10Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_N30
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_589
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_590
    );
  user_command_register_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg3(0),
      O => user_command_register_2_DYMUX_591
    );
  user_command_register_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_command_register_2_CLKINV_592
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_DYMUX_593
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_CLKINV_594
    );
  user_command_register_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg3(1),
      O => user_command_register_1_DYMUX_595
    );
  user_command_register_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_command_register_1_CLKINV_596
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_597
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_598
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1203_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1203,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1203_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In14 : X_LUT4
    generic map(
      INIT => X"DDDD",
      LOC => "SLICE_X70Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1203
    );
  system_controller_inst_loop_count_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_4_pack_1,
      O => system_controller_inst_loop_count_4_DXMUX_599
    );
  system_controller_inst_loop_count_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N101_pack_1,
      O => system_controller_inst_N101
    );
  system_controller_inst_loop_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_4_CLKINV_600
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_601
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_602
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_603
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_604
    );
  system_controller_inst_current_state_FFd6_In27_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd6_In27_2_605,
      O => system_controller_inst_current_state_FFd6_In27_2_0
    );
  system_controller_inst_current_state_FFd6_In27_2 : X_LUT4
    generic map(
      INIT => X"FFBF",
      LOC => "SLICE_X10Y57"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_current_state_FFd5_26,
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_current_state_FFd6_In27_2_605
    );
  system_controller_inst_next_loop_count_1_map1507_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_1_map1507,
      O => system_controller_inst_next_loop_count_1_map1507_0
    );
  system_controller_inst_next_loop_count_1_map1507_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N11_pack_1,
      O => system_controller_inst_N11
    );
  system_controller_inst_Ker11 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X13Y52"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_Ker34_59,
      O => system_controller_inst_N11_pack_1
    );
  system_controller_inst_N400_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N400,
      O => system_controller_inst_N400_0
    );
  system_controller_inst_N400_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N456_pack_1,
      O => system_controller_inst_N456
    );
  system_controller_inst_Ker3_SW1 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X7Y43"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_10,
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_N34,
      ADR3 => system_controller_inst_N459_0,
      O => system_controller_inst_N456_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_606
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_607
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_608
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_enable_i1 : X_LUT4
    generic map(
      INIT => X"207F",
      LOC => "SLICE_X63Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_60,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_61,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_35,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_609
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_62,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_610
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_611
    );
  system_controller_inst_next_loop_count_2_map1525_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_map1525,
      O => system_controller_inst_next_loop_count_2_map1525_0
    );
  system_controller_inst_next_loop_count_2_map1525_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N34_pack_1,
      O => system_controller_inst_N34
    );
  system_controller_inst_Ker34 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X13Y58"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(7),
      ADR1 => system_controller_inst_N446_0,
      ADR2 => system_controller_inst_loop_count(3),
      ADR3 => system_controller_inst_loop_count(6),
      O => system_controller_inst_N34_pack_1
    );
  system_controller_inst_N442_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N442,
      O => system_controller_inst_N442_0
    );
  system_controller_inst_N442_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N19_pack_1,
      O => system_controller_inst_N19
    );
  system_controller_inst_Ker19 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X6Y38"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(4),
      ADR1 => system_controller_inst_N99_0,
      ADR2 => system_controller_inst_col_addr(3),
      ADR3 => system_controller_inst_col_addr(5),
      O => system_controller_inst_N19_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_six : X_LUT4
    generic map(
      INIT => X"D1D1",
      LOC => "SLICE_X91Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3
    );
  mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N606_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N606
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_30_SW0 : X_LUT4
    generic map(
      INIT => X"000E",
      LOC => "SLICE_X64Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N612_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N606_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_13,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_612
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_613
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_64,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_614
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_615
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_65,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_DYMUX_616
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_SRFFMUX_617
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X47Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_618
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_68
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_619
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_620
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_621
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_DXMUX_622
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_CLKINV_623
    );
  system_controller_inst_current_input_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_Q,
      O => system_controller_inst_current_input_data_20_DYMUX_624
    );
  system_controller_inst_current_input_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_20_CLKINV_625
    );
  system_controller_inst_current_input_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_Q,
      O => system_controller_inst_current_input_data_21_DYMUX_626
    );
  system_controller_inst_current_input_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_21_CLKINV_627
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_628
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_62,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_629
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_630
    );
  system_controller_inst_current_input_data_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_Q,
      O => system_controller_inst_current_input_data_26_DYMUX_631
    );
  system_controller_inst_current_input_data_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_26_CLKINV_632
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_633
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1065_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1065
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_634
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_635
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_636
    );
  system_controller_inst_current_input_data_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_Q,
      O => system_controller_inst_current_input_data_29_DYMUX_637
    );
  system_controller_inst_current_input_data_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_29_CLKINV_638
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_41,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_639
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_640
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_641
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_70,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_642
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_643
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_644
    );
  system_controller_inst_N94_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N94,
      O => system_controller_inst_N94_0
    );
  system_controller_inst_current_state_FFd3_In_SW0 : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X16Y39"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd2_52,
      ADR1 => init_val,
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_current_state_FFd3_53,
      O => system_controller_inst_N94
    );
  init_val_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1,
      O => init_val_DXMUX_645
    );
  init_val_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N49_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N49
    );
  init_val_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => init_val_SRFFMUX_646
    );
  init_val_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => init_val_CLKINVNOT
    );
  system_controller_inst_N95_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N95,
      O => system_controller_inst_N95_0
    );
  system_controller_inst_current_state_FFd3_In_SW1 : X_LUT4
    generic map(
      INIT => X"FF0A",
      LOC => "SLICE_X16Y38"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd3_53,
      ADR1 => VCC,
      ADR2 => init_val,
      ADR3 => system_controller_inst_current_state_FFd2_52,
      O => system_controller_inst_N95
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_647
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0322
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_648
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_649
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_650
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_651
    );
  mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X74Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N11
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_0_SW0 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X74Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N11_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_n0020_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020,
      O => mem_interface_top_inst_infrastructure_top0_n0020_0
    );
  mem_interface_top_inst_infrastructure_top0_n00201 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X80Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_wait_clk90_75,
      ADR2 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR3 => mreset_i_IBUF_9,
      O => mem_interface_top_inst_infrastructure_top0_n0020
    );
  user_input_data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(11),
      O => user_input_data_11_DYMUX_652
    );
  user_input_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_11_CLKINV_653
    );
  user_input_data_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_11_CEINV_654
    );
  user_input_data_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(12),
      O => user_input_data_12_DYMUX_655
    );
  user_input_data_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_12_CLKINV_656
    );
  user_input_data_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_12_CEINV_657
    );
  user_input_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(21),
      O => user_input_data_21_DYMUX_658
    );
  user_input_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_21_CLKINV_659
    );
  user_input_data_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_21_CEINV_660
    );
  mem_interface_top_inst_infrastructure_top0_n0013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013,
      O => mem_interface_top_inst_infrastructure_top0_n0013_0
    );
  mem_interface_top_inst_infrastructure_top0_n00131 : X_LUT4
    generic map(
      INIT => X"0FFF",
      LOC => "SLICE_X80Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR3 => mreset_i_IBUF_9,
      O => mem_interface_top_inst_infrastructure_top0_n0013
    );
  user_input_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(22),
      O => user_input_data_22_DYMUX_661
    );
  user_input_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_22_CLKINV_662
    );
  user_input_data_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_22_CEINV_663
    );
  user_input_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(31),
      O => user_input_data_31_DYMUX_664
    );
  user_input_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_31_CLKINV_665
    );
  user_input_data_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_31_CEINV_666
    );
  user_input_data_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(23),
      O => user_input_data_23_DYMUX_667
    );
  user_input_data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_23_CLKINV_668
    );
  user_input_data_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_23_CEINV_669
    );
  mem_interface_top_inst_infrastructure_top0_n0016_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016,
      O => mem_interface_top_inst_infrastructure_top0_n0016_0
    );
  mem_interface_top_inst_infrastructure_top0_n00161 : X_LUT4
    generic map(
      INIT => X"F7F7",
      LOC => "SLICE_X80Y21"
    )
    port map (
      ADR0 => mreset_i_IBUF_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mem_interface_top_inst_infrastructure_top0_wait_clk90_75,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0016
    );
  user_input_data_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(27),
      O => user_input_data_27_DYMUX_670
    );
  user_input_data_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_27_CLKINV_671
    );
  user_input_data_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_27_CEINV_672
    );
  user_input_data_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(19),
      O => user_input_data_19_DYMUX_673
    );
  user_input_data_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_19_CLKINV_674
    );
  user_input_data_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_19_CEINV_675
    );
  user_input_data_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(28),
      O => user_input_data_28_DYMUX_676
    );
  user_input_data_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_28_CLKINV_677
    );
  user_input_data_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_28_CEINV_678
    );
  user_input_data_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(29),
      O => user_input_data_29_DYMUX_679
    );
  user_input_data_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_29_CLKINV_680
    );
  user_input_data_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_29_CEINV_681
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_682
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_683
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_684
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_DYMUX_685
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_SRFFMUX_686
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_687
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_688
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0283_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0283
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028341 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X70Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N563_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N558_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N555_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N578_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0283_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DYMUX_689
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX_690
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_691
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_692
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_34,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_DYMUX_693
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_62,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_SRFFMUX_694
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_CLKINV_695
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_61,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_696
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_62,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_697
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_698
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_DYMUX_699
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_SRFFMUX_700
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_CLKINV_701
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_CEINV_702
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_703
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT
    );
  system_controller_inst_current_state_FFd10_In27_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd10_In27_2_704,
      O => system_controller_inst_current_state_FFd10_In27_2_0
    );
  system_controller_inst_current_state_FFd10_In27_2 : X_LUT4
    generic map(
      INIT => X"FFDF",
      LOC => "SLICE_X13Y48"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_10,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_current_state_FFd10_In27_2_704
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_1_1 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X75Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl(1)
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_705
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_706
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_707
    );
  system_controller_inst_N450_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N450,
      O => system_controller_inst_N450_0
    );
  system_controller_inst_N450_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N22_pack_1,
      O => system_controller_inst_N22
    );
  system_controller_inst_Ker221 : X_LUT4
    generic map(
      INIT => X"F4F4",
      LOC => "SLICE_X9Y43"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_current_state_FFd5_26,
      ADR2 => system_controller_inst_current_state_FFd9_10,
      ADR3 => VCC,
      O => system_controller_inst_N22_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_708
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X72Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_709
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_710
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_711
    );
  system_controller_inst_N352_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N352,
      O => system_controller_inst_N352_0
    );
  system_controller_inst_N352_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N32_pack_1,
      O => system_controller_inst_N32
    );
  system_controller_inst_Ker322 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X7Y41"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(1),
      ADR1 => system_controller_inst_col_addr(3),
      ADR2 => system_controller_inst_col_addr(0),
      ADR3 => system_controller_inst_col_addr(2),
      O => system_controller_inst_N32_pack_1
    );
  system_controller_inst_N35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N35,
      O => system_controller_inst_N35_0
    );
  system_controller_inst_N35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N41_pack_1,
      O => system_controller_inst_N41
    );
  system_controller_inst_Ker411 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X13Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(7),
      ADR2 => system_controller_inst_N121_0,
      ADR3 => system_controller_inst_current_state_FFd7_55,
      O => system_controller_inst_N41_pack_1
    );
  system_controller_inst_N43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N43,
      O => system_controller_inst_N43_0
    );
  system_controller_inst_N43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N42_pack_1,
      O => system_controller_inst_N42
    );
  system_controller_inst_Ker421 : X_LUT4
    generic map(
      INIT => X"EE00",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_33,
      ADR1 => system_controller_inst_current_state_FFd10_32,
      ADR2 => VCC,
      ADR3 => led_o_0_OBUF_15,
      O => system_controller_inst_N42_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_712
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X73Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0241,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_713
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_714
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X73Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0242,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_715
    );
  system_controller_inst_next_loop_count_2_map1510_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_map1510,
      O => system_controller_inst_next_loop_count_2_map1510_0
    );
  system_controller_inst_next_loop_count_2_map1510_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N38_pack_1,
      O => system_controller_inst_N38
    );
  system_controller_inst_Ker381 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X13Y53"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_33,
      ADR1 => system_controller_inst_current_state_FFd7_55,
      ADR2 => system_controller_inst_current_state_FFd10_32,
      ADR3 => system_controller_inst_current_state_FFd2_52,
      O => system_controller_inst_N38_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_716
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_717
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_718
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_719
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_720,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2 : X_LUT4
    generic map(
      INIT => X"DFDF",
      LOC => "SLICE_X61Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_82,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_81,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_720
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_721
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N281_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N281
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_722
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_723
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X64Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X69Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02021 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X69Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DXMUX_724
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_725
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02131 : X_LUT4
    generic map(
      INIT => X"00E0",
      LOC => "SLICE_X69Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02061 : X_LUT4
    generic map(
      INIT => X"1400",
      LOC => "SLICE_X63Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_726
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_727
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_728
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02091 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X61Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0242_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N10
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02421 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X75Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02431 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X37Y28"
    )
    port map (
      ADR0 => auto_ref_req,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_85,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_86,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0243
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X69Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_729,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X69Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_729
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0244_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N13
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02441 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X46Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_N0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N0_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0181
    );
  mem_interface_top_inst_ddr2_top0_controller0_n01811 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X49Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_730
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_731
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_732
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_733
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0247_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N15
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02471 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_734
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_735
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_736
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_737
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01951 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X59Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_738
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_739
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_740
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_741
    );
  mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0337
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03371 : X_LUT4
    generic map(
      INIT => X"AAFD",
      LOC => "SLICE_X70Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01961 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X58Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01981 : X_LUT4
    generic map(
      INIT => X"0E00",
      LOC => "SLICE_X71Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N19
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02851 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X44Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_N558_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N558,
      O => mem_interface_top_inst_ddr2_top0_controller0_N558_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02838 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X61Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_8,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_28,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_82,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      O => mem_interface_top_inst_ddr2_top0_controller0_N558
    );
  mem_interface_top_inst_ddr2_top0_delay_sel_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_delay_sel(1)
    );
  mem_interface_top_inst_ddr2_top0_delay_sel_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_six : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X89Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_742
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_743
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_744
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_745
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_88,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_746
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_747
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X75Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_748
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_749
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_750
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_751
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_delay_sel(4)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_4_1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X88Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR1 => mem_interface_top_inst_delay_sel(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_87,
      ADR3 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(4),
      O => mem_interface_top_inst_ddr2_top0_delay_sel_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X71Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X71Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N321 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X71Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1
    );
  system_controller_inst_current_reg1_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_11_DYMUX_752
    );
  system_controller_inst_current_reg1_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_11_CLKINV_753
    );
  system_controller_inst_N474_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N474,
      O => system_controller_inst_N474_0
    );
  system_controller_inst_next_reg3_1_SW1 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X30Y46"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd3_53,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_state_FFd9_10,
      ADR3 => system_controller_inst_current_state_FFd8_56,
      O => system_controller_inst_N474
    );
  system_controller_inst_col_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_1_pack_1,
      O => system_controller_inst_col_addr_1_DXMUX_754
    );
  system_controller_inst_col_addr_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N393_pack_1,
      O => system_controller_inst_N393
    );
  system_controller_inst_col_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_1_CLKINV_755
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_756
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_757
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_758
    );
  system_controller_inst_current_reg1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_0_DYMUX_759
    );
  system_controller_inst_current_reg1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_0_CLKINV_760
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_DYMUX_761
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_SRFFMUX_762
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_CLKINV_763
    );
  system_controller_inst_current_reg2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_0_DYMUX_764
    );
  system_controller_inst_current_reg2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_0_CLKINV_765
    );
  system_controller_inst_current_reg2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_1_DYMUX_766
    );
  system_controller_inst_current_reg2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_1_CLKINV_767
    );
  system_controller_inst_current_reg2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_2_DYMUX_768
    );
  system_controller_inst_current_reg2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_2_CLKINV_769
    );
  system_controller_inst_current_reg1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_7_DYMUX_770
    );
  system_controller_inst_current_reg1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_7_CLKINV_771
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_772
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_773
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT
    );
  system_controller_inst_current_reg1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_8_DYMUX_774
    );
  system_controller_inst_current_reg1_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_8_CLKINV_775
    );
  mem_interface_top_inst_ddr2_top0_controller0_N339_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N339,
      O => mem_interface_top_inst_ddr2_top0_controller0_N339_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N339_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N01_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N01
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker011 : X_LUT4
    generic map(
      INIT => X"0178",
      LOC => "SLICE_X49Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N01_pack_1
    );
  system_controller_inst_current_reg2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_7_DYMUX_776
    );
  system_controller_inst_current_reg2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_7_CLKINV_777
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_DYMUX_778
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_SRFFMUX_779
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N598_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N598,
      O => mem_interface_top_inst_ddr2_top0_controller0_N598_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_36_SW0 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N598
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_DYMUX_780
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_SRFFMUX_781
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X63Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N155_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N155,
      O => mem_interface_top_inst_ddr2_top0_controller0_N155_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N155
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_DYMUX_782
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_SRFFMUX_783
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X61Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N604_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N604
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_30_SW0 : X_LUT4
    generic map(
      INIT => X"000E",
      LOC => "SLICE_X66Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N610_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N604_pack_1
    );
  system_controller_inst_N20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N20,
      O => system_controller_inst_N20_0
    );
  system_controller_inst_next_reg3_2_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X12Y48"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_26,
      ADR1 => system_controller_inst_current_state_FFd9_10,
      ADR2 => system_controller_inst_current_state_FFd4_54,
      ADR3 => system_controller_inst_current_state_FFd8_56,
      O => system_controller_inst_N20
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_784
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N171
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_785
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N501_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N501,
      O => mem_interface_top_inst_ddr2_top0_controller0_N501_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker501 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X49Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      O => mem_interface_top_inst_ddr2_top0_controller0_N501
    );
  system_controller_inst_col_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_2_pack_1,
      O => system_controller_inst_col_addr_2_DXMUX_786
    );
  system_controller_inst_col_addr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N397_pack_1,
      O => system_controller_inst_N397
    );
  system_controller_inst_col_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_2_CLKINV_787
    );
  mem_interface_top_inst_delay_sel_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(0),
      O => mem_interface_top_inst_delay_sel_0_DYMUX_788
    );
  mem_interface_top_inst_delay_sel_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_delay_sel_0_SRFFMUX_789
    );
  mem_interface_top_inst_delay_sel_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_delay_sel_0_CLKINV_790
    );
  mem_interface_top_inst_delay_sel_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_90,
      O => mem_interface_top_inst_delay_sel_0_CEINV_791
    );
  system_controller_inst_current_state_FFd10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd10_In_pack_1,
      O => system_controller_inst_current_state_FFd10_DXMUX_792
    );
  system_controller_inst_current_state_FFd10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd10_In_map1108_pack_1,
      O => system_controller_inst_current_state_FFd10_In_map1108
    );
  system_controller_inst_current_state_FFd10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd10_CLKINV_793
    );
  mem_interface_top_inst_delay_sel_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(1),
      O => mem_interface_top_inst_delay_sel_1_DYMUX_794
    );
  mem_interface_top_inst_delay_sel_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_delay_sel_1_SRFFMUX_795
    );
  mem_interface_top_inst_delay_sel_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_delay_sel_1_CLKINV_796
    );
  mem_interface_top_inst_delay_sel_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_90,
      O => mem_interface_top_inst_delay_sel_1_CEINV_797
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_798
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N35
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_799
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X67Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT
    );
  mem_interface_top_inst_delay_sel_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(2),
      O => mem_interface_top_inst_delay_sel_2_DYMUX_800
    );
  mem_interface_top_inst_delay_sel_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_delay_sel_2_SRFFMUX_801
    );
  mem_interface_top_inst_delay_sel_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_delay_sel_2_CLKINV_802
    );
  mem_interface_top_inst_delay_sel_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_90,
      O => mem_interface_top_inst_delay_sel_2_CEINV_803
    );
  mem_interface_top_inst_delay_sel_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(3),
      O => mem_interface_top_inst_delay_sel_3_DYMUX_804
    );
  mem_interface_top_inst_delay_sel_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_delay_sel_3_SRFFMUX_805
    );
  mem_interface_top_inst_delay_sel_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_delay_sel_3_CLKINV_806
    );
  mem_interface_top_inst_delay_sel_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_90,
      O => mem_interface_top_inst_delay_sel_3_CEINV_807
    );
  system_controller_inst_N459_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N459,
      O => system_controller_inst_N459_0
    );
  system_controller_inst_N459_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n00381_SW0_2_pack_1,
      O => system_controller_inst_n00381_SW0_2_92
    );
  system_controller_inst_n00381_SW0_2 : X_LUT4
    generic map(
      INIT => X"F3FF",
      LOC => "SLICE_X6Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_col_addr(1),
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_n00381_SW0_2_pack_1
    );
  mem_interface_top_inst_delay_sel_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(4),
      O => mem_interface_top_inst_delay_sel_4_DYMUX_808
    );
  mem_interface_top_inst_delay_sel_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_delay_sel_4_SRFFMUX_809
    );
  mem_interface_top_inst_delay_sel_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_delay_sel_4_CLKINV_810
    );
  mem_interface_top_inst_delay_sel_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_90,
      O => mem_interface_top_inst_delay_sel_4_CEINV_811
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_812
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N63
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_813
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X63Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N72_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N72,
      O => mem_interface_top_inst_ddr2_top0_controller0_N72_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker721 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X70Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_8,
      O => mem_interface_top_inst_ddr2_top0_controller0_N72
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1668_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1668,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1668_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1668_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N65
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker651 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X51Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_31,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N0_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_36,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      O => mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_814
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_815
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_816
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_817
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_818
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_819
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DXMUX_820
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N59_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N59
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_821
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_822
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map1227_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map1227
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_823
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N54_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N54,
      O => mem_interface_top_inst_ddr2_top0_controller0_N54_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_5_xor1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X44Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N54
    );
  system_controller_inst_col_addr_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_4_pack_1,
      O => system_controller_inst_col_addr_4_DXMUX_824
    );
  system_controller_inst_col_addr_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N395_pack_1,
      O => system_controller_inst_N395
    );
  system_controller_inst_col_addr_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_4_CLKINV_825
    );
  system_controller_inst_loop_count_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_5_pack_1,
      O => system_controller_inst_loop_count_5_DXMUX_826
    );
  system_controller_inst_loop_count_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N301_pack_1,
      O => system_controller_inst_N301
    );
  system_controller_inst_loop_count_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_5_CLKINV_827
    );
  mem_interface_top_inst_sys_rst90_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_71,
      O => mem_interface_top_inst_sys_rst90_1_DYMUX_828
    );
  mem_interface_top_inst_sys_rst90_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_sys_rst90_1_SRFFMUX_829
    );
  mem_interface_top_inst_sys_rst90_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_sys_rst90_1_CLKINV_830
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_831
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N602_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N602
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_832
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_39,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_DYMUX_833
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_SRFFMUX_834
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_835
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0250_1017,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_836
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_77,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_DYMUX_837
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_SRFFMUX_838
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N600_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N600,
      O => mem_interface_top_inst_ddr2_top0_controller0_N600_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_13_SW0 : X_LUT4
    generic map(
      INIT => X"FE77",
      LOC => "SLICE_X66Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N600
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_839
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_840
    );
  burst_done_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_burst_done_38,
      O => burst_done_DYMUX_841
    );
  burst_done_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => burst_done_CLKINV_842
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DXMUX_843
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_844
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n010365 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X55Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_845
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X79Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n013115 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X57Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_pack_1
    );
  mem_interface_top_inst_sys_rst180_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_93,
      O => mem_interface_top_inst_sys_rst180_1_DYMUX_846
    );
  mem_interface_top_inst_sys_rst180_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_sys_rst180_1_SRFFMUX_847
    );
  mem_interface_top_inst_sys_rst180_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X79Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_sys_rst180_1_CLKINVNOT
    );
  mem_interface_top_inst_sys_rst270_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_94,
      O => mem_interface_top_inst_sys_rst270_1_DYMUX_848
    );
  mem_interface_top_inst_sys_rst270_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_sys_rst270_1_SRFFMUX_849
    );
  mem_interface_top_inst_sys_rst270_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_sys_rst270_1_CLKINVNOT
    );
  system_controller_inst_N18_map1700_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N18_map1700,
      O => system_controller_inst_N18_map1700_0
    );
  system_controller_inst_N1834 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X12Y43"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_10,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_state_FFd4_54,
      ADR3 => system_controller_inst_current_state_FFd5_26,
      O => system_controller_inst_N18_map1700
    );
  system_controller_inst_col_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_3_pack_1,
      O => system_controller_inst_col_addr_3_DXMUX_850
    );
  system_controller_inst_col_addr_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N18_pack_1,
      O => system_controller_inst_N18
    );
  system_controller_inst_col_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_3_CLKINV_851
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007010 : X_LUT4
    generic map(
      INIT => X"0CFF",
      LOC => "SLICE_X62Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_852
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_853
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N424_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N424,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N424_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007016 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X63Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N424
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_DYMUX_854
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_CLKINV_855
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y76",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_856
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y76",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_857
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_85,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_DYMUX_858
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_SRFFMUX_859
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_860
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_861
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_o_95,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_862
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_863
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_864
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_DYMUX_865
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_CLKINV_866
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_DYMUX_867
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_CLKINV_868
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1035_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1035,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1035_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In10 : X_LUT4
    generic map(
      INIT => X"00A8",
      LOC => "SLICE_X50Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_31,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_36,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1035
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_DYMUX_869
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_CLKINV_870
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007037 : X_LUT4
    generic map(
      INIT => X"00FE",
      LOC => "SLICE_X62Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_871
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_872
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_DYMUX_873
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_CLKINV_874
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_875
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_876
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02951_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_877,
      O => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02951_2 : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X34Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_877
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007083 : X_LUT4
    generic map(
      INIT => X"0357",
      LOC => "SLICE_X62Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1551_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1551,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1551_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1551_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N596_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N596
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In37_SW0 : X_LUT4
    generic map(
      INIT => X"FFDD",
      LOC => "SLICE_X46Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N596_pack_1
    );
  system_controller_inst_loop_count_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_1_pack_1,
      O => system_controller_inst_loop_count_1_DXMUX_878
    );
  system_controller_inst_loop_count_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_1_map1490_pack_1,
      O => system_controller_inst_next_loop_count_1_map1490
    );
  system_controller_inst_loop_count_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_1_CLKINV_879
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker101 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X59Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1
    );
  system_controller_inst_next_loop_count_2_map1522_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_map1522,
      O => system_controller_inst_next_loop_count_2_map1522_0
    );
  system_controller_inst_next_loop_count_2_40 : X_LUT4
    generic map(
      INIT => X"3322",
      LOC => "SLICE_X31Y54"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_26,
      ADR1 => system_controller_inst_N34,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_state_FFd9_10,
      O => system_controller_inst_next_loop_count_2_map1522
    );
  system_controller_inst_N18_map1695_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N18_map1695,
      O => system_controller_inst_N18_map1695_0
    );
  system_controller_inst_N18_map1695_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker34_pack_1,
      O => system_controller_inst_Ker34_59
    );
  system_controller_inst_Ker34_1 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X12Y52"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => system_controller_inst_loop_count(3),
      ADR2 => system_controller_inst_loop_count(7),
      ADR3 => system_controller_inst_N446_0,
      O => system_controller_inst_Ker34_pack_1
    );
  system_controller_inst_loop_count_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_pack_1,
      O => system_controller_inst_loop_count_2_DXMUX_880
    );
  system_controller_inst_loop_count_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_map1529_pack_1,
      O => system_controller_inst_next_loop_count_2_map1529
    );
  system_controller_inst_loop_count_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_2_CLKINV_881
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker131 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X61Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131
    );
  system_controller_inst_next_loop_count_1_map1502_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_1_map1502,
      O => system_controller_inst_next_loop_count_1_map1502_0
    );
  system_controller_inst_next_loop_count_1_78 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X30Y54"
    )
    port map (
      ADR0 => system_controller_inst_N467_0,
      ADR1 => system_controller_inst_N34,
      ADR2 => system_controller_inst_N468_0,
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_next_loop_count_1_map1502
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_882,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X67Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_882
    );
  auto_ref_req_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => auto_ref_req_DXMUX_883
    );
  auto_ref_req_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0243,
      O => auto_ref_req_REVUSED_884
    );
  auto_ref_req_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => auto_ref_req_SRFFMUX_885
    );
  auto_ref_req_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => auto_ref_req_CLKINVNOT
    );
  auto_ref_req_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_49,
      O => auto_ref_req_CEINV_886
    );
  system_controller_inst_next_loop_count_2_map1530_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_map1530,
      O => system_controller_inst_next_loop_count_2_map1530_0
    );
  system_controller_inst_next_loop_count_2_66 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X10Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_next_loop_count_2_map1530
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker401 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X58Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker161 : X_LUT4
    generic map(
      INIT => X"CFCF",
      LOC => "SLICE_X60Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n008826 : X_LUT4
    generic map(
      INIT => X"00EB",
      LOC => "SLICE_X63Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_887
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_888
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_889
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_890
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_891
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_892
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_893
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_894
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X68Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X68Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker381 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X68Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_24,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1
    );
  system_controller_inst_N468_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N468,
      O => system_controller_inst_N468_0
    );
  system_controller_inst_next_loop_count_1_78_SW1 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X30Y55"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd10_32,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => led_o_0_OBUF_15,
      ADR3 => system_controller_inst_current_state_FFd6_33,
      O => system_controller_inst_N468
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_895
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_896
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_897
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_898,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X60Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_898
    );
  system_controller_inst_N121_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N121,
      O => system_controller_inst_N121_0
    );
  system_controller_inst_N121_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker121_1_pack_1,
      O => system_controller_inst_Ker121_1_98
    );
  system_controller_inst_Ker121_1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X13Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_loop_count(5),
      ADR3 => system_controller_inst_loop_count(6),
      O => system_controller_inst_Ker121_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_n00041 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X84Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR1 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_87,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_899
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_n0011,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_900
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_901
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1550_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1550,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1550_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In36 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X46Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1550
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_902
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X71Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_48
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_903
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X71Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_904
    );
  mem_interface_top_inst_ddr2_top0_controller0_N425_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N425,
      O => mem_interface_top_inst_ddr2_top0_controller0_N425_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N425_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0282_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0282_79
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0282 : X_LUT4
    generic map(
      INIT => X"FB02",
      LOC => "SLICE_X70Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N175_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0282_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1556_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1556,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1556_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In73 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X51Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1556
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0381_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_905,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0381_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0381 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X51Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N339_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0381_905
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DXMUX_906
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_907
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_908
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_Out241 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X69Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97,
      O => mem_interface_top_inst_ddr2_top0_ddr_web_cntrl
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV1_1 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X87Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV1_2 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X86Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_909,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X46Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_909
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1642_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1642,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1642_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1642_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1632_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1632
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In19 : X_LUT4
    generic map(
      INIT => X"FAF1",
      LOC => "SLICE_X49Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1632_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1640_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1640,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1640_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In46 : X_LUT4
    generic map(
      INIT => X"8FF8",
      LOC => "SLICE_X48Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1640
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1645_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1645,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1645_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74 : X_LUT4
    generic map(
      INIT => X"084C",
      LOC => "SLICE_X47Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1645
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_910
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N1
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_911
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_912
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_initialize_memory,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_913
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_914
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0244,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_915
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_4_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DYMUX_916
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX_917
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_5_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DYMUX_918
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX_919
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_2_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_DYMUX_920
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_SRFFMUX_921
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_922
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N25
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_923
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X34Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_924
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N26
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_925
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_7_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_926
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_927
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X63Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_8_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_DYMUX_928
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_SRFFMUX_929
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N6,
      O => mem_interface_top_inst_ddr2_top0_controller0_N6_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker61 : X_LUT4
    generic map(
      INIT => X"FBFF",
      LOC => "SLICE_X61Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_81,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N6
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_9_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_DYMUX_930
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_SRFFMUX_931
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_enable,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_932
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_933
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_934
    );
  mem_interface_top_inst_sys_rst_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_1_96,
      O => mem_interface_top_inst_sys_rst_1_DYMUX_935
    );
  mem_interface_top_inst_sys_rst_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_sys_rst_1_SRFFMUX_936
    );
  mem_interface_top_inst_sys_rst_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_sys_rst_1_CLKINV_937
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DXMUX_938
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_939
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_940
    );
  mem_interface_top_inst_ddr2_top0_rst_calib_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_80,
      O => mem_interface_top_inst_ddr2_top0_rst_calib_DYMUX_941
    );
  mem_interface_top_inst_ddr2_top0_rst_calib_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_rst_calib_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_942
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N48
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_943
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N300_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N300,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N300_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081_SW0 : X_LUT4
    generic map(
      INIT => X"FFF5",
      LOC => "SLICE_X65Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N300
    );
  mem_interface_top_inst_ddr2_top0_controller0_N612_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N612,
      O => mem_interface_top_inst_ddr2_top0_controller0_N612_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_30_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FD3F",
      LOC => "SLICE_X64Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N612
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_DYMUX_944
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_SRFFMUX_945
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X39Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DXMUX_946
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_947
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_100,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_948
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0235_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_949
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X43Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT
    );
  system_controller_inst_col_addr_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_5_pack_1,
      O => system_controller_inst_col_addr_5_DXMUX_950
    );
  system_controller_inst_col_addr_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N3_pack_1,
      O => system_controller_inst_N3
    );
  system_controller_inst_col_addr_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_5_CLKINV_951
    );
  system_controller_inst_current_state_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd5_In_pack_1,
      O => system_controller_inst_current_state_FFd5_DXMUX_952
    );
  system_controller_inst_current_state_FFd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N5_pack_1,
      O => system_controller_inst_N5
    );
  system_controller_inst_current_state_FFd5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd5_CLKINV_953
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_divRst1 : X_LUT4
    generic map(
      INIT => X"5F5F",
      LOC => "SLICE_X75Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_50,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_DYMUX_954
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0235_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_SRFFMUX_955
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X42Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DYMUX_956
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX_957
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X42Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_DYMUX_958
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_SRFFMUX_959
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X40Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_960
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_961
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X40Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(8),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_962
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_963
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X41Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker4111 : X_LUT4
    generic map(
      INIT => X"6600",
      LOC => "SLICE_X58Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_964
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_965
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_966
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_967
    );
  user_input_address_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(2),
      O => user_input_address_2_DYMUX_968
    );
  user_input_address_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_2_CLKINV_969
    );
  user_input_address_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(3),
      O => user_input_address_3_DYMUX_970
    );
  user_input_address_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_3_CLKINV_971
    );
  user_input_address_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(6),
      O => user_input_address_6_DYMUX_972
    );
  user_input_address_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_6_CLKINV_973
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_974
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_975
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_976
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_977
    );
  user_input_address_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(7),
      O => user_input_address_7_DYMUX_978
    );
  user_input_address_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_7_CLKINV_979
    );
  user_input_address_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(8),
      O => user_input_address_8_DYMUX_980
    );
  user_input_address_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_8_CLKINV_981
    );
  user_input_address_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(9),
      O => user_input_address_9_DYMUX_982
    );
  user_input_address_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_9_CLKINV_983
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_101,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_984
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_985
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X78Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_986
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_58,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_987
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_988
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X38Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_989
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1313_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1313,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1313_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3629 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X20Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1313
    );
  mem_interface_top_inst_ddr2_top0_controller0_N610_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N610,
      O => mem_interface_top_inst_ddr2_top0_controller0_N610_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_30_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"BBDF",
      LOC => "SLICE_X66Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N610
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_102,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_990
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_991
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018426 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X80Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018453 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X81Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019426 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X82Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77
    );
  system_controller_inst_N12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N12,
      O => system_controller_inst_N12_0
    );
  system_controller_inst_current_state_FFd8_In_SW0 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X13Y50"
    )
    port map (
      ADR0 => led_o_0_OBUF_15,
      ADR1 => system_controller_inst_current_state_FFd8_56,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N12
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_DXMUX_992
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_SRFFMUX_993
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_CLKINV_994
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_995
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_996
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINV : X_INV
    generic map(
      LOC => "SLICE_X61Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019454 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X61Y59"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_n00111 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X74Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR1 => mreset_i_IBUF_9,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_n0011
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081 : X_LUT4
    generic map(
      INIT => X"FBFF",
      LOC => "SLICE_X65Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N300_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081_997
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1624_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1624,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1624_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X51Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_8,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1624
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_wait_200us,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_998
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_999
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_1000
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_1001
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_1002
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_1003
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_1004
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_1005
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_1006
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X78Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT
    );
  system_controller_inst_N454_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N454,
      O => system_controller_inst_N454_0
    );
  system_controller_inst_N1853_SW2 : X_LUT4
    generic map(
      INIT => X"F2FA",
      LOC => "SLICE_X9Y41"
    )
    port map (
      ADR0 => system_controller_inst_N22,
      ADR1 => system_controller_inst_col_addr(1),
      ADR2 => system_controller_inst_N18_map1700_0,
      ADR3 => system_controller_inst_col_addr(0),
      O => system_controller_inst_N454
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_1007
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_1008
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_1009
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_1010
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_1011
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_1012
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_1013,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker25_2 : X_LUT4
    generic map(
      INIT => X"FAFF",
      LOC => "SLICE_X35Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_1013
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_1014,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker26_2 : X_LUT4
    generic map(
      INIT => X"F7F7",
      LOC => "SLICE_X60Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_82,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_67,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_1014
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_Out171 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X67Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst90_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_1015
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_1016
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1563_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1563,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1563_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In100 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X64Y37"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_11,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1563
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0250_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N317_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N317
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0250_SW0 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X62Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N317_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_one : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X74Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hexClk
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X82Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_1018
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_1019
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_1020
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_1021
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X53Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_37,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1022
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1023
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1024
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_six : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X75Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(0),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DYMUX_1025
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX_1026
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV_1027
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV_1028
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(1),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_DYMUX_1029
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_SRFFMUX_1030
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CLKINV_1031
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CEINV_1032
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_57,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_DYMUX_1033
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_SRFFMUX_1034
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X47Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1035
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1036
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_103,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_DYMUX_1037
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_SRFFMUX_1038
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(4),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_DYMUX_1039
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_SRFFMUX_1040
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CLKINV_1041
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CEINV_1042
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_81,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_DYMUX_1043
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_SRFFMUX_1044
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_14,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_1045
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_1046
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_104,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_1047
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_1048
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_105,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_DYMUX_1049
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_SRFFMUX_1050
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_CLKINVNOT
    );
  system_controller_inst_TP_port_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(10),
      O => system_controller_inst_TP_port_0_DYMUX_1051
    );
  system_controller_inst_TP_port_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_0_CLKINV_1052
    );
  system_controller_inst_TP_port_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_0_CEINV_1053
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0245_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N319_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N319
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0245_SW0 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X64Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N319_pack_1
    );
  system_controller_inst_TP_port_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(11),
      O => system_controller_inst_TP_port_1_DYMUX_1055
    );
  system_controller_inst_TP_port_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_1_CLKINV_1056
    );
  system_controller_inst_TP_port_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_1_CEINV_1057
    );
  system_controller_inst_TP_port_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(13),
      O => system_controller_inst_TP_port_3_DYMUX_1058
    );
  system_controller_inst_TP_port_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_3_CLKINV_1059
    );
  system_controller_inst_TP_port_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_3_CEINV_1060
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X83Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_1061
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_1062
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_1063
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_1064
    );
  system_controller_inst_TP_port_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(30),
      O => system_controller_inst_TP_port_20_DYMUX_1065
    );
  system_controller_inst_TP_port_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_20_CLKINV_1066
    );
  system_controller_inst_TP_port_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_20_CEINV_1067
    );
  system_controller_inst_TP_port_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(22),
      O => system_controller_inst_TP_port_12_DYMUX_1068
    );
  system_controller_inst_TP_port_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_12_CLKINV_1069
    );
  system_controller_inst_TP_port_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_12_CEINV_1070
    );
  system_controller_inst_TP_port_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(31),
      O => system_controller_inst_TP_port_21_DYMUX_1071
    );
  system_controller_inst_TP_port_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_21_CLKINV_1072
    );
  system_controller_inst_TP_port_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_21_CEINV_1073
    );
  system_controller_inst_TP_port_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(23),
      O => system_controller_inst_TP_port_13_DYMUX_1074
    );
  system_controller_inst_TP_port_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_13_CLKINV_1075
    );
  system_controller_inst_TP_port_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_13_CEINV_1076
    );
  system_controller_inst_TP_port_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(15),
      O => system_controller_inst_TP_port_5_DYMUX_1077
    );
  system_controller_inst_TP_port_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_5_CLKINV_1078
    );
  system_controller_inst_TP_port_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_5_CEINV_1079
    );
  system_controller_inst_TP_port_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(24),
      O => system_controller_inst_TP_port_14_DYMUX_1080
    );
  system_controller_inst_TP_port_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_14_CLKINV_1081
    );
  system_controller_inst_TP_port_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_14_CEINV_1082
    );
  system_controller_inst_TP_port_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(25),
      O => system_controller_inst_TP_port_15_DYMUX_1083
    );
  system_controller_inst_TP_port_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_15_CLKINV_1084
    );
  system_controller_inst_TP_port_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_15_CEINV_1085
    );
  system_controller_inst_TP_port_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(26),
      O => system_controller_inst_TP_port_16_DYMUX_1086
    );
  system_controller_inst_TP_port_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_16_CLKINV_1087
    );
  system_controller_inst_TP_port_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_16_CEINV_1088
    );
  system_controller_inst_TP_port_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(27),
      O => system_controller_inst_TP_port_17_DYMUX_1089
    );
  system_controller_inst_TP_port_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_17_CLKINV_1090
    );
  system_controller_inst_TP_port_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_17_CEINV_1091
    );
  system_controller_inst_TP_port_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(19),
      O => system_controller_inst_TP_port_9_DYMUX_1092
    );
  system_controller_inst_TP_port_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_9_CLKINV_1093
    );
  system_controller_inst_TP_port_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_9_CEINV_1094
    );
  system_controller_inst_TP_port_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(28),
      O => system_controller_inst_TP_port_18_DYMUX_1095
    );
  system_controller_inst_TP_port_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_18_CLKINV_1096
    );
  system_controller_inst_TP_port_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_18_CEINV_1097
    );
  system_controller_inst_TP_port_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(29),
      O => system_controller_inst_TP_port_19_DYMUX_1098
    );
  system_controller_inst_TP_port_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_19_CLKINV_1099
    );
  system_controller_inst_TP_port_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_19_CEINV_1100
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1664_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1664,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1664_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1664_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1655_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1655
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In105 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X46Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N592_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1655_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_1101
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N56_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N56
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_1102
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1103
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1104
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1105
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1106
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_1107
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1108
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1109
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1663_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1663,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1663_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In139 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X46Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1663
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_1110
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1666_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1666
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_1111
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT
    );
  system_controller_inst_N174_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N174,
      O => system_controller_inst_N174_0
    );
  system_controller_inst_n00540 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X30Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_state_FFd5_26,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_state_FFd4_54,
      O => system_controller_inst_N174
    );
  system_controller_inst_n0038_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0038,
      O => system_controller_inst_n0038_0
    );
  system_controller_inst_n00381 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X11Y46"
    )
    port map (
      ADR0 => system_controller_inst_Ker34_59,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_n0038
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X80Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_DYMUX_1112
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_SRFFMUX_1113
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CLKINV_1114
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CEINV_1115
    );
  system_controller_inst_next_loop_count_2_map1519_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_map1519,
      O => system_controller_inst_next_loop_count_2_map1519_0
    );
  system_controller_inst_next_loop_count_2_map1519_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_map1513_pack_1,
      O => system_controller_inst_next_loop_count_2_map1513
    );
  system_controller_inst_next_loop_count_2_6 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X12Y55"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_N34,
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_N31_0,
      O => system_controller_inst_next_loop_count_2_map1513_pack_1
    );
  user_config_register1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_11_Q,
      O => user_config_register1_1_DYMUX_1116
    );
  user_config_register1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register1_1_CLKINV_1117
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_89,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_1118
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_1119
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_1120
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_1121
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_1122
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_1123
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X87Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_1124
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_1125
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_1126
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_1127
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X82Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_1128
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_1129
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_1130
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_1131
    );
  user_config_register2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_0_Q,
      O => user_config_register2_9_DYMUX_1132
    );
  user_config_register2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_9_CLKINV_1133
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1134
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N239_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N239
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1135
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1136
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1137
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1138
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1139
    );
  user_config_register2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_7_Q,
      O => user_config_register2_2_DYMUX_1140
    );
  user_config_register2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_2_CLKINV_1141
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X82Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DYMUX_1142
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX_1143
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV_1144
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV_1145
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_1146
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_1147
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_1148
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_1149
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_DYMUX_1150
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081_997,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_SRFFMUX_1151
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_CLKINV_1152
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103146 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X57Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1153
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N179_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N179
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1154
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1155
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1156
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1157
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1158
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X86Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_1159
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_1160
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_1161
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_1162
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1163
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1164
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1165
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1166
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DXMUX_1167
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_1168
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_1169
    );
  mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1325_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1325
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_22 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X70Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0282_79,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1325_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_BUF2_1 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X44Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_BUF2_2 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_108,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DXMUX_1170
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_n0003_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_1171
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_1172
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_1173
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_109,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DXMUX_1174
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_n0003_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_1175
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_1176
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X72Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_110,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DXMUX_1177
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_n0003_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_1178
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_1179
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_1180
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DXMUX_1181
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_1182
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hexClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_1183
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_three : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X74Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_three : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X88Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_three : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X88Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_five : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X89Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_five : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X89Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DXMUX_1184
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_1185
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX_1186
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_1187
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DXMUX_1188
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_1189
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX_1190
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_1191
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_1192
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_1193
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_1194
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_1195
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_1196
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DXMUX_1197
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_1198
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX_1199
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_1200
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_1201
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_1202
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_1203
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_1204
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_1205
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DXMUX_1206
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DYMUX_1207
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX_1208
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV_1209
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_1210
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_1211
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_1212
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_1213
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_1214
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DXMUX_1215
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_1216
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX_1217
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_1218
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_1219
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DXMUX_1220
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_1221
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX_1222
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_1223
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DXMUX_1224
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_1225
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX_1226
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_1227
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DXMUX_1228
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_1229
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX_1230
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_1231
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_1232
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DXMUX_1233
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_1234
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX_1235
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_1236
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_1237
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DXMUX_1238
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_1239
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX_1240
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_1241
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DXMUX_1242
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_1243
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX_1244
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_1245
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DXMUX_1246
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_1247
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX_1248
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_1249
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DXMUX_1250
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DYMUX_1251
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX_1252
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV_1253
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DXMUX_1254
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_1255
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_1256
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_111,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DXMUX_1257
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_n0003_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_1258
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_1259
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_five : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X75Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DXMUX_1260
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_1261
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DXMUX_1262
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_1263
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_three : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X90Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DXMUX_1264
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_1265
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_1266
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_five : X_LUT4
    generic map(
      INIT => X"B1B1",
      LOC => "SLICE_X91Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_five : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X91Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_DXMUX_1267
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DXMUX_1268
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DXMUX_1269
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_1270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_1271
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X87Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DXMUX_1272
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_1273
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_1274
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X87Y50"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DXMUX_1275
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_1276
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DXMUX_1277
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_1278
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_1280,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_1279
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X58Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_1281,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_1280
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X58Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_1282,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_1281,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_1283,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_1281
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_1282
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_1283
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_1285,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_1284
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X58Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_1285
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_1286,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X58Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_1287,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_1288,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_1286
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_1287
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_1288
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_1289
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_1290
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_lut : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X58Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_1292,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_1291
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X58Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_1293,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_1292
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1294,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1294,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1297,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_1302
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X58Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1294,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_1293,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1297,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_1293
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1294
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1297
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_1296,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_1295
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X58Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_1296
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_1298,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_1300
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X58Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_1304,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1297,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_1299
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X58Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_1301,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_1300,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_1299,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_1298
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_1303,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_1302,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_1304,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_1301
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_1303
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_1304
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_1305
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_1306
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_lut : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X58Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_1308,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_1307
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X58Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_1309,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_1308
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1310,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1310,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1313,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_1318
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X58Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1310,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_1309,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1313,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_1309
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1310
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1313
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_1312,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_1311
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X58Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_1312
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_1316
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X58Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_1320,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1313,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_1315
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X58Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_1317,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_1316,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_1315,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_1314
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_1319,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_1318,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_1320,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_1317
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_1319
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_1320
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_1321
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_1322
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_5_lut : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X58Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_1324,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_1323
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X58Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_1325,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_1324
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X58Y7"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_1326,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_1325,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_1327,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_1314,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_1325
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_1326
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_1327
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_1329,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_1328
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X58Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_1329
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_1330
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_1331
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_7_lut : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X58Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X81Y18"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_1339
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X81Y18"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_1333
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_1332
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X81Y18"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_1333,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_1334,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_1335,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_1334
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_1335
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_1337,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_1336
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X81Y18"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_0_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_1337
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_1338,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X81Y18"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_1339,
      IB => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_1340,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_1338
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_1340
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_1341
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_1342
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_1343
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X81Y19"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1355
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_1345,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_1344
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X81Y19"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_1346,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_1345
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y19"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1355,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1355,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1349,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_1354
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X81Y19"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1355,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_1346,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1349,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_1346
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1349
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_1348,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_1347
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X81Y19"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_1348
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_1350,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_1352
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X81Y19"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_1356,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1349,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_1351
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X81Y19"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_1353,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_1352,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_1351,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_1350
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y19"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1355,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_1354,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_1356,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_1353
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_1356
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_1357
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_1358
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_1359
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X81Y20"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1371
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_1361,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_1360
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X81Y20"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_1362,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_1361
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y20"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1371,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1371,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1365,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_1370
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X81Y20"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1371,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_1362,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1365,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_1362
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1365
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_1364,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_1363
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X81Y20"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_1364
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_1366,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_1368
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X81Y20"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_1372,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1365,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_1367
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X81Y20"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_1369,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_1368,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_1367,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_1366
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y20"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1371,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_1370,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_1372,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_1369
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_1372
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_1373
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_1374
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_1375
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DXMUX_1376
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_1377
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX_1378
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_1379
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_1380
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DXMUX_1381
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_1382
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX_1383
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_1384
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_1385
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DXMUX_1386
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_1387
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX_1388
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_1389
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DXMUX_1390
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_1391
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX_1392
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_1393
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DXMUX_1394
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_1395
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX_1396
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_1397
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DXMUX_1398
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_1399
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX_1400
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_1401
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X18Y20"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_1407
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X18Y20"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_1402
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X18Y20"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_1402,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_1403,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_1404,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_1403
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N5,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_1404
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_1405,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X18Y20"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_1405
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_1406,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X18Y20"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_1407,
      IB => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_1408,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_1406
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_1408
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1418
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_1409,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_1410,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_1409
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1418,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1418,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1412,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_1417
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1418,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_1410,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1412,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_1410
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1412
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_1411,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_1411
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_1413,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_1415
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_1419,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1412,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_1414
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_1416,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_1415,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_1414,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_1413
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1418,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_1417,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_1419,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_1416
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_1419
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1429
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_1420,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_1421,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_1420
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1429,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1429,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1423,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_1428
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1429,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_1421,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1423,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_1421
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1423
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_1422,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_1422
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_1424,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_1426
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_1430,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1423,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_1425
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_1427,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_1426,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_1425,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_1424
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1429,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_1428,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_1430,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_1427
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_1430
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1440
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_1431,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_1432,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_1431
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1440,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1440,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1434,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_1439
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1440,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_1432,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1434,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_1432
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1434
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_1433,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_1433
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_1435,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_1437
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_1441,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1434,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_1436
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_1438,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_1437,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_1436,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_1435
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1440,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_1439,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_1441,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_1438
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_1441
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1451
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_1442,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_1443,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_1442
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1451,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1451,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1445,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_1450
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1451,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_1443,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1445,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_1443
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1445
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_1444,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_1444
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_1448
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_1452,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1445,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_1447
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_1449,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_1448,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_1447,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_1446
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1451,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_1450,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_1452,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_1449
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_1452
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X18Y25"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_1454
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_1453,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X18Y25"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_1455,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_1453
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X18Y25"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_1454,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_1455,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_1456,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_1446,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_1455
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_1456
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_1457,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X18Y25"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_1458,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_1457
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X81Y21"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1470
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_1460,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_1459
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X81Y21"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_1461,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_1460
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y21"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1470,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1470,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1464,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_1469
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X81Y21"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1470,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_1461,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1464,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_1461
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1464
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_1463,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_1462
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X81Y21"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_1463
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_1465,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_1467
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X81Y21"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_1471,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1464,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_1466
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X81Y21"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_1468,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_1467,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_1466,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_1465
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y21"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1470,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_1469,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_1471,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_1468
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_1471
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_1472
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_1473
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_1474
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X81Y22"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1486
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_1476,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_1475
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X81Y22"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_1477,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_1476
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y22"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1486,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1486,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1480,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_1485
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X81Y22"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1486,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_1477,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1480,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_1477
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1480
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_1479,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_1478
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X81Y22"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_1479
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_1481,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_1483
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X81Y22"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_1487,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1480,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_1482
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X81Y22"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_1484,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_1483,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_1482,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_1481
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y22"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1486,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_1485,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_1487,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_1484
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_1487
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_1488
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_1489
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_1490
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X81Y23"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1502
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_1492,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_1491
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X81Y23"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_1493,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_1492
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y23"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1502,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1502,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1496,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_1501
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X81Y23"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1502,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_1493,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1496,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_1493
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1496
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_1495,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_1494
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X81Y23"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_1495
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_1497,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_1499
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X81Y23"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_1503,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1496,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_1498
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X81Y23"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_1500,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_1499,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_1498,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_1497
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y23"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1502,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_1501,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_1503,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_1500
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_1503
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_1504
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_1505
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_1506
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X81Y24"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1518
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_1508,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_1507
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X81Y24"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_1509,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_1508
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y24"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1518,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1518,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1512,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_1517
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X81Y24"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1518,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_1509,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1512,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_1509
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1512
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_1511,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_1510
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X81Y24"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_1511
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_1515
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X81Y24"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_1519,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1512,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_1514
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X81Y24"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_1516,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_1515,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_1514,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_1513
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X81Y24"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1518,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_1517,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_1519,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_1516
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_1519
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_1520
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_1521
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_1522
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X81Y25"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_1525
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_1524,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_1523
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X81Y25"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_1526,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_14_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_1524
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X81Y25"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_1525,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_1526,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_1527,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X81Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_1513,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_1526
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X81Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_1527
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_1529,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_1528
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X81Y25"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_1530,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_1529
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_1531
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_1532
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_1533
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_15_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X81Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_1530
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_1534
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_1536,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_1535,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_1537,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_1535
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_1536
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_1537
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_1539,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_1538
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_1539
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_1540,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X59Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_1541,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_1542,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_1540
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_1541
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_1542
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_1543
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_1544
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X59Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_1546,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_1545
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_1547,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_1546
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1548,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1548,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1551,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_1556
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1548,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_1547,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1551,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_1547
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1548
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1551
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_1550,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_1549
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_1550
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_1552,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_1554
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_1558,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1551,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_1553
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_1555,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_1554,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_1553,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_1552
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_1557,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_1556,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_1558,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_1555
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_1557
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_1558
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_1559
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_1560
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X59Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_1562,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_1561
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_1563,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_1562
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1564,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1564,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1567,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_1572
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1564,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_1563,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1567,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_1563
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1564
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1567
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_1566,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_1565
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_1566
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_1570
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_1574,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1567,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_1569
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_1571,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_1570,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_1569,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_1568
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_1573,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_1572,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_1574,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_1571
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_1573
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_1574
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_1575
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_1576
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_5_lut : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X59Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_1578,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_1577
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_1579,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_1578
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y7"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_1580,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_1579,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_1581,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_1568,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_1579
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X59Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_1580
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_1581
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_1583,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_1582
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_1583
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_1584
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_1585
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_7_lut : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X59Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_1586,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N167,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N166,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_1587,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_1586
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_1587
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_1589,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_1588
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_1590,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_1589
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_1590
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_1591
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_1592
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_1593
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X66Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_1594,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_1595,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_1594
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_1595
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In3 : X_LUT4
    generic map(
      INIT => X"FFAF",
      LOC => "SLICE_X66Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_1596
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_1597
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_1599
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_1598
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_1600
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_1601
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_1603
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_1602
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_1604
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1605
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1607
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1606
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1608
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1609
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1611
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1610
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1612
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1613
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1615
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1614
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1616
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1617
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1619
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1618
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1620
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1621
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1623
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1622
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1624
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1625
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1627
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1626
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1628
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1629
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1631
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1630
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1632
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1633
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1635
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1634
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIF_MUX_1636
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIG_MUX_1637
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV_1639
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV_1638
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIF_MUX_1640
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIG_MUX_1641
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV_1643
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV_1642
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1644
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1645
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1647
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1646
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1648
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1649
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1651
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1650
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1652
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1653
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1655
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1654
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1656
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1657
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1659
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1658
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1660
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1661
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1663
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1662
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1664
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1665
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1667
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1666
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1668
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1669
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1671
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1670
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1672
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1673
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1675
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1674
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1676
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1677
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1679
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1678
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1680
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1681
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1683
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1682
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1684
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1685
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1687
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1686
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1688
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1689
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1691
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1690
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1692
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1693
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1695
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1694
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1696
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1697
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1699
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1698
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIF_MUX_1700
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIG_MUX_1701
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV_1703
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV_1702
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIF_MUX_1704
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIG_MUX_1705
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV_1707
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV_1706
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1708
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1709
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1711
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1710
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1712
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1713
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1715
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1714
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1716
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1717
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1719
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1718
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1720
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1721
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1723
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1722
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1724
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1725
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1727
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1726
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1728
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1729
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1731
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1730
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1732
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1733
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1735
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1734
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1736
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1737
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1739
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1738
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1740
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1741
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1743
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1742
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1744
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1745
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1747
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1746
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1748
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1749
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1751
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1750
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1752
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1753
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1755
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1754
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1756
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1757
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1759
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1758
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1760
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1761
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1763
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1762
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1764
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1765
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1767
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1766
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1768
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1769
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1771
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1770
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_OBUFTDS_N : X_OBUFTDS
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N,
      T => ddr2_dqs_n_1_T,
      O => ddr2_dqs_n(1),
      OB => ddr2_dqs_n_1_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r7 : X_OBUF
    generic map(
      LOC => "PAD248"
    )
    port map (
      I => ddr2_address_7_O,
      O => ddr2_address(7)
    );
  ddr2_address_7_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_7_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(7),
      O => ddr2_address_7_O
    );
  ddr2_address_7_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(7),
      O => ddr2_address_7_OUTPUT_OFF_O1INV_1772
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r8 : X_OBUF
    generic map(
      LOC => "PAD247"
    )
    port map (
      I => ddr2_address_8_O,
      O => ddr2_address(8)
    );
  ddr2_address_8_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD247",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_8_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD247",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(8),
      O => ddr2_address_8_O
    );
  ddr2_address_8_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD247",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(8),
      O => ddr2_address_8_OUTPUT_OFF_O1INV_1773
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r9 : X_OBUF
    generic map(
      LOC => "PAD250"
    )
    port map (
      I => ddr2_address_9_O,
      O => ddr2_address(9)
    );
  ddr2_address_9_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD250",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_9_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD250",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(9),
      O => ddr2_address_9_O
    );
  ddr2_address_9_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD250",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(9),
      O => ddr2_address_9_OUTPUT_OFF_O1INV_1774
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_r1 : X_OBUF
    generic map(
      LOC => "PAD226"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q,
      O => ddr2_clk0
    );
  ddr2_cke_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD232",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_cke_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r20 : X_OBUF
    generic map(
      LOC => "PAD232"
    )
    port map (
      I => ddr2_cke_O,
      O => ddr2_cke
    );
  ddr2_cke_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD232",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q,
      O => ddr2_cke_O
    );
  ddr2_cke_OUTPUT_OFF_O1INV : X_INV
    generic map(
      LOC => "PAD232",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_wait_200us,
      O => ddr2_cke_OUTPUT_OFF_O1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r19 : X_OBUF
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => ddr2_csb_O,
      O => ddr2_csb
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r21 : X_OBUF
    generic map(
      LOC => "PAD256"
    )
    port map (
      I => ddr2_ODT0_O,
      O => ddr2_ODT0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r16 : X_OBUF
    generic map(
      LOC => "PAD236"
    )
    port map (
      I => ddr2_web_O,
      O => ddr2_web
    );
  ddr2_web_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD236",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_web_OUTPUT_OTCLK1INVNOT
    );
  ddr2_web_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD236",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q,
      O => ddr2_web_O
    );
  ddr2_web_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD236",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_web_cntrl,
      O => ddr2_web_OUTPUT_OFF_O1INV_1775
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD215"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q,
      CTL => ddr2_dq_10_T,
      O => ddr2_dq(10)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(10),
      O => ddr2_dq_10_INBUF
    );
  ddr2_dq_10_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_10_OUTPUT_OTCLK2INV_1776
    );
  ddr2_dq_10_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_10_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DM0_OBUF : X_OBUF
    generic map(
      LOC => "PAD228"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(0),
      O => ddr2_dm(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DM1_OBUF : X_OBUF
    generic map(
      LOC => "PAD227"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(1),
      O => ddr2_dm(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD216"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q,
      CTL => ddr2_dq_11_T,
      O => ddr2_dq(11)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(11),
      O => ddr2_dq_11_INBUF
    );
  ddr2_dq_11_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_11_OUTPUT_OTCLK2INV_1777
    );
  ddr2_dq_11_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_11_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD201"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q,
      CTL => ddr2_dq_0_T,
      O => ddr2_dq(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(0),
      O => ddr2_dq_0_INBUF
    );
  ddr2_dq_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_0_OUTPUT_OTCLK2INV_1778
    );
  ddr2_dq_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_0_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_OBUFTDS : X_OBUFTDS
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q,
      T => ddr2_dqs_0_T,
      O => ddr2_dqs(0),
      OB => ddr2_dqs_0_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_IBUFDS_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD200"
    )
    port map (
      I => ddr2_dqs(0),
      IB => ddr2_dqs_n(0),
      O => ddr2_dqs_0_INBUF
    );
  ddr2_dqs_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_0_OUTPUT_OTCLK2INV_1779
    );
  ddr2_dqs_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dqs_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1,
      O => ddr2_dqs_0_T
    );
  ddr2_dqs_0_OUTPUT_TFF_T2INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => ddr2_dqs_0_OUTPUT_TFF_T2INV_1780
    );
  led_o_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD404"
    )
    port map (
      I => led_o_0_O,
      O => led_o(0)
    );
  led_o_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD419"
    )
    port map (
      I => led_o_1_O,
      O => led_o(1)
    );
  led_o_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD406"
    )
    port map (
      I => led_o_2_O,
      O => led_o(2)
    );
  system_controller_inst_pc_data_o_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD384"
    )
    port map (
      I => pc_data_o_0_O,
      O => pc_data_o(0)
    );
  system_controller_inst_pc_data_o_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD399"
    )
    port map (
      I => pc_data_o_1_O,
      O => pc_data_o(1)
    );
  system_controller_inst_pc_data_o_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD403"
    )
    port map (
      I => pc_data_o_2_O,
      O => pc_data_o(2)
    );
  system_controller_inst_pc_data_o_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD397"
    )
    port map (
      I => pc_data_o_3_O,
      O => pc_data_o(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r0 : X_OBUF
    generic map(
      LOC => "PAD237"
    )
    port map (
      I => ddr2_address_0_O,
      O => ddr2_address(0)
    );
  system_controller_inst_pc_data_o_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD401"
    )
    port map (
      I => pc_data_o_4_O,
      O => pc_data_o(4)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r1 : X_OBUF
    generic map(
      LOC => "PAD240"
    )
    port map (
      I => ddr2_address_1_O,
      O => ddr2_address(1)
    );
  ddr2_address_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD240",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD240",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(1),
      O => ddr2_address_1_O
    );
  ddr2_address_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD240",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(1),
      O => ddr2_address_1_OUTPUT_OFF_O1INV_1781
    );
  system_controller_inst_pc_data_o_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD402"
    )
    port map (
      I => pc_data_o_5_O,
      O => pc_data_o(5)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r2 : X_OBUF
    generic map(
      LOC => "PAD239"
    )
    port map (
      I => ddr2_address_2_O,
      O => ddr2_address(2)
    );
  ddr2_address_2_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_2_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(2),
      O => ddr2_address_2_O
    );
  ddr2_address_2_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(2),
      O => ddr2_address_2_OUTPUT_OFF_O1INV_1782
    );
  system_controller_inst_pc_data_o_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD395"
    )
    port map (
      I => pc_data_o_6_O,
      O => pc_data_o(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r3 : X_OBUF
    generic map(
      LOC => "PAD244"
    )
    port map (
      I => ddr2_address_3_O,
      O => ddr2_address(3)
    );
  ddr2_address_3_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD244",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_3_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD244",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(3),
      O => ddr2_address_3_O
    );
  ddr2_address_3_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD244",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(3),
      O => ddr2_address_3_OUTPUT_OFF_O1INV_1783
    );
  system_controller_inst_pc_data_o_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD409"
    )
    port map (
      I => pc_data_o_7_O,
      O => pc_data_o(7)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r4 : X_OBUF
    generic map(
      LOC => "PAD243"
    )
    port map (
      I => ddr2_address_4_O,
      O => ddr2_address(4)
    );
  ddr2_address_4_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD243",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_4_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD243",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(4),
      O => ddr2_address_4_O
    );
  ddr2_address_4_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD243",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(4),
      O => ddr2_address_4_OUTPUT_OFF_O1INV_1784
    );
  system_controller_inst_pc_data_o_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD400"
    )
    port map (
      I => pc_data_o_8_O,
      O => pc_data_o(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r5 : X_OBUF
    generic map(
      LOC => "PAD246"
    )
    port map (
      I => ddr2_address_5_O,
      O => ddr2_address(5)
    );
  ddr2_address_5_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD246",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_5_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD246",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(5),
      O => ddr2_address_5_O
    );
  ddr2_address_5_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD246",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(5),
      O => ddr2_address_5_OUTPUT_OFF_O1INV_1785
    );
  system_controller_inst_pc_data_o_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD415"
    )
    port map (
      I => pc_data_o_9_O,
      O => pc_data_o(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r6 : X_OBUF
    generic map(
      LOC => "PAD245"
    )
    port map (
      I => ddr2_address_6_O,
      O => ddr2_address(6)
    );
  ddr2_address_6_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD245",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_6_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD245",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(6),
      O => ddr2_address_6_O
    );
  ddr2_address_6_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD245",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(6),
      O => ddr2_address_6_OUTPUT_OFF_O1INV_1786
    );
  system_controller_inst_pc_data_o_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD398"
    )
    port map (
      I => pc_data_o_10_O,
      O => pc_data_o(10)
    );
  system_controller_inst_pc_data_o_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD407"
    )
    port map (
      I => pc_data_o_11_O,
      O => pc_data_o(11)
    );
  system_controller_inst_pc_data_o_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD377"
    )
    port map (
      I => pc_data_o_12_O,
      O => pc_data_o(12)
    );
  system_controller_inst_pc_data_o_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD425"
    )
    port map (
      I => pc_data_o_20_O,
      O => pc_data_o(20)
    );
  system_controller_inst_pc_data_o_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD373"
    )
    port map (
      I => pc_data_o_13_O,
      O => pc_data_o(13)
    );
  system_controller_inst_pc_data_o_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD413"
    )
    port map (
      I => pc_data_o_21_O,
      O => pc_data_o(21)
    );
  system_controller_inst_pc_data_o_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD379"
    )
    port map (
      I => pc_data_o_14_O,
      O => pc_data_o(14)
    );
  system_controller_inst_pc_data_o_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD385"
    )
    port map (
      I => pc_data_o_15_O,
      O => pc_data_o(15)
    );
  system_controller_inst_pc_data_o_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD405"
    )
    port map (
      I => pc_data_o_16_O,
      O => pc_data_o(16)
    );
  system_controller_inst_pc_data_o_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD410"
    )
    port map (
      I => pc_data_o_17_O,
      O => pc_data_o(17)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r10 : X_OBUF
    generic map(
      LOC => "PAD249"
    )
    port map (
      I => ddr2_address_10_O,
      O => ddr2_address(10)
    );
  ddr2_address_10_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD249",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_10_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD249",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(10),
      O => ddr2_address_10_O
    );
  ddr2_address_10_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD249",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(10),
      O => ddr2_address_10_OUTPUT_OFF_O1INV_1787
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD202"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q,
      CTL => ddr2_dq_1_T,
      O => ddr2_dq(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(1),
      O => ddr2_dq_1_INBUF
    );
  ddr2_dq_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_1_OUTPUT_OTCLK2INV_1788
    );
  ddr2_dq_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_1_OUTPUT_OTCLK1INVNOT
    );
  system_controller_inst_pc_data_o_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD408"
    )
    port map (
      I => pc_data_o_18_O,
      O => pc_data_o(18)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r11 : X_OBUF
    generic map(
      LOC => "PAD252"
    )
    port map (
      I => ddr2_address_11_O,
      O => ddr2_address(11)
    );
  system_controller_inst_pc_data_o_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD416"
    )
    port map (
      I => pc_data_o_19_O,
      O => pc_data_o(19)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r12 : X_OBUF
    generic map(
      LOC => "PAD251"
    )
    port map (
      I => ddr2_address_12_O,
      O => ddr2_address(12)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD219"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q,
      CTL => ddr2_dq_12_T,
      O => ddr2_dq(12)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(12),
      O => ddr2_dq_12_INBUF
    );
  ddr2_dq_12_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_12_OUTPUT_OTCLK2INV_1789
    );
  ddr2_dq_12_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_12_OUTPUT_OTCLK1INVNOT
    );
  mreset_i_IBUF : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i,
      O => mreset_i_INBUF
    );
  mreset_i_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_INBUF,
      O => mreset_i_IBUF_9
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD203"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q,
      CTL => ddr2_dq_2_T,
      O => ddr2_dq(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(2),
      O => ddr2_dq_2_INBUF
    );
  ddr2_dq_2_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_2_OUTPUT_OTCLK2INV_1790
    );
  ddr2_dq_2_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_2_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_r2 : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q,
      O => ddr2_clk0b
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_OBUFTDS_N : X_OBUFTDS
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N,
      T => ddr2_dqs_n_0_T,
      O => ddr2_dqs_n(0),
      OB => ddr2_dqs_n_0_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r18 : X_OBUF
    generic map(
      LOC => "PAD233"
    )
    port map (
      I => ddr2_casb_O,
      O => ddr2_casb
    );
  ddr2_casb_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD233",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_casb_OUTPUT_OTCLK1INVNOT
    );
  ddr2_casb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD233",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q,
      O => ddr2_casb_O
    );
  ddr2_casb_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD233",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl,
      O => ddr2_casb_OUTPUT_OFF_O1INV_1791
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD222"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q,
      CTL => ddr2_dq_15_T,
      O => ddr2_dq(15)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(15),
      O => ddr2_dq_15_INBUF
    );
  ddr2_dq_15_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_15_OUTPUT_OTCLK2INV_1792
    );
  ddr2_dq_15_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_15_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD213"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q,
      CTL => ddr2_dq_8_T,
      O => ddr2_dq(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(8),
      O => ddr2_dq_8_INBUF
    );
  ddr2_dq_8_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_8_OUTPUT_OTCLK2INV_1793
    );
  ddr2_dq_8_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_8_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD214"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q,
      CTL => ddr2_dq_9_T,
      O => ddr2_dq(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(9),
      O => ddr2_dq_9_INBUF
    );
  ddr2_dq_9_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_9_OUTPUT_OTCLK2INV_1794
    );
  ddr2_dq_9_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_9_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r17 : X_OBUF
    generic map(
      LOC => "PAD234"
    )
    port map (
      I => ddr2_rasb_O,
      O => ddr2_rasb
    );
  ddr2_rasb_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD234",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_rasb_OUTPUT_OTCLK1INVNOT
    );
  ddr2_rasb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD234",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q,
      O => ddr2_rasb_O
    );
  ddr2_rasb_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD234",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl,
      O => ddr2_rasb_OUTPUT_OFF_O1INV_1795
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r00 : X_OBUF
    generic map(
      LOC => "PAD235"
    )
    port map (
      I => ddr2_ba_0_O,
      O => ddr2_ba(0)
    );
  ddr2_ba_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD235",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_ba_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_ba_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD235",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(0),
      O => ddr2_ba_0_O
    );
  ddr2_ba_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD235",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl(0),
      O => ddr2_ba_0_OUTPUT_OFF_O1INV_1796
    );
  ddr2_ba_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD238",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_ba_1_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r13 : X_OBUF
    generic map(
      LOC => "PAD238"
    )
    port map (
      I => ddr2_ba_1_O,
      O => ddr2_ba(1)
    );
  ddr2_ba_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD238",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(1),
      O => ddr2_ba_1_O
    );
  ddr2_ba_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD238",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl(1),
      O => ddr2_ba_1_OUTPUT_OFF_O1INV_1797
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX3S"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_I0_INV,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_SINV : X_INV
    generic map(
      LOC => "BUFGMUX3S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX3S",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0 : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX6P"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_I0_INV,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT,
      O => new_clk
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_SINV : X_INV
    generic map(
      LOC => "BUFGMUX6P",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX6P",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90 : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX7S"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_I0_INV,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT,
      O => clk90
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_SINV : X_INV
    generic map(
      LOC => "BUFGMUX7S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX7S",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_RSTINV : X_INV
    generic map(
      LOC => "DCM_X3Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_RSTINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1 : X_DCM
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.0,
      CLKFX_DIVIDE => 1,
      CLKFX_MULTIPLY => 4,
      CLKOUT_PHASE_SHIFT => "NONE",
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 0,
      LOC => "DCM_X3Y0",
      SIM_CLKIN_CYCLE_JITTER => 300 ps,
      SIM_CLKIN_PERIOD_JITTER => 1000 ps,
      MAXPERCLKIN => 41668 ps,
      MAXPERPSCLK => 1149998850 ps
    )
    port map (
      CLKIN => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1799,
      CLKFB => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1798,
      DSSEN => GLOBAL_LOGIC0,
      RST => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_RSTINVNOT,
      PSINCDEC => GLOBAL_LOGIC0,
      PSEN => GLOBAL_LOGIC0,
      PSCLK => GLOBAL_LOGIC0,
      CLK0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm,
      CLK90 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm,
      CLK180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK180,
      CLK270 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK270,
      CLK2X => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X,
      CLK2X180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X180,
      CLKDV => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKDV,
      CLKFX => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX,
      CLKFX180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX180,
      LOCKED => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      PSDONE => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_PSDONE,
      STATUS(7) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS7,
      STATUS(6) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS6,
      STATUS(5) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS5,
      STATUS(4) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS4,
      STATUS(3) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS3,
      STATUS(2) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS2,
      STATUS(1) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS1,
      STATUS(0) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS0
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF : X_BUF
    generic map(
      LOC => "DCM_X3Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1798
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF : X_BUF
    generic map(
      LOC => "DCM_X3Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1799
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_PSCLKINV : X_BUF
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_PSCLKINV_1800
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINV : X_INV
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm : X_DCM
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.0,
      CLKFX_DIVIDE => 1,
      CLKFX_MULTIPLY => 4,
      CLKOUT_PHASE_SHIFT => "VARIABLE",
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 128,
      LOC => "DCM_X2Y0",
      SIM_CLKIN_CYCLE_JITTER => 300 ps,
      SIM_CLKIN_PERIOD_JITTER => 1000 ps,
      MAXPERCLKIN => 41668 ps,
      MAXPERPSCLK => 1149998850 ps
    )
    port map (
      CLKIN => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1802,
      CLKFB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1801,
      DSSEN => GLOBAL_LOGIC0,
      RST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT,
      PSINCDEC => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      PSEN => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      PSCLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_PSCLKINV_1800,
      CLK0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm,
      CLK90 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK90,
      CLK180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK180,
      CLK270 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK270,
      CLK2X => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X,
      CLK2X180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X180,
      CLKDV => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKDV,
      CLKFX => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX,
      CLKFX180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX180,
      LOCKED => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      PSDONE => mem_interface_top_inst_infrastructure_top0_cal_top0_psDone,
      STATUS(7) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS7,
      STATUS(6) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS6,
      STATUS(5) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS5,
      STATUS(4) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS4,
      STATUS(3) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS3,
      STATUS(2) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS2,
      STATUS(1) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS1,
      STATUS(0) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF : X_BUF
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1801
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF : X_BUF
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1802
    );
  system_controller_inst_N99_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N99,
      O => system_controller_inst_N99_0
    );
  system_controller_inst_N99_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N398,
      O => system_controller_inst_N398_0
    );
  system_controller_inst_n0053_2_SW1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X6Y40"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(1),
      ADR1 => system_controller_inst_col_addr(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N398
    );
  system_controller_inst_N401_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N401,
      O => system_controller_inst_N401_0
    );
  system_controller_inst_N401_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N452,
      O => system_controller_inst_N452_0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_OBUFTDS : X_OBUFTDS
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q,
      T => ddr2_dqs_1_T,
      O => ddr2_dqs(1),
      OB => ddr2_dqs_1_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_IBUFDS_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => ddr2_dqs(1),
      IB => ddr2_dqs_n(1),
      O => ddr2_dqs_1_INBUF
    );
  ddr2_dqs_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_1_OUTPUT_OTCLK2INV_1803
    );
  ddr2_dqs_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dqs_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1,
      O => ddr2_dqs_1_T
    );
  ddr2_dqs_1_OUTPUT_TFF_T2INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => ddr2_dqs_1_OUTPUT_TFF_T2INV_1804
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD204"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q,
      CTL => ddr2_dq_3_T,
      O => ddr2_dq(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(3),
      O => ddr2_dq_3_INBUF
    );
  ddr2_dq_3_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_3_OUTPUT_OTCLK2INV_1805
    );
  ddr2_dq_3_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_3_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD220"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q,
      CTL => ddr2_dq_13_T,
      O => ddr2_dq(13)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(13),
      O => ddr2_dq_13_INBUF
    );
  ddr2_dq_13_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_13_OUTPUT_OTCLK2INV_1806
    );
  ddr2_dq_13_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_13_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD207"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q,
      CTL => ddr2_dq_4_T,
      O => ddr2_dq(4)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(4),
      O => ddr2_dq_4_INBUF
    );
  ddr2_dq_4_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_4_OUTPUT_OTCLK2INV_1807
    );
  ddr2_dq_4_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_4_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD208"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q,
      CTL => ddr2_dq_5_T,
      O => ddr2_dq(5)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(5),
      O => ddr2_dq_5_INBUF
    );
  ddr2_dq_5_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_5_OUTPUT_OTCLK2INV_1808
    );
  ddr2_dq_5_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_5_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_5_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en,
      O => ddr2_dq_5_T
    );
  ddr2_dq_5_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_5_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD221"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q,
      CTL => ddr2_dq_14_T,
      O => ddr2_dq(14)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(14),
      O => ddr2_dq_14_INBUF
    );
  ddr2_dq_14_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_14_OUTPUT_OTCLK2INV_1809
    );
  ddr2_dq_14_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_14_OUTPUT_OTCLK1INVNOT
    );
  diff_buf_brefclk_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD57"
    )
    port map (
      I => brefclk_p_i,
      IB => brefclk_n_i,
      O => brefclk_p_i_INBUF
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD209"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q,
      CTL => ddr2_dq_6_T,
      O => ddr2_dq(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(6),
      O => ddr2_dq_6_INBUF
    );
  ddr2_dq_6_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_6_OUTPUT_OTCLK2INV_1810
    );
  ddr2_dq_6_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_6_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_rst_iob_inbuf : X_BUF
    generic map(
      LOC => "PAD223",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr_rst_dqs_div_i,
      O => ddr_rst_dqs_div_i_INBUF
    );
  ddr_rst_dqs_div_i_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD223",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr_rst_dqs_div_i_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dqs_div_rst
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_rst_iob_outbuf : X_OBUF
    generic map(
      LOC => "PAD224"
    )
    port map (
      I => ddr_rst_dqs_div_o_O,
      O => ddr_rst_dqs_div_o
    );
  ddr_rst_dqs_div_o_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr_rst_dqs_div_o_OUTPUT_OTCLK1INVNOT
    );
  ddr_rst_dqs_div_o_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int,
      O => ddr_rst_dqs_div_o_O
    );
  ddr_rst_dqs_div_o_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_80,
      O => ddr_rst_dqs_div_o_OUTPUT_OFF_O1INV_1811
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q,
      CTL => ddr2_dq_7_T,
      O => ddr2_dq(7)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(7),
      O => ddr2_dq_7_INBUF
    );
  ddr2_dq_7_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_7_OUTPUT_OTCLK2INV_1812
    );
  ddr2_dq_7_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_7_OUTPUT_OTCLK1INVNOT
    );
  system_controller_inst_N1853_SW1 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X8Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_N18_map1700_0,
      ADR2 => system_controller_inst_N32,
      ADR3 => system_controller_inst_N22,
      O => system_controller_inst_N452
    );
  system_controller_inst_N31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N31,
      O => system_controller_inst_N31_0
    );
  system_controller_inst_N31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N470,
      O => system_controller_inst_N470_0
    );
  system_controller_inst_next_loop_count_3_41_SW0 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X10Y56"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => VCC,
      O => system_controller_inst_N470
    );
  system_controller_inst_current_input_address_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_2_pack_1,
      O => system_controller_inst_current_input_address_2_DXMUX_1813
    );
  system_controller_inst_current_input_address_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => system_controller_inst_current_input_address_2_DYMUX_1814
    );
  system_controller_inst_current_input_address_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N0_pack_1,
      O => system_controller_inst_N0
    );
  system_controller_inst_current_input_address_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_address_2_SRFFMUX_1815
    );
  system_controller_inst_current_input_address_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_2_CLKINV_1816
    );
  system_controller_inst_current_state_FFd7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd7_In_pack_1,
      O => system_controller_inst_current_state_FFd7_DXMUX_1817
    );
  system_controller_inst_current_state_FFd7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd10_In_map1117,
      O => system_controller_inst_current_state_FFd10_In_map1117_0
    );
  system_controller_inst_current_state_FFd7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd7_CLKINV_1818
    );
  system_controller_inst_N448_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N448,
      O => system_controller_inst_N448_0
    );
  system_controller_inst_N448_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_0_map1408,
      O => system_controller_inst_next_loop_count_0_map1408_0
    );
  system_controller_inst_next_loop_count_0_13 : X_LUT4
    generic map(
      INIT => X"FDFC",
      LOC => "SLICE_X12Y51"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_current_state_FFd6_33,
      ADR2 => system_controller_inst_current_state_FFd10_32,
      ADR3 => system_controller_inst_current_state_FFd2_52,
      O => system_controller_inst_next_loop_count_0_map1408
    );
  system_controller_inst_current_state_FFd8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd8_In_pack_1,
      O => system_controller_inst_current_state_FFd8_DXMUX_1819
    );
  system_controller_inst_current_state_FFd8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N465,
      O => system_controller_inst_N465_0
    );
  system_controller_inst_current_state_FFd8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd8_CLKINV_1820
    );
  system_controller_inst_N478_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N478,
      O => system_controller_inst_N478_0
    );
  system_controller_inst_N478_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_6_map1618,
      O => system_controller_inst_next_loop_count_6_map1618_0
    );
  system_controller_inst_next_loop_count_6_14 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X12Y56"
    )
    port map (
      ADR0 => system_controller_inst_N41,
      ADR1 => system_controller_inst_N38,
      ADR2 => system_controller_inst_N43_0,
      ADR3 => system_controller_inst_next_loop_count_6_map1616_0,
      O => system_controller_inst_next_loop_count_6_map1618
    );
  system_controller_inst_N483_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N483,
      O => system_controller_inst_N483_0
    );
  system_controller_inst_N483_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd6_In_map1130,
      O => system_controller_inst_current_state_FFd6_In_map1130_0
    );
  system_controller_inst_current_state_FFd6_In27 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X12Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_N34,
      ADR2 => system_controller_inst_current_state_FFd6_In27_2_0,
      ADR3 => VCC,
      O => system_controller_inst_current_state_FFd6_In_map1130
    );
  system_controller_inst_N357_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N357,
      O => system_controller_inst_N357_0
    );
  system_controller_inst_N357_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N481,
      O => system_controller_inst_N481_0
    );
  system_controller_inst_next_loop_count_7_SW3 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X12Y59"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(4),
      ADR1 => system_controller_inst_loop_count(6),
      ADR2 => system_controller_inst_loop_count(5),
      ADR3 => system_controller_inst_loop_count(3),
      O => system_controller_inst_N481
    );
  system_controller_inst_loop_count_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_6_pack_1,
      O => system_controller_inst_loop_count_6_DXMUX_1821
    );
  system_controller_inst_loop_count_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N446,
      O => system_controller_inst_N446_0
    );
  system_controller_inst_loop_count_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_6_CLKINV_1822
    );
  system_controller_inst_current_input_address_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_4_pack_1,
      O => system_controller_inst_current_input_address_4_DXMUX_1823
    );
  system_controller_inst_current_input_address_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_6_pack_1,
      O => system_controller_inst_current_input_address_4_DYMUX_1824
    );
  system_controller_inst_current_input_address_4_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_address_4_SRFFMUX_1825
    );
  system_controller_inst_current_input_address_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_4_CLKINV_1826
    );
  system_controller_inst_next_loop_count_0_50_G_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_0_50_G_1_1827,
      O => system_controller_inst_next_loop_count_0_50_G_1_0
    );
  system_controller_inst_next_loop_count_0_50_G_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_3_map1390,
      O => system_controller_inst_next_loop_count_3_map1390_0
    );
  system_controller_inst_next_loop_count_3_2 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X13Y55"
    )
    port map (
      ADR0 => system_controller_inst_N38,
      ADR1 => system_controller_inst_N42,
      ADR2 => system_controller_inst_current_state_FFd5_26,
      ADR3 => system_controller_inst_current_state_FFd9_10,
      O => system_controller_inst_next_loop_count_3_map1390
    );
  system_controller_inst_current_input_data_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_6_map1616,
      O => system_controller_inst_next_loop_count_6_map1616_0
    );
  system_controller_inst_current_input_data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_Q,
      O => system_controller_inst_current_input_data_13_DYMUX_1828
    );
  system_controller_inst_current_input_data_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N10_pack_1,
      O => system_controller_inst_N10
    );
  system_controller_inst_current_input_data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_13_CLKINV_1829
    );
  system_controller_inst_current_input_address_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_5_pack_1,
      O => system_controller_inst_current_input_address_5_DXMUX_1830
    );
  system_controller_inst_current_input_address_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_7_pack_1,
      O => system_controller_inst_current_input_address_5_DYMUX_1831
    );
  system_controller_inst_current_input_address_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X14Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_address_5_SRFFMUX_1832
    );
  system_controller_inst_current_input_address_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_5_CLKINV_1833
    );
  system_controller_inst_current_input_address_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_3_pack_1,
      O => system_controller_inst_current_input_address_3_DXMUX_1834
    );
  system_controller_inst_current_input_address_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_8_pack_1,
      O => system_controller_inst_current_input_address_3_DYMUX_1835
    );
  system_controller_inst_current_input_address_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X14Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_address_3_SRFFMUX_1836
    );
  system_controller_inst_current_input_address_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_3_CLKINV_1837
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1303_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1303,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1303_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1303_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1308,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1308_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3620 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1308
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_1838
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_1839
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_1840
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X20Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DXMUX_1841
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DYMUX_1842
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX_1843
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_1844
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DYMUX_1845
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_1846
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DXMUX_1847
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DYMUX_1848
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX_1849
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DXMUX_1850
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DYMUX_1851
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX_1852
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINVNOT
    );
  user_input_address_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(4),
      O => user_input_address_4_DXMUX_1853
    );
  user_input_address_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(5),
      O => user_input_address_4_DYMUX_1854
    );
  user_input_address_4_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X26Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_address_4_SRFFMUX_1855
    );
  user_input_address_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_4_CLKINV_1856
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DXMUX_1857
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_1858
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_1859
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT
    );
  system_controller_inst_TP_port_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(21),
      O => system_controller_inst_TP_port_11_DXMUX_1860
    );
  system_controller_inst_TP_port_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(17),
      O => system_controller_inst_TP_port_11_DYMUX_1861
    );
  system_controller_inst_TP_port_11_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_11_SRFFMUX_1862
    );
  system_controller_inst_TP_port_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_11_CLKINV_1863
    );
  system_controller_inst_TP_port_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_11_CEINV_1864
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DXMUX_1865
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N594,
      O => mem_interface_top_inst_ddr2_top0_controller0_N594_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_1866
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT
    );
  system_controller_inst_N206_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N206,
      O => system_controller_inst_N206_0
    );
  system_controller_inst_N206_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N467,
      O => system_controller_inst_N467_0
    );
  system_controller_inst_next_loop_count_1_78_SW0 : X_LUT4
    generic map(
      INIT => X"3C28",
      LOC => "SLICE_X30Y52"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_33,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_current_state_FFd10_32,
      O => system_controller_inst_N467
    );
  system_controller_inst_current_input_data_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_Q,
      O => system_controller_inst_current_input_data_31_DXMUX_1867
    );
  system_controller_inst_current_input_data_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_pack_1,
      O => system_controller_inst_next_input_data_1_Q
    );
  system_controller_inst_current_input_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_Q,
      O => system_controller_inst_current_input_data_31_DYMUX_1868
    );
  system_controller_inst_current_input_data_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_pack_1,
      O => system_controller_inst_next_input_data_19_Q
    );
  system_controller_inst_current_input_data_31_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_31_SRFFMUX_1869
    );
  system_controller_inst_current_input_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_31_CLKINV_1870
    );
  system_controller_inst_next_input_data_19_1 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X30Y56"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_26,
      ADR1 => system_controller_inst_N34,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_next_input_data_19_pack_1
    );
  system_controller_inst_current_input_data_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_Q,
      O => system_controller_inst_current_input_data_28_DXMUX_1871
    );
  system_controller_inst_current_input_data_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_Q,
      O => system_controller_inst_current_input_data_28_DYMUX_1872
    );
  system_controller_inst_current_input_data_28_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_28_SRFFMUX_1873
    );
  system_controller_inst_current_input_data_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_28_CLKINV_1874
    );
  system_controller_inst_current_input_data_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_Q,
      O => system_controller_inst_current_input_data_10_DXMUX_1875
    );
  system_controller_inst_current_input_data_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_pack_1,
      O => system_controller_inst_next_input_data_10_Q
    );
  system_controller_inst_current_input_data_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_Q,
      O => system_controller_inst_current_input_data_10_DYMUX_1876
    );
  system_controller_inst_current_input_data_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N39_pack_1,
      O => system_controller_inst_N39
    );
  system_controller_inst_current_input_data_10_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_10_SRFFMUX_1877
    );
  system_controller_inst_current_input_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_10_CLKINV_1878
    );
  system_controller_inst_current_input_data_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_Q,
      O => system_controller_inst_current_input_data_25_DXMUX_1879
    );
  system_controller_inst_current_input_data_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054,
      O => system_controller_inst_n0054_0
    );
  system_controller_inst_current_input_data_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_Q,
      O => system_controller_inst_current_input_data_25_DYMUX_1880
    );
  system_controller_inst_current_input_data_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N476_pack_1,
      O => system_controller_inst_N476
    );
  system_controller_inst_current_input_data_25_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_25_SRFFMUX_1881
    );
  system_controller_inst_current_input_data_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_25_CLKINV_1882
    );
  system_controller_inst_n005437_SW0 : X_LUT4
    generic map(
      INIT => X"A3A2",
      LOC => "SLICE_X30Y60"
    )
    port map (
      ADR0 => system_controller_inst_N174_0,
      ADR1 => system_controller_inst_current_state_FFd10_32,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_current_state_FFd6_33,
      O => system_controller_inst_N476_pack_1
    );
  system_controller_inst_current_input_data_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_Q,
      O => system_controller_inst_current_input_data_19_DXMUX_1883
    );
  system_controller_inst_current_input_data_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_Q,
      O => system_controller_inst_current_input_data_19_DYMUX_1884
    );
  system_controller_inst_current_input_data_19_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_19_SRFFMUX_1885
    );
  system_controller_inst_current_input_data_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_19_CLKINV_1886
    );
  user_input_data_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(1),
      O => user_input_data_1_DXMUX_1887
    );
  user_input_data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(2),
      O => user_input_data_1_DYMUX_1888
    );
  user_input_data_1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_1_SRFFMUX_1889
    );
  user_input_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_1_CLKINV_1890
    );
  user_input_data_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_1_CEINV_1891
    );
  system_controller_inst_current_input_data_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_Q,
      O => system_controller_inst_current_input_data_16_DXMUX_1892
    );
  system_controller_inst_current_input_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_Q,
      O => system_controller_inst_current_input_data_16_DYMUX_1893
    );
  system_controller_inst_current_input_data_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_pack_1,
      O => system_controller_inst_next_input_data_15_Q
    );
  system_controller_inst_current_input_data_16_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_16_SRFFMUX_1894
    );
  system_controller_inst_current_input_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_16_CLKINV_1895
    );
  user_input_data_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(6),
      O => user_input_data_6_DXMUX_1896
    );
  user_input_data_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(7),
      O => user_input_data_6_DYMUX_1897
    );
  user_input_data_6_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_6_SRFFMUX_1898
    );
  user_input_data_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_6_CLKINV_1899
    );
  user_input_data_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_6_CEINV_1900
    );
  system_controller_inst_current_input_data_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_Q,
      O => system_controller_inst_current_input_data_7_DXMUX_1901
    );
  system_controller_inst_current_input_data_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_Q,
      O => system_controller_inst_current_input_data_7_DYMUX_1902
    );
  system_controller_inst_current_input_data_7_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_7_SRFFMUX_1903
    );
  system_controller_inst_current_input_data_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_7_CLKINV_1904
    );
  user_input_data_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(17),
      O => user_input_data_17_DXMUX_1905
    );
  user_input_data_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(18),
      O => user_input_data_17_DYMUX_1906
    );
  user_input_data_17_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_17_SRFFMUX_1907
    );
  user_input_data_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_17_CLKINV_1908
    );
  user_input_data_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_17_CEINV_1909
    );
  system_controller_inst_current_input_data_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_Q,
      O => system_controller_inst_current_input_data_12_DXMUX_1910
    );
  system_controller_inst_current_input_data_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_Q,
      O => system_controller_inst_current_input_data_12_DYMUX_1911
    );
  system_controller_inst_current_input_data_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_pack_2,
      O => system_controller_inst_next_input_data_12_Q
    );
  system_controller_inst_current_input_data_12_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_12_SRFFMUX_1912
    );
  system_controller_inst_current_input_data_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_12_CLKINV_1913
    );
  user_input_data_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(4),
      O => user_input_data_4_DXMUX_1914
    );
  user_input_data_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(5),
      O => user_input_data_4_DYMUX_1915
    );
  user_input_data_4_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_4_SRFFMUX_1916
    );
  user_input_data_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_4_CLKINV_1917
    );
  user_input_data_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_4_CEINV_1918
    );
  system_controller_inst_TP_port_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N12,
      O => mem_interface_top_inst_ddr2_top0_controller0_N12_0
    );
  system_controller_inst_TP_port_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(16),
      O => system_controller_inst_TP_port_6_DYMUX_1919
    );
  system_controller_inst_TP_port_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_112
    );
  system_controller_inst_TP_port_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_6_CLKINV_1920
    );
  system_controller_inst_TP_port_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_6_CEINV_1921
    );
  system_controller_inst_TP_port_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N157,
      O => mem_interface_top_inst_ddr2_top0_controller0_N157_0
    );
  system_controller_inst_TP_port_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(18),
      O => system_controller_inst_TP_port_8_DYMUX_1922
    );
  system_controller_inst_TP_port_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N241
    );
  system_controller_inst_TP_port_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_8_CLKINV_1923
    );
  system_controller_inst_TP_port_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_8_CEINV_1924
    );
  system_controller_inst_current_reg3_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_reg3_1_pack_1,
      O => system_controller_inst_current_reg3_1_DXMUX_1925
    );
  system_controller_inst_current_reg3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd6_In_pack_1,
      O => system_controller_inst_current_reg3_1_DYMUX_1926
    );
  system_controller_inst_current_reg3_1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg3_1_SRFFMUX_1927
    );
  system_controller_inst_current_reg3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg3_1_CLKINV_1928
    );
  user_input_data_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(10),
      O => user_input_data_10_DXMUX_1929
    );
  user_input_data_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(13),
      O => user_input_data_10_DYMUX_1930
    );
  user_input_data_10_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_10_SRFFMUX_1931
    );
  user_input_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_10_CLKINV_1932
    );
  user_input_data_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_10_CEINV_1933
    );
  user_input_data_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(30),
      O => user_input_data_30_DXMUX_1934
    );
  user_input_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(14),
      O => user_input_data_30_DYMUX_1935
    );
  user_input_data_30_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_30_SRFFMUX_1936
    );
  user_input_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_30_CLKINV_1937
    );
  user_input_data_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_30_CEINV_1938
    );
  system_controller_inst_current_input_data_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_Q,
      O => system_controller_inst_current_input_data_23_DXMUX_1939
    );
  system_controller_inst_current_input_data_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_Q,
      O => system_controller_inst_current_input_data_23_DYMUX_1940
    );
  system_controller_inst_current_input_data_23_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_23_SRFFMUX_1941
    );
  system_controller_inst_current_input_data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_23_CLKINV_1942
    );
  user_input_data_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(20),
      O => user_input_data_20_DXMUX_1943
    );
  user_input_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(15),
      O => user_input_data_20_DYMUX_1944
    );
  user_input_data_20_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_20_SRFFMUX_1945
    );
  user_input_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_20_CLKINV_1946
    );
  user_input_data_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_20_CEINV_1947
    );
  system_controller_inst_current_input_data_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_Q,
      O => system_controller_inst_current_input_data_14_DXMUX_1948
    );
  system_controller_inst_current_input_data_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_Q,
      O => system_controller_inst_current_input_data_14_DYMUX_1949
    );
  system_controller_inst_current_input_data_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_pack_2,
      O => system_controller_inst_next_input_data_14_Q
    );
  system_controller_inst_current_input_data_14_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_14_SRFFMUX_1950
    );
  system_controller_inst_current_input_data_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_14_CLKINV_1951
    );
  system_controller_inst_current_input_data_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_Q,
      O => system_controller_inst_current_input_data_17_DXMUX_1952
    );
  system_controller_inst_current_input_data_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_Q,
      O => system_controller_inst_current_input_data_17_DYMUX_1953
    );
  system_controller_inst_current_input_data_17_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_17_SRFFMUX_1954
    );
  system_controller_inst_current_input_data_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_17_CLKINV_1955
    );
  user_input_data_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(0),
      O => user_input_data_0_DXMUX_1956
    );
  user_input_data_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(9),
      O => user_input_data_0_DYMUX_1957
    );
  user_input_data_0_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_0_SRFFMUX_1958
    );
  user_input_data_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_0_CLKINV_1959
    );
  user_input_data_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_0_CEINV_1960
    );
  system_controller_inst_current_input_data_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_Q,
      O => system_controller_inst_current_input_data_22_DXMUX_1961
    );
  system_controller_inst_current_input_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_Q,
      O => system_controller_inst_current_input_data_22_DYMUX_1962
    );
  system_controller_inst_current_input_data_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_pack_2,
      O => system_controller_inst_next_input_data_0_Q
    );
  system_controller_inst_current_input_data_22_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_22_SRFFMUX_1963
    );
  system_controller_inst_current_input_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_22_CLKINV_1964
    );
  system_controller_inst_current_input_data_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_Q,
      O => system_controller_inst_current_input_data_3_DXMUX_1965
    );
  system_controller_inst_current_input_data_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_Q,
      O => system_controller_inst_current_input_data_3_DYMUX_1966
    );
  system_controller_inst_current_input_data_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_3_SRFFMUX_1967
    );
  system_controller_inst_current_input_data_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y66",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_3_CLKINV_1968
    );
  system_controller_inst_TP_port_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N36,
      O => mem_interface_top_inst_ddr2_top0_controller0_N36_0
    );
  system_controller_inst_TP_port_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(20),
      O => system_controller_inst_TP_port_10_DYMUX_1969
    );
  system_controller_inst_TP_port_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_10_CLKINV_1970
    );
  system_controller_inst_TP_port_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_10_CEINV_1971
    );
  user_input_data_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(24),
      O => user_input_data_24_DXMUX_1972
    );
  user_input_data_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(25),
      O => user_input_data_24_DYMUX_1973
    );
  user_input_data_24_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X32Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_24_SRFFMUX_1974
    );
  user_input_data_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_24_CLKINV_1975
    );
  user_input_data_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_24_CEINV_1976
    );
  user_input_data_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(16),
      O => user_input_data_16_DXMUX_1977
    );
  user_input_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(26),
      O => user_input_data_16_DYMUX_1978
    );
  user_input_data_16_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_16_SRFFMUX_1979
    );
  user_input_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_16_CLKINV_1980
    );
  user_input_data_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_16_CEINV_1981
    );
  user_input_data_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(3),
      O => user_input_data_3_DXMUX_1982
    );
  user_input_data_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(8),
      O => user_input_data_3_DYMUX_1983
    );
  user_input_data_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_3_SRFFMUX_1984
    );
  user_input_data_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_3_CLKINV_1985
    );
  user_input_data_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_0,
      O => user_input_data_3_CEINV_1986
    );
  system_controller_inst_TP_port_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(12),
      O => system_controller_inst_TP_port_2_DXMUX_1987
    );
  system_controller_inst_TP_port_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(14),
      O => system_controller_inst_TP_port_2_DYMUX_1988
    );
  system_controller_inst_TP_port_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_2_SRFFMUX_1989
    );
  system_controller_inst_TP_port_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_2_CLKINV_1990
    );
  system_controller_inst_TP_port_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => system_controller_inst_TP_port_2_CEINV_1991
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DXMUX_1992
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DYMUX_1993
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX_1994
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X40Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DXMUX_1995
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIF_MUX_1996
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_1997
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_1998
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV_2000
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_1999
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DXMUX_2001
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(20),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIF_MUX_2002
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DYMUX_2003
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(22),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIG_MUX_2004
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_SRINV_2006
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_2005
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_DXMUX_2007
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0235,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0235_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_SRFFMUX_2008
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X42Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_DXMUX_2009
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_DYMUX_2010
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_SRFFMUX_2011
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X42Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2012,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N592,
      O => mem_interface_top_inst_ddr2_top0_controller0_N592_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In105_SW0 : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X44Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N592
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2013
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2014
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2015
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2016
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_2017
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DYMUX_2018
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N191
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_2019
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_2020
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DXMUX_2021
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_2022
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_2023
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_2024
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_5_xor1 : X_LUT4
    generic map(
      INIT => X"F3B3",
      LOC => "SLICE_X45Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N191,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N54_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_2025
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_2026
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(28),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DIG_MUX_2027
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2028
    );
  mem_interface_top_inst_ddr2_top0_controller0_N346_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N346,
      O => mem_interface_top_inst_ddr2_top0_controller0_N346_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N346_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1535,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1535_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In4 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X48Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1535
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DXMUX_2029
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DYMUX_2030
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX_2031
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_2032
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_2033
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_2034
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_2035
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_2036
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DXMUX_2037
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DYMUX_2038
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX_2039
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV_2040
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV_2041
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_2042
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N808,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N808_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_2043
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_2044
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_2045
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_2046
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DXMUX_2047
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_2048
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_2049
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_2050
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DXMUX_2051
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(8),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DYMUX_2052
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX_2053
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_2054
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_2055
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_2056
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_2057
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_2058
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_DXMUX_2059
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_DYMUX_2060
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_SRFFMUX_2061
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CLKINV_2062
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CEINV_2063
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_2064
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DYMUX_2065
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_2066
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_2067
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_2068
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_2069
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_2070,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_2071
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_2072
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_2073
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_2074
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_2075
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_2076
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_2077
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_DXMUX_2078
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_DYMUX_2079
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_SRFFMUX_2080
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CLKINV_2081
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CEINV_2082
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_2083,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_DYMUX_2084
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_SRFFMUX_2085
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_CLKINV_2086
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_CEINV_2087
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_2088
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_2089
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_2090
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_2091
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113113 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X54Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_2092
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_2093
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_2094
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_2095
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_2096
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_2097
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_2098
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_2099
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_2100
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_2101
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_2102
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N317,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N317_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_2103
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N259,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N259_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_2104
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_2105
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_2106
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N278,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N278_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DYMUX_2107
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX_2108
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV_2109
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV_2110
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DYMUX_2111
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX_2112
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV_2113
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV_2114
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DXMUX_2115
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DYMUX_2116
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX_2117
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_2118
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_2119
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_2120
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_2121
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2122
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113146 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X55Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DXMUX_2123
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DYMUX_2124
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX_2125
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV_2126
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV_2127
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DXMUX_2128
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DYMUX_2129
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX_2130
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV_2131
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV_2132
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DYMUX_2133
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N307,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N307_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX_2134
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV_2135
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV_2136
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_2137
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_2138
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_2139
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_2140
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_2141
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_2142
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_2143,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_2144
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_2145
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_2146
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_2147
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DXMUX_2148
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N590,
      O => mem_interface_top_inst_ddr2_top0_controller0_N590_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_2149
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1031,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1031_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_2150
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_2151
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_DXMUX_2152
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_SRFFMUX_2153
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_CLKINV_2154
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_CEINV_2155
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_2156
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_2157
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_2158
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_2159
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_2160
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_2161
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_2162
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_2163
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_2164
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_2165
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_2166
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_2167
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_2168
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_2169
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_2170
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_2171
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_2172
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_2173
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_2174
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DXMUX_2175
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_2176
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_2177
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_2178
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_2179
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DXMUX_2180
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_2181,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_2182
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_2183
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_2184
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_2185
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_2186
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_2187
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_2188
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DXMUX_2189
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_2190
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_2191
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_2192
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_2193
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DXMUX_2194
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DYMUX_2195
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX_2196
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV_2197
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV_2198
    );
  user_config_register1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_7_Q,
      O => user_config_register1_5_DXMUX_2199
    );
  user_config_register1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_8_Q,
      O => user_config_register1_5_DYMUX_2200
    );
  user_config_register1_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X56Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_config_register1_5_SRFFMUX_2201
    );
  user_config_register1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register1_5_CLKINV_2202
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DXMUX_2203
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(26),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIF_MUX_2204
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DYMUX_2205
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(27),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIG_MUX_2206
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_SRINV_2207
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X56Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DXMUX_2208
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DYMUX_2209
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX_2210
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV_2211
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV_2212
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_2213
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_2214
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_2215
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_2216
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_2217
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_2218
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_2219
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_2220
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_2221
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_2222
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_2223
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_2224
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_2225
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_2226
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_2227
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_2228
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_2229
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_2230
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_2231
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_2232
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_66,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DXMUX_2233
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DYMUX_2234
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX_2235
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2236
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2237
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2238
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_2239
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_2240
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_2241
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_2242
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02161 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X60Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216
    );
  user_config_register2_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_1_Q,
      O => user_config_register2_8_DXMUX_2243
    );
  user_config_register2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_2_Q,
      O => user_config_register2_8_DYMUX_2244
    );
  user_config_register2_8_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X60Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_config_register2_8_SRFFMUX_2245
    );
  user_config_register2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_8_CLKINV_2246
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2247
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2248
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N586_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N586
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2249
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DXMUX_2250
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(30),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIF_MUX_2251
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DYMUX_2252
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(31),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIG_MUX_2253
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_SRINV_2254
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_13_DYMUX_2255
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_13_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(13),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_13_DIG_MUX_2256
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_13_CLKINV_2257
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DXMUX_2258
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(7),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIF_MUX_2259
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DYMUX_2260
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(8),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIG_MUX_2261
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_SRINV_2263
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2262
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DXMUX_2264
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(14),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIF_MUX_2265
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_2266
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(15),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_2267
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV_2269
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_2268
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DXMUX_2270
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(10),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIF_MUX_2271
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DYMUX_2272
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(11),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIG_MUX_2273
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_SRINV_2275
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_2274
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DXMUX_2276
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(28),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIF_MUX_2277
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_2278
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(29),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_2279
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_SRINV_2280
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X61Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psDone,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_2281
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_2282
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_2283
    );
  user_config_register1_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1323,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1323_0
    );
  user_config_register1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_0_Q,
      O => user_config_register1_12_DYMUX_2284
    );
  user_config_register1_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N608_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N608
    );
  user_config_register1_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register1_12_CLKINV_2285
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DXMUX_2286
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_2287
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_2288
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_2289
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_2290
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X64Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DXMUX_2291
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DYMUX_2292
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX_2293
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV_2294
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV_2295
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DXMUX_2296
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_2297
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_2298
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_2299
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_1 : X_LUT4
    generic map(
      INIT => X"EE66",
      LOC => "SLICE_X64Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DXMUX_2300
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_2301
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_2302
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_2303
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DXMUX_2304
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0380
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_2305
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_2306
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N563,
      O => mem_interface_top_inst_ddr2_top0_controller0_N563_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2307
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0245_1054,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2308
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DXMUX_2309
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DYMUX_2310
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX_2311
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1056_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1056,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1056_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1056_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker45_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X66Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_24,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_2312
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_2313
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_2314
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_2315
    );
  mem_interface_top_inst_ddr2_top0_controller0_N71_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N71,
      O => mem_interface_top_inst_ddr2_top0_controller0_N71_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N71_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1316,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1316_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_0 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X66Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(8),
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1316
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2316
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_72,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2317
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N731_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N731
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2318
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_2319
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_73,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DYMUX_2320
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N29
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_2321
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_2322
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_2323
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_2324
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_169,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_2325
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_2326
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_2327
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_2328
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_106,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_2329
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map1051_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map1051
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_2330
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X67Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N555,
      O => mem_interface_top_inst_ddr2_top0_controller0_N555_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_1_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_DYMUX_2331
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N7
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_SRFFMUX_2332
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X67Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DXMUX_2333
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DYMUX_2334
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX_2335
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X67Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_2336
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X68Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_2337
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_2338
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_2339
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_5_Q : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X68Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N71_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_2340
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X69Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_2341
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_2342
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_2343
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_6_1 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X69Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(6),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X69Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2344,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X69Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N691,
      O => mem_interface_top_inst_ddr2_top0_controller0_N691_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_4_SW0 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X69Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_N691
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_2345
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_2346
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_2347
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_2348
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_2349
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_2350
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_2351
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_2352
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_Out271 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X70Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_8,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      O => mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl
    );
  user_output_data_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1,
      O => user_output_data_11_DXMUX_2353
    );
  user_output_data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1,
      O => user_output_data_11_DYMUX_2354
    );
  user_output_data_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_11_SRFFMUX_2355
    );
  user_output_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_11_CLKINV_2356
    );
  user_output_data_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_11_CEINV_2357
    );
  user_output_data_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1,
      O => user_output_data_27_DXMUX_2358
    );
  user_output_data_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1,
      O => user_output_data_27_DYMUX_2359
    );
  user_output_data_27_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_27_SRFFMUX_2360
    );
  user_output_data_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_27_CLKINV_2361
    );
  user_output_data_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_27_CEINV_2362
    );
  user_output_data_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1,
      O => user_output_data_31_DXMUX_2363
    );
  user_output_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1,
      O => user_output_data_31_DYMUX_2364
    );
  user_output_data_31_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_31_SRFFMUX_2365
    );
  user_output_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_31_CLKINV_2366
    );
  user_output_data_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_31_CEINV_2367
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X71Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0342,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0342_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DYMUX_2368
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X71Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N175,
      O => mem_interface_top_inst_ddr2_top0_controller0_N175_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX_2369
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X71Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X71Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N424,
      O => mem_interface_top_inst_ddr2_top0_controller0_N424_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2370
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2371
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X71Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X71Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N578,
      O => mem_interface_top_inst_ddr2_top0_controller0_N578_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_DYMUX_2372
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_SRFFMUX_2373
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X71Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_CLKINVNOT
    );
  user_output_data_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1,
      O => user_output_data_13_DXMUX_2374
    );
  user_output_data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1,
      O => user_output_data_13_DYMUX_2375
    );
  user_output_data_13_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_13_SRFFMUX_2376
    );
  user_output_data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_13_CLKINV_2377
    );
  user_output_data_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_13_CEINV_2378
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2379
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2380
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2381
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X72Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2382
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0241_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X72Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0378_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03781 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X72Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0238_48,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0378
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_2383
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X73Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_2384
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_2385
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_2386
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n00001 : X_LUT4
    generic map(
      INIT => X"F0F4",
      LOC => "SLICE_X74Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_2387
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X75Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DYMUX_2388
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0385
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_2389
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X75Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_2390
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00471 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X79Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047
    );
  mem_interface_top_inst_wait_200us_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022,
      O => mem_interface_top_inst_infrastructure_top0_n0022_0
    );
  mem_interface_top_inst_wait_200us_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_wait_200us_DYMUX_2391
    );
  mem_interface_top_inst_wait_200us_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_wait_200us_SRFFMUX_2392
    );
  mem_interface_top_inst_wait_200us_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_wait_200us_CLKINV_2393
    );
  mem_interface_top_inst_wait_200us_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0015_pack_1,
      O => mem_interface_top_inst_wait_200us_CEINV_2394
    );
  mem_interface_top_inst_infrastructure_top0_n00171 : X_LUT4
    generic map(
      INIT => X"F7F7",
      LOC => "SLICE_X80Y27"
    )
    port map (
      ADR0 => mreset_i_IBUF_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mem_interface_top_inst_wait_200us,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0017
    );
  mem_interface_top_inst_infrastructure_top0_n0021_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021,
      O => mem_interface_top_inst_infrastructure_top0_n0021_0
    );
  mem_interface_top_inst_infrastructure_top0_n0021_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017,
      O => mem_interface_top_inst_infrastructure_top0_n0017_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DXMUX_2395
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DYMUX_2396
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX_2397
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV_2398
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV_2399
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel(0),
      O => mem_interface_top_inst_ddr2_top0_delay_sel_0_0
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_rst_calib,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DYMUX_2400
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX_2401
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV_2402
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel(3),
      O => mem_interface_top_inst_ddr2_top0_delay_sel_3_0
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_99,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_2403
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_2404
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel(2),
      O => mem_interface_top_inst_ddr2_top0_delay_sel_2_0
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_107,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_DYMUX_2405
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_SRFFMUX_2406
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_CLKINV_2407
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DXMUX_2408
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DYMUX_2409
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX_2410
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV_2411
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV_2412
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(2),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_DXMUX_2413
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(3),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_DYMUX_2414
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_SRFFMUX_2415
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CLKINV_2416
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CEINV_2417
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DXMUX_2418
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2419
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2420
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2421
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2422
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_DXMUX_2423
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_DYMUX_2424
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_SRFFMUX_2425
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CLKINV_2426
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CEINV_2427
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2428
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2429
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2430
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2431
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2432
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_DXMUX_2433
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_DYMUX_2434
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_SRFFMUX_2435
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CLKINV_2436
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CEINV_2437
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DXMUX_2438
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_2439
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_2440
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_2441
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_2442
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DXMUX_2443
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_2444
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_2445
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_2446
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_2447
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_2448
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_2449
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_2450
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_2451
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_2452
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DXMUX_2453
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X88Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DYMUX_2454
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX_2455
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV_2456
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV_2457
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DXMUX_2458
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2459
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2460
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2461
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2462
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_DXMUX_2463
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_SRFFMUX_2464
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CLKINV_2465
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CEINV_2466
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DXMUX_2467
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(0),
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIF_MUX_2468
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DYMUX_2469
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIG_MUX_2470
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV_2472
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2471
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_2473
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_2474
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DIG_MUX_2475
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2476
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DXMUX_2477
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DYMUX_2478
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DIG_MUX_2479
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2480
    );
  mem_interface_top_inst_ddr2_top0_reset270_r_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_reset270_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1,
      O => mem_interface_top_inst_ddr2_top0_reset270_r_DYMUX_2481
    );
  mem_interface_top_inst_ddr2_top0_reset270_r_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_reset270_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_reset270_r_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_three : X_LUT4
    generic map(
      INIT => X"F033",
      LOC => "SLICE_X90Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_DXMUX_2482
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_DYMUX_2483
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_SRFFMUX_2484
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CLKINV_2485
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CEINV_2486
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DXMUX_2487
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_2488
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_2489
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_2490
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_2491
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_DXMUX_2492
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_SRFFMUX_2493
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_CLKINV_2494
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_CEINV_2495
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_2496
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(1),
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_2497
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_2498
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_2499
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_2501
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2500
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DXMUX_2502
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_2503
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_2504
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_DXMUX_2505
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_SRFFMUX_2506
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_CLKINV_2507
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_CEINV_2508
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In4 : X_LUT4
    generic map(
      INIT => X"0041",
      LOC => "SLICE_X66Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X64Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X18Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_1458
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X61Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_17,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_151
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_F : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X46Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N618
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X65Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X64Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829
    );
  ddr2_dq_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_0_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(0)
    );
  ddr2_dqs_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dqs_0_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0
    );
  ddr2_dq_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_1_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(1)
    );
  ddr2_dq_12_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_12_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(12)
    );
  ddr2_dq_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_2_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(2)
    );
  ddr2_dqs_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dqs_1_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1
    );
  ddr2_dq_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_3_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(3)
    );
  ddr2_dq_13_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_13_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(13)
    );
  ddr2_dq_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_4_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(4)
    );
  ddr2_dq_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_5_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(5)
    );
  ddr2_dq_14_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_14_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(14)
    );
  ddr2_dq_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_6_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(6)
    );
  ddr2_dq_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_7_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(7)
    );
  ddr2_clk0b_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_clk0b_OUTPUT_OFF_O1INV_2509
    );
  ddr2_clk0b_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => ddr2_clk0b_OUTPUT_OFF_O2INV_2510
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD225",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_clk0b_OUTPUT_OFF_O1INV_2509,
      D1 => ddr2_clk0b_OUTPUT_OFF_O2INV_2510,
      CE => VCC,
      C0 => ddr2_clk0b_OUTPUT_OTCLK1INV_2511,
      C1 => ddr2_clk0b_OUTPUT_OTCLK2INVNOT,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q
    );
  ddr2_clk0b_OUTPUT_OTCLK2INV : X_INV
    generic map(
      LOC => "PAD225",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0b_OUTPUT_OTCLK2INVNOT
    );
  ddr2_clk0b_OUTPUT_OTCLK1INV : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0b_OUTPUT_OTCLK1INV_2511
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U1_N : X_FF
    generic map(
      LOC => "PAD199",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dqs_n_0_OUTPUT_TFF_T2INV_2512,
      CE => VCC,
      CLK => ddr2_dqs_n_0_OUTPUT_OTCLK2INV_2513,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N
    );
  ddr2_dqs_n_0_OUTPUT_TFF_T2INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => ddr2_dqs_n_0_OUTPUT_TFF_T2INV_2512
    );
  ddr2_dqs_n_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N,
      O => ddr2_dqs_n_0_T
    );
  ddr2_dqs_n_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_0_OUTPUT_OTCLK2INV_2513
    );
  ddr2_dqs_n_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_15_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_15_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(15)
    );
  ddr2_dq_8_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_8_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(8)
    );
  ddr2_dq_9_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_9_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U1_N : X_FF
    generic map(
      LOC => "PAD211",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dqs_n_1_OUTPUT_TFF_T2INV_2514,
      CE => VCC,
      CLK => ddr2_dqs_n_1_OUTPUT_OTCLK2INV_2515,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N
    );
  ddr2_dqs_n_1_OUTPUT_TFF_T2INV : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => ddr2_dqs_n_1_OUTPUT_TFF_T2INV_2514
    );
  ddr2_dqs_n_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N,
      O => ddr2_dqs_n_1_T
    );
  ddr2_dqs_n_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_1_OUTPUT_OTCLK2INV_2515
    );
  ddr2_dqs_n_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_clk0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD226",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => ddr2_clk0_OUTPUT_OFF_O1INV_2516
    );
  ddr2_clk0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD226",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_clk0_OUTPUT_OFF_O2INV_2517
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1 : X_FDDRCPE
    generic map(
      LOC => "PAD226",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_clk0_OUTPUT_OFF_O1INV_2516,
      D1 => ddr2_clk0_OUTPUT_OFF_O2INV_2517,
      CE => VCC,
      C0 => ddr2_clk0_OUTPUT_OTCLK1INV_2518,
      C1 => ddr2_clk0_OUTPUT_OTCLK2INVNOT,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q
    );
  ddr2_clk0_OUTPUT_OTCLK2INV : X_INV
    generic map(
      LOC => "PAD226",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0_OUTPUT_OTCLK2INVNOT
    );
  ddr2_clk0_OUTPUT_OTCLK1INV : X_BUF
    generic map(
      LOC => "PAD226",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0_OUTPUT_OTCLK1INV_2518
    );
  ddr2_dq_10_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_10_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(10)
    );
  ddr2_dm_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD228",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r(0),
      O => ddr2_dm_0_OUTPUT_OFF_O1INV_2519
    );
  ddr2_dm_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD228",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f(0),
      O => ddr2_dm_0_OUTPUT_OFF_O2INV_2520
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD228",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dm_0_OUTPUT_OFF_O1INV_2519,
      D1 => ddr2_dm_0_OUTPUT_OFF_O2INV_2520,
      CE => VCC,
      C0 => ddr2_dm_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dm_0_OUTPUT_OTCLK2INV_2521,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(0)
    );
  ddr2_dm_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD228",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_0_OUTPUT_OTCLK2INV_2521
    );
  ddr2_dm_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD228",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dm_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD227",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r(1),
      O => ddr2_dm_1_OUTPUT_OFF_O1INV_2522
    );
  ddr2_dm_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD227",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f(1),
      O => ddr2_dm_1_OUTPUT_OFF_O2INV_2523
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD227",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dm_1_OUTPUT_OFF_O1INV_2522,
      D1 => ddr2_dm_1_OUTPUT_OFF_O2INV_2523,
      CE => VCC,
      C0 => ddr2_dm_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dm_1_OUTPUT_OTCLK2INV_2524,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(1)
    );
  ddr2_dm_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD227",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_1_OUTPUT_OTCLK2INV_2524
    );
  ddr2_dm_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD227",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_11_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_11_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(11)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0070131_F : X_LUT4
    generic map(
      INIT => X"DDCC",
      LOC => "SLICE_X63Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_G : X_LUT4
    generic map(
      INIT => X"0E02",
      LOC => "SLICE_X48Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N346_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_N617
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_4_xor11_F : X_LUT4
    generic map(
      INIT => X"AAA9",
      LOC => "SLICE_X44Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N58
    );
  system_controller_inst_next_loop_count_0_50_G : X_LUT4
    generic map(
      INIT => X"DDD5",
      LOC => "SLICE_X13Y51"
    )
    port map (
      ADR0 => system_controller_inst_next_loop_count_0_50_G_1_0,
      ADR1 => system_controller_inst_N43_0,
      ADR2 => system_controller_inst_N34,
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_N492
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_reset1_G : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X61Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_17,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_16,
      O => mem_interface_top_inst_ddr2_top0_controller0_N53
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X52Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_157
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In105_F : X_LUT4
    generic map(
      INIT => X"FDA0",
      LOC => "SLICE_X70Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0067_F : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X66Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_24,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_In_rn_0111_F : X_LUT4
    generic map(
      INIT => X"BB00",
      LOC => "SLICE_X71Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_Q : X_LUT4
    generic map(
      INIT => X"DC8C",
      LOC => "SLICE_X73Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_1 : X_SFF
    generic map(
      LOC => "SLICE_X73Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1103,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1106,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1105,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1104,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div1_col0 : X_FF
    generic map(
      LOC => "SLICE_X91Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_1107,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_2525,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_2525
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div1_col1 : X_FF
    generic map(
      LOC => "SLICE_X89Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1108,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1109,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_2526,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X89Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_2526
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In215 : X_LUT4
    generic map(
      INIT => X"EEEA",
      LOC => "SLICE_X48Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1624_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1666,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1668_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14 : X_SFF
    generic map(
      LOC => "SLICE_X48Y29",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_1110,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_1111,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X80Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_DYMUX_1112,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CEINV_1115,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CLKINV_1114,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_SRFFMUX_1113,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_1391,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_1393,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX_1392,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DXMUX_1390,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_1393,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX_1392,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_1395,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_1397,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX_1396,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DXMUX_1394,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_1397,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX_1396,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_1399,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_1401,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX_1400,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DXMUX_1398,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_1401,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX_1400,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15)
    );
  mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_lut : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X18Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N5
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_n00031 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X72Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_108,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_n0003_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_n00031 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X72Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_109,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_n0003_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_n00031 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X72Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_110,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_n0003_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_n00031 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X74Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_111,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_n0003_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_rst270 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X90Y43"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR3 => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_rst270 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X90Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_reset270_r,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X86Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X86Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_SW0 : X_LUT4
    generic map(
      INIT => X"FFBF",
      LOC => "SLICE_X60Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_67,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N56_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In172 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X48Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1645_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1664_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1642_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1666_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N239_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X29Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N179_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X52Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker11 : X_LUT4
    generic map(
      INIT => X"FF08",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N01,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      O => mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker25 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X34Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker26 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X62Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N6_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"FFBF",
      LOC => "SLICE_X35Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1
    );
  system_controller_inst_Ker3 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X7Y40"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_10,
      ADR1 => system_controller_inst_n0038_0,
      ADR2 => system_controller_inst_N448_0,
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_N3_pack_1
    );
  system_controller_inst_Ker5 : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X12Y45"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_N34,
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_N5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019453 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X81Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_SW1 : X_LUT4
    generic map(
      INIT => X"11EE",
      LOC => "SLICE_X30Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_N602_pack_1
    );
  system_controller_inst_N1853 : X_LUT4
    generic map(
      INIT => X"FFAE",
      LOC => "SLICE_X6Y43"
    )
    port map (
      ADR0 => system_controller_inst_N18_map1695_0,
      ADR1 => system_controller_inst_current_state_FFd9_10,
      ADR2 => system_controller_inst_n0038_0,
      ADR3 => system_controller_inst_N18_map1700_0,
      O => system_controller_inst_N18_pack_1
    );
  system_controller_inst_next_loop_count_1_32 : X_LUT4
    generic map(
      INIT => X"0AB0",
      LOC => "SLICE_X13Y54"
    )
    port map (
      ADR0 => system_controller_inst_N41,
      ADR1 => system_controller_inst_N478_0,
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_next_loop_count_1_map1490_pack_1
    );
  system_controller_inst_next_loop_count_2_60 : X_LUT4
    generic map(
      INIT => X"CFCE",
      LOC => "SLICE_X12Y54"
    )
    port map (
      ADR0 => system_controller_inst_N41,
      ADR1 => system_controller_inst_next_loop_count_2_map1522_0,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_next_loop_count_2_map1525_0,
      O => system_controller_inst_next_loop_count_2_map1529_pack_1
    );
  system_controller_inst_n0053_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFF2",
      LOC => "SLICE_X8Y42"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_10,
      ADR1 => system_controller_inst_n0038_0,
      ADR2 => system_controller_inst_N18_map1695_0,
      ADR3 => system_controller_inst_N450_0,
      O => system_controller_inst_N393_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker171 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X30Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1
    );
  system_controller_inst_n0053_2_SW0 : X_LUT4
    generic map(
      INIT => X"FFAE",
      LOC => "SLICE_X8Y41"
    )
    port map (
      ADR0 => system_controller_inst_N454_0,
      ADR1 => system_controller_inst_current_state_FFd9_10,
      ADR2 => system_controller_inst_n0038_0,
      ADR3 => system_controller_inst_N18_map1695_0,
      O => system_controller_inst_N397_pack_1
    );
  system_controller_inst_current_state_FFd10_In3 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X30Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_N34,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => VCC,
      O => system_controller_inst_current_state_FFd10_In_map1108_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker352 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X67Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_42,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_73,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_72,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_74,
      O => mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker631 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X63Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_77,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_78,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_76,
      O => mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker661 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X44Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5,
      ADR3 => auto_ref_req,
      O => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker591 : X_LUT4
    generic map(
      INIT => X"FF0F",
      LOC => "SLICE_X49Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N59_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_5 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X29Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map1227_pack_1
    );
  system_controller_inst_n0053_4_SW0 : X_LUT4
    generic map(
      INIT => X"FFBA",
      LOC => "SLICE_X9Y40"
    )
    port map (
      ADR0 => system_controller_inst_N18_map1695_0,
      ADR1 => system_controller_inst_n0038_0,
      ADR2 => system_controller_inst_current_state_FFd9_10,
      ADR3 => system_controller_inst_N452_0,
      O => system_controller_inst_N395_pack_1
    );
  system_controller_inst_Ker3011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X12Y61"
    )
    port map (
      ADR0 => system_controller_inst_N35_0,
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => system_controller_inst_loop_count(3),
      ADR3 => VCC,
      O => system_controller_inst_N301_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032224 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X30Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_N49_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032225 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X31Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N49,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N36_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X54Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_56 : X_LUT4
    generic map(
      INIT => X"0E0A",
      LOC => "SLICE_X52Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_24 : X_LUT4
    generic map(
      INIT => X"8A8A",
      LOC => "SLICE_X55Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N278_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N281_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01261 : X_LUT4
    generic map(
      INIT => X"0155",
      LOC => "SLICE_X52Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00885 : X_LUT4
    generic map(
      INIT => X"0F09",
      LOC => "SLICE_X62Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175_pack_1
    );
  system_controller_inst_next_loop_count_4_SW0 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X12Y58"
    )
    port map (
      ADR0 => system_controller_inst_N10,
      ADR1 => system_controller_inst_N41,
      ADR2 => system_controller_inst_N43_0,
      ADR3 => system_controller_inst_N38,
      O => system_controller_inst_N101_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n00011 : X_LUT4
    generic map(
      INIT => X"E888",
      LOC => "SLICE_X57Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X64Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3640 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X20Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1313_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1303_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1308_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In103 : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X50Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1563_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1551_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1535_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1556_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_T : X_FF
    generic map(
      LOC => "PAD208",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_5_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_5_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_5_OUTPUT_TFF_TFF1_RSTAND_2527,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en
    );
  ddr2_dq_5_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_5_OUTPUT_TFF_TFF1_RSTAND_2527
    );
  ddr2_dq_14_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en,
      O => ddr2_dq_14_T
    );
  ddr2_dq_14_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_14_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_T : X_FF
    generic map(
      LOC => "PAD221",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_14_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_14_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_14_OUTPUT_TFF_TFF1_RSTAND_2528,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en
    );
  ddr2_dq_14_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_14_OUTPUT_TFF_TFF1_RSTAND_2528
    );
  ddr2_dq_6_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en,
      O => ddr2_dq_6_T
    );
  ddr2_dq_6_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_6_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_T : X_FF
    generic map(
      LOC => "PAD209",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_6_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_6_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_6_OUTPUT_TFF_TFF1_RSTAND_2529,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en
    );
  ddr2_dq_6_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_6_OUTPUT_TFF_TFF1_RSTAND_2529
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_iob_out : X_FF
    generic map(
      LOC => "PAD224",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr_rst_dqs_div_o_OUTPUT_OFF_O1INV_1811,
      CE => VCC,
      CLK => ddr_rst_dqs_div_o_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int
    );
  ddr2_dq_7_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en,
      O => ddr2_dq_7_T
    );
  ddr2_dq_7_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_7_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_T : X_FF
    generic map(
      LOC => "PAD210",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_7_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_7_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_7_OUTPUT_TFF_TFF1_RSTAND_2530,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en
    );
  ddr2_dq_7_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_7_OUTPUT_TFF_TFF1_RSTAND_2530
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N : X_FDDRCPE
    generic map(
      LOC => "PAD199",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      D0 => ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT,
      D1 => ddr2_dqs_n_0_OUTPUT_OFF_O2INV_2531,
      CE => VCC,
      C0 => ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_n_0_OUTPUT_OTCLK2INV_2513,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N
    );
  ddr2_dqs_n_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_n_0_OUTPUT_OFF_O2INV_2531
    );
  ddr2_dqs_n_0_OUTPUT_OFF_O1INV : X_INV
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_casb : X_FF
    generic map(
      LOC => "PAD233",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_casb_OUTPUT_OFF_O1INV_1791,
      CE => VCC,
      CLK => ddr2_casb_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q
    );
  ddr2_dq_15_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en,
      O => ddr2_dq_15_T
    );
  ddr2_dq_15_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_15_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_T : X_FF
    generic map(
      LOC => "PAD222",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_15_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_15_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_15_OUTPUT_TFF_TFF1_RSTAND_2532,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en
    );
  ddr2_dq_15_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_15_OUTPUT_TFF_TFF1_RSTAND_2532
    );
  ddr2_dq_8_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en,
      O => ddr2_dq_8_T
    );
  ddr2_dq_8_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_8_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_T : X_FF
    generic map(
      LOC => "PAD213",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_8_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_8_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_8_OUTPUT_TFF_TFF1_RSTAND_2533,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en
    );
  ddr2_dq_8_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_8_OUTPUT_TFF_TFF1_RSTAND_2533
    );
  ddr2_dq_9_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en,
      O => ddr2_dq_9_T
    );
  ddr2_dq_9_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_9_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_T : X_FF
    generic map(
      LOC => "PAD214",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_9_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_9_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_9_OUTPUT_TFF_TFF1_RSTAND_2534,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en
    );
  ddr2_dq_9_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_9_OUTPUT_TFF_TFF1_RSTAND_2534
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_rasb : X_FF
    generic map(
      LOC => "PAD234",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_rasb_OUTPUT_OFF_O1INV_1795,
      CE => VCC,
      CLK => ddr2_rasb_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_ba_0 : X_FF
    generic map(
      LOC => "PAD235",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_ba_0_OUTPUT_OFF_O1INV_1796,
      CE => VCC,
      CLK => ddr2_ba_0_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_ba_1 : X_FF
    generic map(
      LOC => "PAD238",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_ba_1_OUTPUT_OFF_O1INV_1797,
      CE => VCC,
      CLK => ddr2_ba_1_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U1 : X_FF
    generic map(
      LOC => "PAD200",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dqs_0_OUTPUT_TFF_T2INV_1780,
      CE => VCC,
      CLK => ddr2_dqs_0_OUTPUT_OTCLK2INV_1779,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_10 : X_FF
    generic map(
      LOC => "PAD249",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_10_OUTPUT_OFF_O1INV_1787,
      CE => VCC,
      CLK => ddr2_address_10_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(10)
    );
  ddr2_dq_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en,
      O => ddr2_dq_1_T
    );
  ddr2_dq_1_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_1_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_T : X_FF
    generic map(
      LOC => "PAD202",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_1_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_1_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_1_OUTPUT_TFF_TFF1_RSTAND_2535,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en
    );
  ddr2_dq_1_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_1_OUTPUT_TFF_TFF1_RSTAND_2535
    );
  ddr2_dq_12_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en,
      O => ddr2_dq_12_T
    );
  ddr2_dq_12_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_12_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_T : X_FF
    generic map(
      LOC => "PAD219",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_12_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_12_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_12_OUTPUT_TFF_TFF1_RSTAND_2536,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en
    );
  ddr2_dq_12_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_12_OUTPUT_TFF_TFF1_RSTAND_2536
    );
  ddr2_dq_2_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en,
      O => ddr2_dq_2_T
    );
  ddr2_dq_2_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_2_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_T : X_FF
    generic map(
      LOC => "PAD203",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_2_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_2_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_2_OUTPUT_TFF_TFF1_RSTAND_2537,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en
    );
  ddr2_dq_2_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_2_OUTPUT_TFF_TFF1_RSTAND_2537
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U1 : X_FF
    generic map(
      LOC => "PAD212",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dqs_1_OUTPUT_TFF_T2INV_1804,
      CE => VCC,
      CLK => ddr2_dqs_1_OUTPUT_OTCLK2INV_1803,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1
    );
  ddr2_dq_3_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en,
      O => ddr2_dq_3_T
    );
  ddr2_dq_3_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_3_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_T : X_FF
    generic map(
      LOC => "PAD204",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_3_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_3_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_3_OUTPUT_TFF_TFF1_RSTAND_2538,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en
    );
  ddr2_dq_3_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_3_OUTPUT_TFF_TFF1_RSTAND_2538
    );
  ddr2_dq_13_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en,
      O => ddr2_dq_13_T
    );
  ddr2_dq_13_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_13_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_T : X_FF
    generic map(
      LOC => "PAD220",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_13_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_13_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_13_OUTPUT_TFF_TFF1_RSTAND_2539,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en
    );
  ddr2_dq_13_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_13_OUTPUT_TFF_TFF1_RSTAND_2539
    );
  ddr2_dq_4_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en,
      O => ddr2_dq_4_T
    );
  ddr2_dq_4_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_4_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_T : X_FF
    generic map(
      LOC => "PAD207",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_4_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_4_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_4_OUTPUT_TFF_TFF1_RSTAND_2540,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en
    );
  ddr2_dq_4_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_4_OUTPUT_TFF_TFF1_RSTAND_2540
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_1 : X_FF
    generic map(
      LOC => "PAD240",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_1_OUTPUT_OFF_O1INV_1781,
      CE => VCC,
      CLK => ddr2_address_1_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_2 : X_FF
    generic map(
      LOC => "PAD239",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_2_OUTPUT_OFF_O1INV_1782,
      CE => VCC,
      CLK => ddr2_address_2_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_3 : X_FF
    generic map(
      LOC => "PAD244",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_3_OUTPUT_OFF_O1INV_1783,
      CE => VCC,
      CLK => ddr2_address_3_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_4 : X_FF
    generic map(
      LOC => "PAD243",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_4_OUTPUT_OFF_O1INV_1784,
      CE => VCC,
      CLK => ddr2_address_4_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_5 : X_FF
    generic map(
      LOC => "PAD246",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_5_OUTPUT_OFF_O1INV_1785,
      CE => VCC,
      CLK => ddr2_address_5_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(5)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_6 : X_FF
    generic map(
      LOC => "PAD245",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_6_OUTPUT_OFF_O1INV_1786,
      CE => VCC,
      CLK => ddr2_address_6_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_7 : X_FF
    generic map(
      LOC => "PAD248",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_7_OUTPUT_OFF_O1INV_1772,
      CE => VCC,
      CLK => ddr2_address_7_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_8 : X_FF
    generic map(
      LOC => "PAD247",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_8_OUTPUT_OFF_O1INV_1773,
      CE => VCC,
      CLK => ddr2_address_8_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_9 : X_FF
    generic map(
      LOC => "PAD250",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_9_OUTPUT_OFF_O1INV_1774,
      CE => VCC,
      CLK => ddr2_address_9_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_cke : X_FF
    generic map(
      LOC => "PAD232",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_cke_OUTPUT_OFF_O1INVNOT,
      CE => VCC,
      CLK => ddr2_cke_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_web : X_FF
    generic map(
      LOC => "PAD236",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_web_OUTPUT_OFF_O1INV_1775,
      CE => VCC,
      CLK => ddr2_web_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q
    );
  ddr2_dq_10_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en,
      O => ddr2_dq_10_T
    );
  ddr2_dq_10_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_10_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_T : X_FF
    generic map(
      LOC => "PAD215",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_10_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_10_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_10_OUTPUT_TFF_TFF1_RSTAND_2541,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en
    );
  ddr2_dq_10_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_10_OUTPUT_TFF_TFF1_RSTAND_2541
    );
  ddr2_dq_11_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en,
      O => ddr2_dq_11_T
    );
  ddr2_dq_11_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_11_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_T : X_FF
    generic map(
      LOC => "PAD216",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_11_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_11_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_11_OUTPUT_TFF_TFF1_RSTAND_2542,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en
    );
  ddr2_dq_11_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_11_OUTPUT_TFF_TFF1_RSTAND_2542
    );
  ddr2_dq_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en,
      O => ddr2_dq_0_T
    );
  ddr2_dq_0_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_0_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_T : X_FF
    generic map(
      LOC => "PAD201",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_0_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_0_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_0_OUTPUT_TFF_TFF1_RSTAND_2543,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en
    );
  ddr2_dq_0_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_0_OUTPUT_TFF_TFF1_RSTAND_2543
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X71Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_25_DYMUX_258,
      CE => user_output_data_25_CEINV_261,
      CLK => user_output_data_25_CLKINV_260,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_25_SRFFMUX_259,
      O => user_output_data(25)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_1 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X60Y53"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X60Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_17_DYMUX_262,
      CE => user_output_data_17_CEINV_265,
      CLK => user_output_data_17_CLKINV_264,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_17_SRFFMUX_263,
      O => user_output_data(17)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X71Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X71Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_26_DYMUX_266,
      CE => user_output_data_26_CEINV_269,
      CLK => user_output_data_26_CLKINV_268,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_26_SRFFMUX_267,
      O => user_output_data(26)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X60Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X60Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_18_DYMUX_270,
      CE => user_output_data_18_CEINV_273,
      CLK => user_output_data_18_CLKINV_272,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_18_SRFFMUX_271,
      O => user_output_data(18)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"CCFE",
      LOC => "SLICE_X64Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_DYMUX_274,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_SRFFMUX_275,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X61Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X61Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_19_DYMUX_276,
      CE => user_output_data_19_CEINV_279,
      CLK => user_output_data_19_CLKINV_278,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_19_SRFFMUX_277,
      O => user_output_data(19)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"3002",
      LOC => "SLICE_X65Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X31Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_179,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_182,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_In_rn_0111_G : X_LUT4
    generic map(
      INIT => X"EFA8",
      LOC => "SLICE_X71Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N840
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X71Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_183,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_188,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_187,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_186,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_Msub_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"AAA5",
      LOC => "SLICE_X64Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_190,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_192,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_189,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_191,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_1 : X_LUT4
    generic map(
      INIT => X"EF40",
      LOC => "SLICE_X56Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X56Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_DYMUX_193,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CEINV_196,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CLKINV_195,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_SRFFMUX_194,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_1 : X_LUT4
    generic map(
      INIT => X"E4F0",
      LOC => "SLICE_X57Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X57Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_DYMUX_197,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CEINV_200,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CLKINV_199,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_SRFFMUX_198,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_202,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_data_mask_r_0 : X_FF
    generic map(
      LOC => "SLICE_X91Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_201,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N : X_FDDRCPE
    generic map(
      LOC => "PAD211",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      D0 => ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT,
      D1 => ddr2_dqs_n_1_OUTPUT_OFF_O2INV_2544,
      CE => VCC,
      C0 => ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_n_1_OUTPUT_OTCLK2INV_2515,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N
    );
  ddr2_dqs_n_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_n_1_OUTPUT_OFF_O2INV_2544
    );
  ddr2_dqs_n_1_OUTPUT_OFF_O1INV : X_INV
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In2 : X_LUT4
    generic map(
      INIT => X"B133",
      LOC => "SLICE_X66Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N167
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X87Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X88Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y38"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DIG_MUX_2479,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2480,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X90Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X90Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y37"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_2499,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_2501,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2500,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_rst90 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X91Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0070131_G : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X63Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psinc_val : X_SFF
    generic map(
      LOC => "SLICE_X63Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_113,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_118,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_117,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_116,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11 : X_SFF
    generic map(
      LOC => "SLICE_X48Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_119,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_122,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_8
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_1_G : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X48Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      O => mem_interface_top_inst_ddr2_top0_controller0_N615
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X70Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_1 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X70Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X70Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X71Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_1 : X_LUT4
    generic map(
      INIT => X"3201",
      LOC => "SLICE_X72Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0238_48,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X81Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X82Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X86Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X86Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X87Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X64Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_1 : X_LUT4
    generic map(
      INIT => X"EC2C",
      LOC => "SLICE_X64Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_1 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X65Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_SW0 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X66Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N731_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X66Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_74,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_72,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_73,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_42,
      O => mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_13 : X_LUT4
    generic map(
      INIT => X"2220",
      LOC => "SLICE_X67Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N600_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map1051_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_In_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X55Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_28,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N590
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_1 : X_LUT4
    generic map(
      INIT => X"AACA",
      LOC => "SLICE_X56Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_1 : X_LUT4
    generic map(
      INIT => X"D8CC",
      LOC => "SLICE_X56Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_1 : X_LUT4
    generic map(
      INIT => X"EF40",
      LOC => "SLICE_X56Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_1 : X_LUT4
    generic map(
      INIT => X"FB08",
      LOC => "SLICE_X56Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X56Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_2181
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_1 : X_LUT4
    generic map(
      INIT => X"FB40",
      LOC => "SLICE_X57Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_1 : X_LUT4
    generic map(
      INIT => X"E4F0",
      LOC => "SLICE_X58Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X58Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_enable_i1_SW0 : X_LUT4
    generic map(
      INIT => X"5F5F",
      LOC => "SLICE_X60Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N586_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_1 : X_LUT4
    generic map(
      INIT => X"5004",
      LOC => "SLICE_X50Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_7_xor11 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X52Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_1 : X_LUT4
    generic map(
      INIT => X"4C80",
      LOC => "SLICE_X52Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X52Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_1 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X53Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_1 : X_LUT4
    generic map(
      INIT => X"7080",
      LOC => "SLICE_X53Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_3_xor11 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X53Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X53Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_2070
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X54Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_36,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_Q : X_LUT4
    generic map(
      INIT => X"60C0",
      LOC => "SLICE_X55Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1
    );
  system_controller_inst_next_input_data_15_1 : X_LUT4
    generic map(
      INIT => X"4010",
      LOC => "SLICE_X30Y63"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_N39,
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_next_input_data_15_pack_1
    );
  system_controller_inst_next_input_data_12_1 : X_LUT4
    generic map(
      INIT => X"1060",
      LOC => "SLICE_X30Y67"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_N39,
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_next_input_data_12_pack_2
    );
  system_controller_inst_current_state_FFd6_In32 : X_LUT4
    generic map(
      INIT => X"FECC",
      LOC => "SLICE_X31Y47"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd10_In_map1108,
      ADR1 => system_controller_inst_current_state_FFd6_In_map1130_0,
      ADR2 => led_o_0_OBUF_15,
      ADR3 => system_controller_inst_current_state_FFd6_33,
      O => system_controller_inst_current_state_FFd6_In_pack_1
    );
  system_controller_inst_next_input_data_14_1 : X_LUT4
    generic map(
      INIT => X"04C0",
      LOC => "SLICE_X31Y62"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_N39,
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_next_input_data_14_pack_2
    );
  system_controller_inst_next_input_data_0_1 : X_LUT4
    generic map(
      INIT => X"400C",
      LOC => "SLICE_X31Y65"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_N39,
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_next_input_data_0_pack_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02351 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X42Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_49,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0235
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_3_xor11 : X_LUT4
    generic map(
      INIT => X"FE01",
      LOC => "SLICE_X45Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1
    );
  system_controller_inst_Ker0 : X_LUT4
    generic map(
      INIT => X"FF20",
      LOC => "SLICE_X12Y44"
    )
    port map (
      ADR0 => system_controller_inst_N30_0,
      ADR1 => system_controller_inst_N34,
      ADR2 => system_controller_inst_N31_0,
      ADR3 => system_controller_inst_current_state_FFd8_56,
      O => system_controller_inst_N0_pack_1
    );
  system_controller_inst_current_state_FFd10_In27 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X12Y50"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd10_In27_2_0,
      ADR1 => system_controller_inst_N34,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_current_state_FFd10_In_map1117
    );
  system_controller_inst_N1821_SW0 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X12Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_N465
    );
  system_controller_inst_Ker34_SW0 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X12Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(5),
      ADR2 => system_controller_inst_loop_count(4),
      ADR3 => VCC,
      O => system_controller_inst_N446
    );
  system_controller_inst_next_addr_6_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X13Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => system_controller_inst_col_addr(4),
      O => system_controller_inst_next_addr_6_pack_1
    );
  system_controller_inst_Ker101 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X13Y59"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_loop_count(3),
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_N10_pack_1
    );
  system_controller_inst_next_addr_7_1 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X14Y38"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_addr_7_pack_1
    );
  system_controller_inst_next_addr_8_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X14Y39"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_col_addr(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_1 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X20Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0254(6),
      ADR2 => VCC,
      ADR3 => init_val,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_1 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X21Y20"
    )
    port map (
      ADR0 => init_val,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(4),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_1 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X21Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0254(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_1 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X21Y22"
    )
    port map (
      ADR0 => init_val,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(8),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_1 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X21Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => init_val,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0254(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_1 : X_LUT4
    generic map(
      INIT => X"EDED",
      LOC => "SLICE_X30Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N241,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_19_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X30Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N594
    );
  system_controller_inst_Ker391 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X30Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_N34,
      ADR3 => system_controller_inst_current_state_FFd5_26,
      O => system_controller_inst_N39_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y36"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_204,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_data_mask_r_1 : X_FF
    generic map(
      LOC => "SLICE_X90Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_203,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02911 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X45Y30"
    )
    port map (
      ADR0 => user_command_register(2),
      ADR1 => user_command_register(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1 : X_SFF
    generic map(
      LOC => "SLICE_X45Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_205,
      CE => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_207,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_206,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_13
    );
  system_controller_inst_next_input_data_11_1 : X_LUT4
    generic map(
      INIT => X"1020",
      LOC => "SLICE_X26Y72"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_N39,
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_next_input_data_11_pack_1
    );
  system_controller_inst_current_input_data_11 : X_FF
    generic map(
      LOC => "SLICE_X26Y72",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_11_DYMUX_208,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_11_CLKINV_209,
      SET => GND,
      RST => system_controller_inst_current_input_data_11_FFY_RSTAND_2545,
      O => system_controller_inst_current_input_data(11)
    );
  system_controller_inst_current_input_data_11_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_11_FFY_RSTAND_2545
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X52Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X52Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_DYMUX_210,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CEINV_212,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_SRFFMUX_211,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00831 : X_LUT4
    generic map(
      INIT => X"00CD",
      LOC => "SLICE_X69Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle : X_SFF
    generic map(
      LOC => "SLICE_X69Y2",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DYMUX_213,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_216,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_215,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_214,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X71Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X59Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X59Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DYMUX_389,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_392,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_391,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_390,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"FCEC",
      LOC => "SLICE_X59Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X59Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_393,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_394,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X59Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X59Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_DYMUX_395,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_SRFFMUX_396,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_1 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X20Y20"
    )
    port map (
      ADR0 => init_val,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(10),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10 : X_SFF
    generic map(
      LOC => "SLICE_X20Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_397,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_398,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1 : X_SFF
    generic map(
      LOC => "SLICE_X20Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DYMUX_400,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX_401,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_39
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_1 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X20Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(11),
      ADR1 => VCC,
      ADR2 => init_val,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11 : X_SFF
    generic map(
      LOC => "SLICE_X20Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DXMUX_399,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX_401,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00201 : X_LUT4
    generic map(
      INIT => X"30F0",
      LOC => "SLICE_X60Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_40,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_5 : X_FF
    generic map(
      LOC => "SLICE_X61Y71",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_5_DYMUX_352,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV_354,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y68"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_356,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_6_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_357,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_6 : X_FF
    generic map(
      LOC => "SLICE_X60Y68",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_355,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_357,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_1 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X63Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X63Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_358,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_359,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y62"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_361,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_9_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_362,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_9 : X_FF
    generic map(
      LOC => "SLICE_X60Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_360,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_362,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X37Y74"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DIG_MUX_364,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV_365,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0 : X_FF
    generic map(
      LOC => "SLICE_X37Y74",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DYMUX_363,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV_365,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y71"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_367,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_368,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1 : X_FF
    generic map(
      LOC => "SLICE_X38Y71",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_366,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_368,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X35Y71"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_370,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_371,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_xor11_G : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X52Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4 : X_SFF
    generic map(
      LOC => "SLICE_X52Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_154,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_160,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_159,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_158,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In105_G : X_LUT4
    generic map(
      INIT => X"E4A0",
      LOC => "SLICE_X70Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X70Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_161,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_166,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_165,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_164,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0067_G : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X66Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_24,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp : X_SFF
    generic map(
      LOC => "SLICE_X66Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_173,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_178,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_177,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_176,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_41_G : X_LUT4
    generic map(
      INIT => X"5554",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N621
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X48Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_123,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_126,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1)
    );
  system_controller_inst_n0053_0_1_G : X_LUT4
    generic map(
      INIT => X"FFDC",
      LOC => "SLICE_X6Y42"
    )
    port map (
      ADR0 => system_controller_inst_n0038_0,
      ADR1 => system_controller_inst_N18_map1700_0,
      ADR2 => system_controller_inst_current_state_FFd9_10,
      ADR3 => system_controller_inst_N18_map1695_0,
      O => system_controller_inst_N490
    );
  system_controller_inst_col_addr_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_0_DXMUX_127,
      CE => VCC,
      CLK => system_controller_inst_col_addr_0_CLKINV_130,
      SET => GND,
      RST => system_controller_inst_col_addr_0_FFX_RSTAND_2546,
      O => system_controller_inst_col_addr(0)
    );
  system_controller_inst_col_addr_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X6Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_col_addr_0_FFX_RSTAND_2546
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_In1_G : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X64Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_12,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N57
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_131,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_135,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_11
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03021_G : X_LUT4
    generic map(
      INIT => X"FC00",
      LOC => "SLICE_X33Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_14,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_13,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N55
    );
  mem_interface_top_inst_ddr2_top0_controller0_ACK_REG_INST1 : X_FF
    generic map(
      LOC => "SLICE_X33Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => led_o_0_OBUF_DXMUX_136,
      CE => VCC,
      CLK => led_o_0_OBUF_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => led_o_0_OBUF_15
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X44Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_141
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X44Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_139,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_144,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_143,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4)
    );
  system_controller_inst_loop_count_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_0_DXMUX_145,
      CE => VCC,
      CLK => system_controller_inst_loop_count_0_CLKINV_148,
      SET => GND,
      RST => system_controller_inst_loop_count_0_FFX_RSTAND_2547,
      O => system_controller_inst_loop_count(0)
    );
  system_controller_inst_loop_count_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_loop_count_0_FFX_RSTAND_2547
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_8 : X_FF
    generic map(
      LOC => "SLICE_X58Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_307,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_9_DIG_MUX_310,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_9_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_9 : X_FF
    generic map(
      LOC => "SLICE_X60Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_9_DYMUX_309,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(9)
    );
  system_controller_inst_next_loop_count_3_41 : X_LUT4
    generic map(
      INIT => X"EC50",
      LOC => "SLICE_X11Y57"
    )
    port map (
      ADR0 => system_controller_inst_N470_0,
      ADR1 => system_controller_inst_next_loop_count_3_map1390_0,
      ADR2 => system_controller_inst_N41,
      ADR3 => system_controller_inst_loop_count(3),
      O => system_controller_inst_next_loop_count_3_pack_1
    );
  system_controller_inst_loop_count_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_3_DYMUX_311,
      CE => VCC,
      CLK => system_controller_inst_loop_count_3_CLKINV_312,
      SET => GND,
      RST => system_controller_inst_loop_count_3_FFY_RSTAND_2548,
      O => system_controller_inst_loop_count(3)
    );
  system_controller_inst_loop_count_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X11Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_loop_count_3_FFY_RSTAND_2548
    );
  system_controller_inst_next_loop_count_7_Q : X_LUT4
    generic map(
      INIT => X"EA40",
      LOC => "SLICE_X10Y58"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(7),
      ADR1 => system_controller_inst_N481_0,
      ADR2 => system_controller_inst_N35_0,
      ADR3 => system_controller_inst_next_loop_count_3_map1390_0,
      O => system_controller_inst_next_loop_count_7_pack_1
    );
  system_controller_inst_loop_count_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_7_DYMUX_313,
      CE => VCC,
      CLK => system_controller_inst_loop_count_7_CLKINV_314,
      SET => GND,
      RST => system_controller_inst_loop_count_7_FFY_RSTAND_2549,
      O => system_controller_inst_loop_count(7)
    );
  system_controller_inst_loop_count_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X10Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_loop_count_7_FFY_RSTAND_2549
    );
  system_controller_inst_next_reg3_2_Q : X_LUT4
    generic map(
      INIT => X"F5F4",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => system_controller_inst_N11,
      ADR1 => system_controller_inst_current_state_FFd10_32,
      ADR2 => system_controller_inst_N20_0,
      ADR3 => system_controller_inst_current_state_FFd6_33,
      O => system_controller_inst_next_reg3_2_pack_1
    );
  system_controller_inst_current_reg3_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg3_0_DYMUX_315,
      CE => VCC,
      CLK => system_controller_inst_current_reg3_0_CLKINV_316,
      SET => GND,
      RST => system_controller_inst_current_reg3_0_FFY_RSTAND_2550,
      O => system_controller_inst_current_reg3(0)
    );
  system_controller_inst_current_reg3_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg3_0_FFY_RSTAND_2550
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02871 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X67Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      O => mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_enable : X_SFF
    generic map(
      LOC => "SLICE_X67Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_enable_DYMUX_317,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_enable_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX_318,
      O => mem_interface_top_inst_ddr2_top0_write_enable
    );
  system_controller_inst_user_input_data_11 : X_FF
    generic map(
      LOC => "SLICE_X30Y70",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_11_DYMUX_652,
      CE => user_input_data_11_CEINV_654,
      CLK => user_input_data_11_CLKINV_653,
      SET => GND,
      RST => user_input_data_11_FFY_RSTAND_2551,
      O => user_input_data(11)
    );
  user_input_data_11_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_11_FFY_RSTAND_2551
    );
  system_controller_inst_user_input_data_12 : X_FF
    generic map(
      LOC => "SLICE_X32Y67",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_12_DYMUX_655,
      CE => user_input_data_12_CEINV_657,
      CLK => user_input_data_12_CLKINV_656,
      SET => GND,
      RST => user_input_data_12_FFY_RSTAND_2552,
      O => user_input_data(12)
    );
  user_input_data_12_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y67",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_12_FFY_RSTAND_2552
    );
  system_controller_inst_user_input_data_21 : X_FF
    generic map(
      LOC => "SLICE_X31Y70",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_21_DYMUX_658,
      CE => user_input_data_21_CEINV_660,
      CLK => user_input_data_21_CLKINV_659,
      SET => GND,
      RST => user_input_data_21_FFY_RSTAND_2553,
      O => user_input_data(21)
    );
  user_input_data_21_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_21_FFY_RSTAND_2553
    );
  system_controller_inst_user_input_data_22 : X_FF
    generic map(
      LOC => "SLICE_X33Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_22_DYMUX_661,
      CE => user_input_data_22_CEINV_663,
      CLK => user_input_data_22_CLKINV_662,
      SET => GND,
      RST => user_input_data_22_FFY_RSTAND_2554,
      O => user_input_data(22)
    );
  user_input_data_22_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_22_FFY_RSTAND_2554
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X60Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_22_DYMUX_239,
      CE => user_output_data_22_CEINV_242,
      CLK => user_output_data_22_CLKINV_241,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_22_SRFFMUX_240,
      O => user_output_data(22)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X61Y53"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X61Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_23_DYMUX_243,
      CE => user_output_data_23_CEINV_246,
      CLK => user_output_data_23_CLKINV_245,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_23_SRFFMUX_244,
      O => user_output_data(23)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13 : X_SFF
    generic map(
      LOC => "SLICE_X50Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_248,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_249,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_1 : X_LUT4
    generic map(
      INIT => X"FFE0",
      LOC => "SLICE_X50Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X50Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_247,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_249,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_1 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X68Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X68Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_24_DYMUX_250,
      CE => user_output_data_24_CEINV_253,
      CLK => user_output_data_24_CLKINV_252,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_24_SRFFMUX_251,
      O => user_output_data(24)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X61Y52"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X61Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_16_DYMUX_254,
      CE => user_output_data_16_CEINV_257,
      CLK => user_output_data_16_CLKINV_256,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_16_SRFFMUX_255,
      O => user_output_data(16)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X71Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X71Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_10_DYMUX_217,
      CE => user_output_data_10_CEINV_220,
      CLK => user_output_data_10_CLKINV_219,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_10_SRFFMUX_218,
      O => user_output_data(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X61Y50"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X61Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_20_DYMUX_221,
      CE => user_output_data_20_CEINV_224,
      CLK => user_output_data_20_CLKINV_223,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_20_SRFFMUX_222,
      O => user_output_data(20)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X70Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X70Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_12_DYMUX_225,
      CE => user_output_data_12_CEINV_228,
      CLK => user_output_data_12_CLKINV_227,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_12_SRFFMUX_226,
      O => user_output_data(12)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In17 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X52Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1031_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1035_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N0_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10 : X_SFF
    generic map(
      LOC => "SLICE_X52Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_229,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_230,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_28
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X60Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X60Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_21_DYMUX_231,
      CE => user_output_data_21_CEINV_234,
      CLK => user_output_data_21_CLKINV_233,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_21_SRFFMUX_232,
      O => user_output_data(21)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X69Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X69Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_30_DYMUX_235,
      CE => user_output_data_30_CEINV_238,
      CLK => user_output_data_30_CLKINV_237,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_30_SRFFMUX_236,
      O => user_output_data(30)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_1 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X60Y52"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_2 : X_FF
    generic map(
      LOC => "SLICE_X60Y69",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_2_DYMUX_295,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X56Y60"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_298,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_3_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_3 : X_FF
    generic map(
      LOC => "SLICE_X56Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_297,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y63"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_4_DIG_MUX_300,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_4_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_4 : X_FF
    generic map(
      LOC => "SLICE_X61Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_4_DYMUX_299,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y70"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_302,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_5 : X_FF
    generic map(
      LOC => "SLICE_X61Y70",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_301,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y63"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_304,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_6_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_6 : X_FF
    generic map(
      LOC => "SLICE_X60Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_303,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X58Y64"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_306,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_7_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_7 : X_FF
    generic map(
      LOC => "SLICE_X58Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_305,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X58Y59"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_308,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_8_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X65Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_280,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_281,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"FEF0",
      LOC => "SLICE_X65Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X65Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_DYMUX_282,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2_SRFFMUX_283,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_Q : X_LUT4
    generic map(
      INIT => X"0401",
      LOC => "SLICE_X31Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N155_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X31Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_284,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_285,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_Q : X_LUT4
    generic map(
      INIT => X"0007",
      LOC => "SLICE_X30Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N157_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X30Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_DYMUX_286,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5_SRFFMUX_287,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_Mrom_data_Mrom_n0005 : X_LUT4
    generic map(
      INIT => X"0FCC",
      LOC => "SLICE_X60Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_next_state : X_SFF
    generic map(
      LOC => "SLICE_X60Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_288,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_290,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_289,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y72"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_292,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_0 : X_FF
    generic map(
      LOC => "SLICE_X60Y72",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_291,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y69"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_294,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_1 : X_FF
    generic map(
      LOC => "SLICE_X61Y69",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_293,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y69"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_2_DIG_MUX_296,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_2_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_2_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int : X_SFF
    generic map(
      LOC => "SLICE_X64Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_320,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_321,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_35
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03011 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X64Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int : X_SFF
    generic map(
      LOC => "SLICE_X64Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_319,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_321,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_34
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_1 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X55Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DYMUX_322,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_325,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_324,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_323,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_1 : X_LUT4
    generic map(
      INIT => X"F7E6",
      LOC => "SLICE_X65Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4 : X_SFF
    generic map(
      LOC => "SLICE_X65Y12",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_DYMUX_326,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_CLKINV_328,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4_SRFFMUX_327,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_LPM_ADD_SUB_2_01_xo_1_1 : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X59Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2 : X_SFF
    generic map(
      LOC => "SLICE_X59Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_329,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_331,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_330,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty1 : X_LUT4
    generic map(
      INIT => X"5F5F",
      LOC => "SLICE_X61Y58"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r : X_SFF
    generic map(
      LOC => "SLICE_X61Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_332,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_334,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_333,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_37
    );
  system_controller_inst_next_burst_done1 : X_LUT4
    generic map(
      INIT => X"0054",
      LOC => "SLICE_X30Y48"
    )
    port map (
      ADR0 => system_controller_inst_N11,
      ADR1 => system_controller_inst_current_state_FFd10_32,
      ADR2 => system_controller_inst_current_state_FFd6_33,
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_next_burst_done_pack_1
    );
  system_controller_inst_current_burst_done : X_FF
    generic map(
      LOC => "SLICE_X30Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_burst_done_DYMUX_335,
      CE => VCC,
      CLK => system_controller_inst_current_burst_done_CLKINV_336,
      SET => GND,
      RST => system_controller_inst_current_burst_done_FFY_RSTAND_2555,
      O => system_controller_inst_current_burst_done_38
    );
  system_controller_inst_current_burst_done_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_burst_done_FFY_RSTAND_2555
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X44Y59"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_549,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_550,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26 : X_FF
    generic map(
      LOC => "SLICE_X44Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_548,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_550,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(26)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X45Y68"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_552,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_553,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18 : X_FF
    generic map(
      LOC => "SLICE_X45Y68",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_551,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_553,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(18)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X44Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DIG_MUX_555,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV_556,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27 : X_FF
    generic map(
      LOC => "SLICE_X44Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DYMUX_554,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV_556,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(27)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X43Y60"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DIG_MUX_558,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV_559,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19 : X_FF
    generic map(
      LOC => "SLICE_X43Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DYMUX_557,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV_559,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(19)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X46Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DIG_MUX_561,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV_562,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29 : X_FF
    generic map(
      LOC => "SLICE_X46Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DYMUX_560,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV_562,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(29)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X87Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X67Y72"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_338,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_339,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_0 : X_FF
    generic map(
      LOC => "SLICE_X67Y72",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_337,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_339,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X68Y74"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_1_DIG_MUX_341,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV_342,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_1 : X_FF
    generic map(
      LOC => "SLICE_X68Y74",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_1_DYMUX_340,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV_342,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X62Y76"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_344,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_2_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_345,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_2 : X_FF
    generic map(
      LOC => "SLICE_X62Y76",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_343,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_345,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X67Y73"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_3_DIG_MUX_347,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_3_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV_348,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_3 : X_FF
    generic map(
      LOC => "SLICE_X67Y73",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_3_DYMUX_346,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV_348,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X62Y73"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_350,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_4_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_351,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_4 : X_FF
    generic map(
      LOC => "SLICE_X62Y73",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_349,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_351,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y71"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_5_DIG_MUX_353,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_5_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV_354,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_402,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_404,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_403,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty1 : X_LUT4
    generic map(
      INIT => X"5F5F",
      LOC => "SLICE_X60Y61"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r : X_SFF
    generic map(
      LOC => "SLICE_X60Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DYMUX_405,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_407,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_406,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_41
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y62"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_409,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_12_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_410,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_12 : X_FF
    generic map(
      LOC => "SLICE_X61Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_408,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_410,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(12)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"AAEA",
      LOC => "SLICE_X62Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6 : X_SFF
    generic map(
      LOC => "SLICE_X62Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_411,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_412,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9 : X_SFF
    generic map(
      LOC => "SLICE_X58Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_414,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_415,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_45
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"000E",
      LOC => "SLICE_X58Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X58Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_413,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_415,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00081 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X60Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_46,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid : X_SFF
    generic map(
      LOC => "SLICE_X60Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => led_o_1_OBUF_DYMUX_416,
      CE => VCC,
      CLK => led_o_1_OBUF_CLKINV_418,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => led_o_1_OBUF_SRFFMUX_417,
      O => led_o_1_OBUF_47
    );
  system_controller_inst_next_addr_9_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X12Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_col_addr(7),
      ADR2 => VCC,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_addr_9_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2 : X_FF
    generic map(
      LOC => "SLICE_X35Y71",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_369,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_371,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y70"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_373,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_374,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3 : X_FF
    generic map(
      LOC => "SLICE_X40Y70",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_372,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_374,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X39Y68"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DIG_MUX_376,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV_377,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4 : X_FF
    generic map(
      LOC => "SLICE_X39Y68",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DYMUX_375,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV_377,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y69"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_379,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_380,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5 : X_FF
    generic map(
      LOC => "SLICE_X40Y69",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_378,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_380,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X41Y65"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DIG_MUX_382,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV_383,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6 : X_FF
    generic map(
      LOC => "SLICE_X41Y65",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DYMUX_381,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV_383,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X43Y64"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_385,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_386,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9 : X_FF
    generic map(
      LOC => "SLICE_X43Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_384,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_386,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"2210",
      LOC => "SLICE_X58Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_DYMUX_387,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_SRFFMUX_388,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_582,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_584,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_583,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo10 : X_FF
    generic map(
      LOC => "SLICE_X49Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_585,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_586,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo12 : X_FF
    generic map(
      LOC => "SLICE_X50Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DYMUX_587,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV_588,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo13 : X_FF
    generic map(
      LOC => "SLICE_X48Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_589,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_590,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(13)
    );
  system_controller_inst_user_command_register_0 : X_FF
    generic map(
      LOC => "SLICE_X38Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_command_register_2_DYMUX_591,
      CE => VCC,
      CLK => user_command_register_2_CLKINV_592,
      SET => GND,
      RST => user_command_register_2_FFY_RSTAND_2556,
      O => user_command_register(2)
    );
  user_command_register_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X38Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_command_register_2_FFY_RSTAND_2556
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo14 : X_FF
    generic map(
      LOC => "SLICE_X52Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_DYMUX_593,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_CLKINV_594,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(14)
    );
  system_controller_inst_user_command_register_1 : X_FF
    generic map(
      LOC => "SLICE_X39Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_command_register_1_DYMUX_595,
      CE => VCC,
      CLK => user_command_register_1_CLKINV_596,
      SET => GND,
      RST => user_command_register_1_FFY_RSTAND_2557,
      O => user_command_register(1)
    );
  user_command_register_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_command_register_1_FFY_RSTAND_2557
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo15 : X_FF
    generic map(
      LOC => "SLICE_X53Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_597,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_598,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(15)
    );
  system_controller_inst_next_loop_count_4_Q : X_LUT4
    generic map(
      INIT => X"EA40",
      LOC => "SLICE_X12Y58"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(4),
      ADR1 => system_controller_inst_loop_count(3),
      ADR2 => system_controller_inst_N35_0,
      ADR3 => system_controller_inst_N101,
      O => system_controller_inst_next_loop_count_4_pack_1
    );
  system_controller_inst_current_input_address_9 : X_FF
    generic map(
      LOC => "SLICE_X12Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_9_DYMUX_419,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_9_CLKINV_420,
      SET => GND,
      RST => system_controller_inst_current_input_address_9_FFY_RSTAND_2558,
      O => system_controller_inst_current_input_address(9)
    );
  system_controller_inst_current_input_address_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_address_9_FFY_RSTAND_2558
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_Msub_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X74Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1 : X_SFF
    generic map(
      LOC => "SLICE_X74Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_422,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_424,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_421,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_423,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1)
    );
  system_controller_inst_current_state_FFd2_In : X_LUT4
    generic map(
      INIT => X"FF04",
      LOC => "SLICE_X13Y45"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_N472_0,
      ADR2 => system_controller_inst_N34,
      ADR3 => system_controller_inst_current_state_FFd1_51,
      O => system_controller_inst_current_state_FFd2_In_pack_1
    );
  system_controller_inst_current_state_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X13Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd2_DYMUX_425,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd2_CLKINV_426,
      SET => system_controller_inst_current_state_FFd2_FFY_SET,
      RST => GND,
      O => system_controller_inst_current_state_FFd2_52
    );
  system_controller_inst_current_state_FFd2_FFY_SETOR : X_INV
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_state_FFd2_FFY_SET
    );
  system_controller_inst_current_state_FFd3_In : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X15Y38"
    )
    port map (
      ADR0 => system_controller_inst_N95_0,
      ADR1 => system_controller_inst_N11,
      ADR2 => system_controller_inst_N94_0,
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_current_state_FFd3_In_pack_1
    );
  system_controller_inst_current_state_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X15Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd3_DYMUX_427,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd3_CLKINV_428,
      SET => GND,
      RST => system_controller_inst_current_state_FFd3_FFY_RSTAND_2559,
      O => system_controller_inst_current_state_FFd3_53
    );
  system_controller_inst_current_state_FFd3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_state_FFd3_FFY_RSTAND_2559
    );
  system_controller_inst_current_state_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X15Y39"
    )
    port map (
      ADR0 => init_val,
      ADR1 => system_controller_inst_current_state_FFd4_54,
      ADR2 => led_o_0_OBUF_15,
      ADR3 => system_controller_inst_current_state_FFd3_53,
      O => system_controller_inst_current_state_FFd4_In_pack_1
    );
  system_controller_inst_current_state_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X15Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd4_DYMUX_429,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd4_CLKINV_430,
      SET => GND,
      RST => system_controller_inst_current_state_FFd4_FFY_RSTAND_2560,
      O => system_controller_inst_current_state_FFd4_54
    );
  system_controller_inst_current_state_FFd4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_state_FFd4_FFY_RSTAND_2560
    );
  system_controller_inst_current_state_FFd9_In1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X13Y44"
    )
    port map (
      ADR0 => system_controller_inst_N5,
      ADR1 => led_o_0_OBUF_15,
      ADR2 => system_controller_inst_current_state_FFd9_10,
      ADR3 => system_controller_inst_current_state_FFd8_56,
      O => system_controller_inst_current_state_FFd9_In_pack_1
    );
  system_controller_inst_current_state_FFd9 : X_FF
    generic map(
      LOC => "SLICE_X13Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd9_DYMUX_431,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd9_CLKINV_432,
      SET => GND,
      RST => system_controller_inst_current_state_FFd9_FFY_RSTAND_2561,
      O => system_controller_inst_current_state_FFd9_10
    );
  system_controller_inst_current_state_FFd9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_state_FFd9_FFY_RSTAND_2561
    );
  system_controller_inst_n0053_6_1 : X_LUT4
    generic map(
      INIT => X"A8D8",
      LOC => "SLICE_X7Y38"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(6),
      ADR1 => system_controller_inst_N18,
      ADR2 => system_controller_inst_N3,
      ADR3 => system_controller_inst_N19,
      O => system_controller_inst_n0053_6_pack_1
    );
  system_controller_inst_col_addr_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_6_DYMUX_433,
      CE => VCC,
      CLK => system_controller_inst_col_addr_6_CLKINV_434,
      SET => GND,
      RST => system_controller_inst_col_addr_6_FFY_RSTAND_2562,
      O => system_controller_inst_col_addr(6)
    );
  system_controller_inst_col_addr_6_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X7Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_col_addr_6_FFY_RSTAND_2562
    );
  system_controller_inst_n0053_7_Q : X_LUT4
    generic map(
      INIT => X"E4A8",
      LOC => "SLICE_X6Y39"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(7),
      ADR1 => system_controller_inst_N3,
      ADR2 => system_controller_inst_N18,
      ADR3 => system_controller_inst_N442_0,
      O => system_controller_inst_n0053_7_pack_1
    );
  system_controller_inst_col_addr_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_7_DYMUX_435,
      CE => VCC,
      CLK => system_controller_inst_col_addr_7_CLKINV_436,
      SET => GND,
      RST => system_controller_inst_col_addr_7_FFY_RSTAND_2563,
      O => system_controller_inst_col_addr(7)
    );
  system_controller_inst_col_addr_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X6Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_col_addr_7_FFY_RSTAND_2563
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03001 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X44Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_57,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR2 => user_command_register(1),
      ADR3 => user_command_register(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON : X_SFF
    generic map(
      LOC => "SLICE_X44Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_DYMUX_437,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_SRFFMUX_438,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_36
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X84Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X84Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_439,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_442,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_441,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_440,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X85Y58"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X85Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_DYMUX_443,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CEINV_446,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CLKINV_445,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_SRFFMUX_444,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X83Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X83Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_447,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_450,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_449,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_448,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02981 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X44Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR1 => user_command_register(1),
      ADR2 => VCC,
      ADR3 => user_command_register(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd1 : X_SFF
    generic map(
      LOC => "SLICE_X44Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_DYMUX_451,
      CE => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_CEINV_453,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_SRFFMUX_452,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_57
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X82Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_454,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_457,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_456,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_455,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X83Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X83Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_DYMUX_458,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CEINV_461,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CLKINV_460,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_SRFFMUX_459,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X82Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X82Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_462,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_465,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_464,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_463,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X87Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_466,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_469,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_468,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_467,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X80Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X80Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_470,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_473,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_472,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_471,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X85Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DYMUX_474,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV_477,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV_476,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX_475,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3CF0",
      LOC => "SLICE_X85Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X85Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DYMUX_478,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV_481,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV_480,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX_479,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X89Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X89Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_482,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_485,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_484,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_483,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X87Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_486,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_489,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_488,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_487,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X42Y64"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DIG_MUX_531,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV_532,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23 : X_FF
    generic map(
      LOC => "SLICE_X42Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DYMUX_530,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV_532,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(23)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X42Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_534,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_535,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15 : X_FF
    generic map(
      LOC => "SLICE_X42Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_533,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_535,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X44Y61"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DIG_MUX_537,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV_538,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24 : X_FF
    generic map(
      LOC => "SLICE_X44Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DYMUX_536,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV_538,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(24)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X42Y72"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_540,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_541,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16 : X_FF
    generic map(
      LOC => "SLICE_X42Y72",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_539,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_541,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(16)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X45Y58"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIG_MUX_543,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_544,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25 : X_FF
    generic map(
      LOC => "SLICE_X45Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DYMUX_542,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_544,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(25)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X44Y69"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DIG_MUX_546,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV_547,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17 : X_FF
    generic map(
      LOC => "SLICE_X44Y69",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DYMUX_545,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV_547,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(17)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y64"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DIG_MUX_513,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV_514,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12 : X_FF
    generic map(
      LOC => "SLICE_X40Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DYMUX_512,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV_514,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X41Y70"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DIG_MUX_516,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV_517,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21 : X_FF
    generic map(
      LOC => "SLICE_X41Y70",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DYMUX_515,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV_517,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(21)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y58"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_519,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_520,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13 : X_FF
    generic map(
      LOC => "SLICE_X38Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_518,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_520,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X47Y55"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DIG_MUX_522,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV_523,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30 : X_FF
    generic map(
      LOC => "SLICE_X47Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DYMUX_521,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV_523,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(30)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X43Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_525,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_526,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14 : X_FF
    generic map(
      LOC => "SLICE_X43Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_524,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_526,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X47Y53"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_528,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_529,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31 : X_FF
    generic map(
      LOC => "SLICE_X47Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_527,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_529,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(31)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X88Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X88Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_DYMUX_490,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_CEINV_493,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_CLKINV_492,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_2_SRFFMUX_491,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X88Y37"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_DYMUX_494,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CEINV_497,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CLKINV_496,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_SRFFMUX_495,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X86Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X86Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_DYMUX_498,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_CEINV_501,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_CLKINV_500,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_3_SRFFMUX_499,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X83Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X83Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DYMUX_502,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV_505,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV_504,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX_503,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X39Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_507,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_508,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10 : X_FF
    generic map(
      LOC => "SLICE_X39Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_506,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_508,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y61"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DIG_MUX_510,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV_511,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11 : X_FF
    generic map(
      LOC => "SLICE_X38Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DYMUX_509,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV_511,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(11)
    );
  system_controller_inst_current_reg1_11 : X_FF
    generic map(
      LOC => "SLICE_X63Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_11_DYMUX_752,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_11_CLKINV_753,
      SET => GND,
      RST => system_controller_inst_current_reg1_11_FFY_RSTAND_2564,
      O => system_controller_inst_current_reg1_11_Q
    );
  system_controller_inst_current_reg1_11_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X63Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg1_11_FFY_RSTAND_2564
    );
  system_controller_inst_n0053_1_Q : X_LUT4
    generic map(
      INIT => X"EA40",
      LOC => "SLICE_X8Y42"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(1),
      ADR1 => system_controller_inst_N3,
      ADR2 => system_controller_inst_col_addr(0),
      ADR3 => system_controller_inst_N393,
      O => system_controller_inst_n0053_1_pack_1
    );
  system_controller_inst_col_addr_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_1_DXMUX_754,
      CE => VCC,
      CLK => system_controller_inst_col_addr_1_CLKINV_755,
      SET => GND,
      RST => system_controller_inst_col_addr_1_FFX_RSTAND_2565,
      O => system_controller_inst_col_addr(1)
    );
  system_controller_inst_col_addr_1_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_col_addr_1_FFX_RSTAND_2565
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_756,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_758,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_757,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(0)
    );
  system_controller_inst_current_reg1_0 : X_FF
    generic map(
      LOC => "SLICE_X62Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_0_DYMUX_759,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_0_CLKINV_760,
      SET => GND,
      RST => system_controller_inst_current_reg1_0_FFY_RSTAND_2566,
      O => system_controller_inst_current_reg1_0_Q
    );
  system_controller_inst_current_reg1_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X62Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg1_0_FFY_RSTAND_2566
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2 : X_SFF
    generic map(
      LOC => "SLICE_X67Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_DYMUX_761,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_CLKINV_763,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2_SRFFMUX_762,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(2)
    );
  system_controller_inst_current_reg2_0 : X_FF
    generic map(
      LOC => "SLICE_X56Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_0_DYMUX_764,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_0_CLKINV_765,
      SET => GND,
      RST => system_controller_inst_current_reg2_0_FFY_RSTAND_2567,
      O => system_controller_inst_current_reg2_0_Q
    );
  system_controller_inst_current_reg2_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X56Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg2_0_FFY_RSTAND_2567
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_563,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_566,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_565,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_564,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X86Y35"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X86Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_DYMUX_567,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CEINV_570,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CLKINV_569,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_SRFFMUX_568,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X87Y35"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X87Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_571,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_574,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_573,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_572,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg : X_SFF
    generic map(
      LOC => "SLICE_X34Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_575,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_576,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_58
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_SW0 : X_LUT4
    generic map(
      INIT => X"FD5F",
      LOC => "SLICE_X73Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_Q : X_LUT4
    generic map(
      INIT => X"DC8C",
      LOC => "SLICE_X73Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_4 : X_SFF
    generic map(
      LOC => "SLICE_X73Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_577,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_580,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_579,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_578,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV1 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X64Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_2 : X_SFF
    generic map(
      LOC => "SLICE_X81Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_DXMUX_992,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_CLKINV_994,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2_SRFFMUX_993,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data1 : X_LUT4
    generic map(
      INIT => X"30BA",
      LOC => "SLICE_X61Y59"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_69,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_40,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg : X_FF
    generic map(
      LOC => "SLICE_X61Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_995,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_996,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_46
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X80Y22",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_998,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_1000,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_999,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_75
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cy11 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X57Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_1 : X_LUT4
    generic map(
      INIT => X"30C0",
      LOC => "SLICE_X57Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X57Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_1001,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_1004,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_1003,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_1002,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o : X_SFF
    generic map(
      LOC => "SLICE_X78Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_1005,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_1006,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_101
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X52Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_68,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1
    );
  system_controller_inst_user_input_data_29 : X_FF
    generic map(
      LOC => "SLICE_X32Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_29_DYMUX_679,
      CE => user_input_data_29_CEINV_681,
      CLK => user_input_data_29_CLKINV_680,
      SET => GND,
      RST => user_input_data_29_FFY_RSTAND_2568,
      O => user_input_data(29)
    );
  user_input_data_29_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_29_FFY_RSTAND_2568
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_Q : X_LUT4
    generic map(
      INIT => X"0F11",
      LOC => "SLICE_X54Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_682,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_684,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_683,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_DYMUX_685,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2_SRFFMUX_686,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_687,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_688,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_Q : X_LUT4
    generic map(
      INIT => X"C088",
      LOC => "SLICE_X70Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N424_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N425_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0283,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4 : X_SFF
    generic map(
      LOC => "SLICE_X52Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DYMUX_689,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX_690,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7 : X_SFF
    generic map(
      LOC => "SLICE_X54Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_691,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_692,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1 : X_SFF
    generic map(
      LOC => "SLICE_X62Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_DYMUX_693,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_CLKINV_695,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_SRFFMUX_694,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_61
    );
  system_controller_inst_current_input_data_20 : X_FF
    generic map(
      LOC => "SLICE_X13Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_20_DYMUX_624,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_20_CLKINV_625,
      SET => GND,
      RST => system_controller_inst_current_input_data_20_FFY_RSTAND_2569,
      O => system_controller_inst_current_input_data(20)
    );
  system_controller_inst_current_input_data_20_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_20_FFY_RSTAND_2569
    );
  system_controller_inst_current_input_data_21 : X_FF
    generic map(
      LOC => "SLICE_X27Y73",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_21_DYMUX_626,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_21_CLKINV_627,
      SET => GND,
      RST => system_controller_inst_current_input_data_21_FFY_RSTAND_2570,
      O => system_controller_inst_current_input_data(21)
    );
  system_controller_inst_current_input_data_21_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_21_FFY_RSTAND_2570
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X60Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_628,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_630,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_629,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_16
    );
  system_controller_inst_current_input_data_26 : X_FF
    generic map(
      LOC => "SLICE_X27Y72",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_26_DYMUX_631,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_26_CLKINV_632,
      SET => GND,
      RST => system_controller_inst_current_input_data_26_FFY_RSTAND_2571,
      O => system_controller_inst_current_input_data(26)
    );
  system_controller_inst_current_input_data_26_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_26_FFY_RSTAND_2571
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33 : X_LUT4
    generic map(
      INIT => X"BBB3",
      LOC => "SLICE_X67Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1065_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In46 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X67Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1056_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1065,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4 : X_SFF
    generic map(
      LOC => "SLICE_X67Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_633,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_636,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_635,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_634,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19
    );
  system_controller_inst_current_input_data_29 : X_FF
    generic map(
      LOC => "SLICE_X26Y73",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_29_DYMUX_637,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_29_CLKINV_638,
      SET => GND,
      RST => system_controller_inst_current_input_data_29_FFY_RSTAND_2572,
      O => system_controller_inst_current_input_data(29)
    );
  system_controller_inst_current_input_data_29_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_29_FFY_RSTAND_2572
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_3 : X_SFF
    generic map(
      LOC => "SLICE_X72Y14",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_3_DYMUX_804,
      CE => mem_interface_top_inst_delay_sel_3_CEINV_807,
      CLK => mem_interface_top_inst_delay_sel_3_CLKINV_806,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_delay_sel_3_SRFFMUX_805,
      SRST => GND,
      O => mem_interface_top_inst_delay_sel(3)
    );
  system_controller_inst_n00381_SW0 : X_LUT4
    generic map(
      INIT => X"F5FF",
      LOC => "SLICE_X6Y41"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(0),
      ADR1 => VCC,
      ADR2 => system_controller_inst_n00381_SW0_2_92,
      ADR3 => system_controller_inst_col_addr(2),
      O => system_controller_inst_N459
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_4 : X_SFF
    generic map(
      LOC => "SLICE_X73Y14",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_4_DYMUX_808,
      CE => mem_interface_top_inst_delay_sel_4_CEINV_811,
      CLK => mem_interface_top_inst_delay_sel_4_CLKINV_810,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_delay_sel_4_SRFFMUX_809,
      SRST => GND,
      O => mem_interface_top_inst_delay_sel(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"FFB0",
      LOC => "SLICE_X63Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X63Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_812,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_813,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_76
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In186 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X51Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_44,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N65,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1668
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02891 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X44Y30"
    )
    port map (
      ADR0 => user_command_register(2),
      ADR1 => user_command_register(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_13,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE : X_SFF
    generic map(
      LOC => "SLICE_X44Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_814,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_815,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_44
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_SW1 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X56Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818_pack_1
    );
  system_controller_inst_loop_count_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_4_DXMUX_599,
      CE => VCC,
      CLK => system_controller_inst_loop_count_4_CLKINV_600,
      SET => GND,
      RST => system_controller_inst_loop_count_4_FFX_RSTAND_2573,
      O => system_controller_inst_loop_count(4)
    );
  system_controller_inst_loop_count_4_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_loop_count_4_FFX_RSTAND_2573
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cy11 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X54Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_1 : X_LUT4
    generic map(
      INIT => X"0AA0",
      LOC => "SLICE_X54Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X54Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_601,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_604,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_603,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_602,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6)
    );
  system_controller_inst_next_loop_count_1_108 : X_LUT4
    generic map(
      INIT => X"F3AA",
      LOC => "SLICE_X13Y52"
    )
    port map (
      ADR0 => system_controller_inst_N38,
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_N11,
      ADR3 => system_controller_inst_N31_0,
      O => system_controller_inst_next_loop_count_1_map1507
    );
  system_controller_inst_n0053_3_SW0 : X_LUT4
    generic map(
      INIT => X"02F7",
      LOC => "SLICE_X7Y43"
    )
    port map (
      ADR0 => system_controller_inst_N448_0,
      ADR1 => system_controller_inst_N99_0,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_N456,
      O => system_controller_inst_N400
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n00021 : X_LUT4
    generic map(
      INIT => X"EE88",
      LOC => "SLICE_X57Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3 : X_SFF
    generic map(
      LOC => "SLICE_X57Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_606,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_608,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_607,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_609,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_611,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_610,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_17
    );
  system_controller_inst_next_loop_count_2_45 : X_LUT4
    generic map(
      INIT => X"0F0C",
      LOC => "SLICE_X13Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_state_FFd10_32,
      ADR2 => system_controller_inst_N34,
      ADR3 => system_controller_inst_current_state_FFd6_33,
      O => system_controller_inst_next_loop_count_2_map1525
    );
  system_controller_inst_n0053_7_SW0 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X6Y38"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_N19,
      O => system_controller_inst_N442
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_30 : X_LUT4
    generic map(
      INIT => X"FFC8",
      LOC => "SLICE_X64Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(7),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N606,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2 : X_SFF
    generic map(
      LOC => "SLICE_X44Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_612,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_613,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_64
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3 : X_SFF
    generic map(
      LOC => "SLICE_X47Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_614,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_615,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_65
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4 : X_SFF
    generic map(
      LOC => "SLICE_X47Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_DYMUX_616,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_SRFFMUX_617,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_66
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X52Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_5_xor11 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X52Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_68,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5 : X_SFF
    generic map(
      LOC => "SLICE_X52Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_618,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_621,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_620,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_619,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3_clk90 : X_FF
    generic map(
      LOC => "SLICE_X86Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_DXMUX_622,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_CLKINV_623,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1 : X_SFF
    generic map(
      LOC => "SLICE_X61Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_639,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_641,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_640,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_69
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y26",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_642,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_644,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_643,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_71
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02951 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X30Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N49,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N36_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE : X_SFF
    generic map(
      LOC => "SLICE_X30Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => init_val_DXMUX_645,
      CE => VCC,
      CLK => init_val_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => init_val_SRFFMUX_646,
      O => init_val
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_1 : X_LUT4
    generic map(
      INIT => X"F2F1",
      LOC => "SLICE_X31Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X31Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_647,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_648,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_649,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_651,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_650,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_0_Q : X_LUT4
    generic map(
      INIT => X"0820",
      LOC => "SLICE_X74Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N11,
      O => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02022 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X69Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3_clk90 : X_FF
    generic map(
      LOC => "SLICE_X86Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DXMUX_724,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_725,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_1 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X52Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y14",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_726,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_728,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_727,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02422 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X75Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N10,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0242
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02442 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X46Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N13,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0244
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker01 : X_LUT4
    generic map(
      INIT => X"5FFF",
      LOC => "SLICE_X49Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_6,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      O => mem_interface_top_inst_ddr2_top0_controller0_N0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_1 : X_LUT4
    generic map(
      INIT => X"AFFF",
      LOC => "SLICE_X58Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1
    );
  system_controller_inst_user_input_data_31 : X_FF
    generic map(
      LOC => "SLICE_X33Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_31_DYMUX_664,
      CE => user_input_data_31_CEINV_666,
      CLK => user_input_data_31_CLKINV_665,
      SET => GND,
      RST => user_input_data_31_FFY_RSTAND_2574,
      O => user_input_data(31)
    );
  user_input_data_31_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_31_FFY_RSTAND_2574
    );
  system_controller_inst_user_input_data_23 : X_FF
    generic map(
      LOC => "SLICE_X33Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_23_DYMUX_667,
      CE => user_input_data_23_CEINV_669,
      CLK => user_input_data_23_CLKINV_668,
      SET => GND,
      RST => user_input_data_23_FFY_RSTAND_2575,
      O => user_input_data(23)
    );
  user_input_data_23_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_23_FFY_RSTAND_2575
    );
  system_controller_inst_user_input_data_27 : X_FF
    generic map(
      LOC => "SLICE_X32Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_27_DYMUX_670,
      CE => user_input_data_27_CEINV_672,
      CLK => user_input_data_27_CLKINV_671,
      SET => GND,
      RST => user_input_data_27_FFY_RSTAND_2576,
      O => user_input_data(27)
    );
  user_input_data_27_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_27_FFY_RSTAND_2576
    );
  system_controller_inst_user_input_data_19 : X_FF
    generic map(
      LOC => "SLICE_X33Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_19_DYMUX_673,
      CE => user_input_data_19_CEINV_675,
      CLK => user_input_data_19_CLKINV_674,
      SET => GND,
      RST => user_input_data_19_FFY_RSTAND_2577,
      O => user_input_data(19)
    );
  user_input_data_19_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_19_FFY_RSTAND_2577
    );
  system_controller_inst_user_input_data_28 : X_FF
    generic map(
      LOC => "SLICE_X33Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_28_DYMUX_676,
      CE => user_input_data_28_CEINV_678,
      CLK => user_input_data_28_CLKINV_677,
      SET => GND,
      RST => user_input_data_28_FFY_RSTAND_2578,
      O => user_input_data(28)
    );
  user_input_data_28_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_data_28_FFY_RSTAND_2578
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_6_xor11 : X_LUT4
    generic map(
      INIT => X"5FA0",
      LOC => "SLICE_X52Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6 : X_SFF
    generic map(
      LOC => "SLICE_X52Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_1007,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_1010,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_1009,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_1008,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6)
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o : X_SFF
    generic map(
      LOC => "SLICE_X82Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_1011,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_1012,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_102
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker351 : X_LUT4
    generic map(
      INIT => X"0066",
      LOC => "SLICE_X67Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst90_r : X_FF
    generic map(
      LOC => "SLICE_X83Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_1015,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_1016,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0250 : X_LUT4
    generic map(
      INIT => X"BAFF",
      LOC => "SLICE_X62Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N317,
      ADR3 => burst_done,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0250_1017
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X82Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_1018,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_1021,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_1020,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_1019,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cy11 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X53Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2 : X_SFF
    generic map(
      LOC => "SLICE_X61Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_696,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_698,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_697,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_60
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X53Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_DYMUX_699,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_CEINV_702,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_CLKINV_701,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7_SRFFMUX_700,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r : X_FF
    generic map(
      LOC => "SLICE_X74Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_703,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o : X_SFF
    generic map(
      LOC => "SLICE_X82Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_705,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_707,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_706,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_70
    );
  system_controller_inst_N1853_SW0 : X_LUT4
    generic map(
      INIT => X"F3F0",
      LOC => "SLICE_X9Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_col_addr(0),
      ADR2 => system_controller_inst_N18_map1700_0,
      ADR3 => system_controller_inst_N22,
      O => system_controller_inst_N450
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_66_SW0 : X_LUT4
    generic map(
      INIT => X"ADFA",
      LOC => "SLICE_X72Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_66 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X72Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_3 : X_SFF
    generic map(
      LOC => "SLICE_X72Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_708,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_711,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_710,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_709,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3)
    );
  system_controller_inst_n0053_5_SW0 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X7Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_col_addr(4),
      ADR2 => VCC,
      ADR3 => system_controller_inst_N32,
      O => system_controller_inst_N352
    );
  system_controller_inst_Ker351 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X13Y57"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_N41,
      O => system_controller_inst_N35
    );
  system_controller_inst_Ker431 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_state_FFd5_26,
      ADR2 => system_controller_inst_N42,
      ADR3 => system_controller_inst_current_state_FFd9_10,
      O => system_controller_inst_N43
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r : X_SFF
    generic map(
      LOC => "SLICE_X73Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_712,
      CE => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_715,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_713,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_714,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_80
    );
  system_controller_inst_next_loop_count_2_0 : X_LUT4
    generic map(
      INIT => X"CDCC",
      LOC => "SLICE_X13Y53"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_10,
      ADR1 => system_controller_inst_N42,
      ADR2 => system_controller_inst_current_state_FFd5_26,
      ADR3 => system_controller_inst_N38,
      O => system_controller_inst_next_loop_count_2_map1510
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0 : X_SFF
    generic map(
      LOC => "SLICE_X52Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_717,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_719,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_716,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_718,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_20 : X_LUT4
    generic map(
      INIT => X"3F7F",
      LOC => "SLICE_X52Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N808_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_61 : X_LUT4
    generic map(
      INIT => X"CFCE",
      LOC => "SLICE_X55Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N281,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N259_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y12",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_721,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_723,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_722,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0)
    );
  system_controller_inst_loop_count_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_2_DXMUX_880,
      CE => VCC,
      CLK => system_controller_inst_loop_count_2_CLKINV_881,
      SET => GND,
      RST => system_controller_inst_loop_count_2_FFX_RSTAND_2579,
      O => system_controller_inst_loop_count(2)
    );
  system_controller_inst_loop_count_2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_loop_count_2_FFX_RSTAND_2579
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait : X_SFF
    generic map(
      LOC => "SLICE_X38Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => auto_ref_req_DXMUX_883,
      CE => auto_ref_req_CEINV_886,
      CLK => auto_ref_req_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => auto_ref_req_REVUSED_884,
      SRST => auto_ref_req_SRFFMUX_885,
      O => auto_ref_req
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02071 : X_LUT4
    generic map(
      INIT => X"50DC",
      LOC => "SLICE_X58Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker421 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X54Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_1 : X_LUT4
    generic map(
      INIT => X"6C00",
      LOC => "SLICE_X54Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X54Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_887,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_890,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_889,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_888,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker431 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X56Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7 : X_SFF
    generic map(
      LOC => "SLICE_X63Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_926,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_927,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8 : X_SFF
    generic map(
      LOC => "SLICE_X62Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_DYMUX_928,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_SRFFMUX_929,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9 : X_SFF
    generic map(
      LOC => "SLICE_X58Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_DYMUX_930,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_SRFFMUX_931,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1 : X_SFF
    generic map(
      LOC => "SLICE_X81Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_932,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_934,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_933,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_99
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst : X_SFF
    generic map(
      LOC => "SLICE_X81Y27",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1_DYMUX_935,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst_1_CLKINV_937,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst_1_SRFFMUX_936,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DXMUX_938,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_940,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_939,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_calib0 : X_FF
    generic map(
      LOC => "SLICE_X84Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_rst_calib_DYMUX_941,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_rst_calib_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_rst_calib
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_2 : X_LUT4
    generic map(
      INIT => X"C832",
      LOC => "SLICE_X35Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N48,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X35Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_942,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_943,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_2 : X_LUT4
    generic map(
      INIT => X"003C",
      LOC => "SLICE_X58Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_730,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_733,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_732,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_731,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02472 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N15,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0247
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n008855 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X62Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psEn : X_SFF
    generic map(
      LOC => "SLICE_X62Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_734,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_737,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_736,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_735,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_1 : X_LUT4
    generic map(
      INIT => X"AFFF",
      LOC => "SLICE_X59Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_2 : X_LUT4
    generic map(
      INIT => X"1450",
      LOC => "SLICE_X59Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X59Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_738,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_741,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_740,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_739,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X70Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02852 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X44Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N19,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_1_1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X89Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_87,
      ADR2 => mem_interface_top_inst_delay_sel(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_rst_calib,
      O => mem_interface_top_inst_ddr2_top0_delay_sel_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_1 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X58Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_2 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X58Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_742,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_745,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_744,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_743,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2 : X_SFF
    generic map(
      LOC => "SLICE_X75Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_746,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_747,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_89
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X57Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_2 : X_LUT4
    generic map(
      INIT => X"6C00",
      LOC => "SLICE_X57Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X57Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_748,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_751,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_750,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_749,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_one : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X88Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In88 : X_LUT4
    generic map(
      INIT => X"D506",
      LOC => "SLICE_X71Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map1221
    );
  system_controller_inst_col_addr_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_2_DXMUX_786,
      CE => VCC,
      CLK => system_controller_inst_col_addr_2_CLKINV_787,
      SET => GND,
      RST => system_controller_inst_col_addr_2_FFX_RSTAND_2580,
      O => system_controller_inst_col_addr(2)
    );
  system_controller_inst_col_addr_2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X8Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_col_addr_2_FFX_RSTAND_2580
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_0 : X_SFF
    generic map(
      LOC => "SLICE_X71Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_0_DYMUX_788,
      CE => mem_interface_top_inst_delay_sel_0_CEINV_791,
      CLK => mem_interface_top_inst_delay_sel_0_CLKINV_790,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_delay_sel_0_SRFFMUX_789,
      O => mem_interface_top_inst_delay_sel(0)
    );
  system_controller_inst_current_state_FFd10_In32 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X30Y50"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd10_32,
      ADR1 => system_controller_inst_current_state_FFd10_In_map1117_0,
      ADR2 => led_o_0_OBUF_15,
      ADR3 => system_controller_inst_current_state_FFd10_In_map1108,
      O => system_controller_inst_current_state_FFd10_In_pack_1
    );
  system_controller_inst_current_state_FFd10 : X_FF
    generic map(
      LOC => "SLICE_X30Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd10_DXMUX_792,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd10_CLKINV_793,
      SET => GND,
      RST => system_controller_inst_current_state_FFd10_FFX_RSTAND_2581,
      O => system_controller_inst_current_state_FFd10_32
    );
  system_controller_inst_current_state_FFd10_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_state_FFd10_FFX_RSTAND_2581
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_1 : X_SFF
    generic map(
      LOC => "SLICE_X73Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_1_DYMUX_794,
      CE => mem_interface_top_inst_delay_sel_1_CEINV_797,
      CLK => mem_interface_top_inst_delay_sel_1_CLKINV_796,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_delay_sel_1_SRFFMUX_795,
      O => mem_interface_top_inst_delay_sel(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker731 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X67Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5 : X_SFF
    generic map(
      LOC => "SLICE_X67Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_798,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_799,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_2 : X_SFF
    generic map(
      LOC => "SLICE_X72Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_2_DYMUX_800,
      CE => mem_interface_top_inst_delay_sel_2_CEINV_803,
      CLK => mem_interface_top_inst_delay_sel_2_CLKINV_802,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_delay_sel_2_SRFFMUX_801,
      O => mem_interface_top_inst_delay_sel(2)
    );
  system_controller_inst_current_reg2_1 : X_FF
    generic map(
      LOC => "SLICE_X60Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_1_DYMUX_766,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_1_CLKINV_767,
      SET => GND,
      RST => system_controller_inst_current_reg2_1_FFY_RSTAND_2582,
      O => system_controller_inst_current_reg2_1_Q
    );
  system_controller_inst_current_reg2_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X60Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg2_1_FFY_RSTAND_2582
    );
  system_controller_inst_current_reg2_2 : X_FF
    generic map(
      LOC => "SLICE_X61Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_2_DYMUX_768,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_2_CLKINV_769,
      SET => GND,
      RST => system_controller_inst_current_reg2_2_FFY_RSTAND_2583,
      O => system_controller_inst_current_reg2_2_Q
    );
  system_controller_inst_current_reg2_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X61Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg2_2_FFY_RSTAND_2583
    );
  system_controller_inst_current_reg1_7 : X_FF
    generic map(
      LOC => "SLICE_X57Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_7_DYMUX_770,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_7_CLKINV_771,
      SET => GND,
      RST => system_controller_inst_current_reg1_7_FFY_RSTAND_2584,
      O => system_controller_inst_current_reg1_7_Q
    );
  system_controller_inst_current_reg1_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X57Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg1_7_FFY_RSTAND_2584
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_772,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_773,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q
    );
  system_controller_inst_current_reg1_8 : X_FF
    generic map(
      LOC => "SLICE_X56Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_8_DYMUX_774,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_8_CLKINV_775,
      SET => GND,
      RST => system_controller_inst_current_reg1_8_FFY_RSTAND_2585,
      O => system_controller_inst_current_reg1_8_Q
    );
  system_controller_inst_current_reg1_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X56Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg1_8_FFY_RSTAND_2585
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0381_SW0 : X_LUT4
    generic map(
      INIT => X"C4C0",
      LOC => "SLICE_X49Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N59,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N01,
      O => mem_interface_top_inst_ddr2_top0_controller0_N339
    );
  system_controller_inst_current_reg2_7 : X_FF
    generic map(
      LOC => "SLICE_X62Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_7_DYMUX_776,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_7_CLKINV_777,
      SET => GND,
      RST => system_controller_inst_current_reg2_7_FFY_RSTAND_2586,
      O => system_controller_inst_current_reg2_7_Q
    );
  system_controller_inst_current_reg2_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X62Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_reg2_7_FFY_RSTAND_2586
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7 : X_SFF
    generic map(
      LOC => "SLICE_X62Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_DYMUX_778,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_SRFFMUX_779,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8 : X_SFF
    generic map(
      LOC => "SLICE_X63Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_DYMUX_780,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_SRFFMUX_781,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9 : X_SFF
    generic map(
      LOC => "SLICE_X61Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_DYMUX_782,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_SRFFMUX_783,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_30 : X_LUT4
    generic map(
      INIT => X"FFC8",
      LOC => "SLICE_X66Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(9),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N604,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"AFAE",
      LOC => "SLICE_X30Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N171,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X30Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_784,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_785,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0)
    );
  system_controller_inst_n0053_2_Q : X_LUT4
    generic map(
      INIT => X"E4A0",
      LOC => "SLICE_X8Y41"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(2),
      ADR1 => system_controller_inst_N3,
      ADR2 => system_controller_inst_N397,
      ADR3 => system_controller_inst_N398_0,
      O => system_controller_inst_n0053_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo0 : X_FF
    generic map(
      LOC => "SLICE_X47Y74",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_852,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_853,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo1 : X_FF
    generic map(
      LOC => "SLICE_X53Y74",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_DYMUX_854,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_CLKINV_855,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo2 : X_FF
    generic map(
      LOC => "SLICE_X47Y76",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_856,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_857,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end : X_SFF
    generic map(
      LOC => "SLICE_X34Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_DYMUX_858,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_SRFFMUX_859,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_86
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo3 : X_FF
    generic map(
      LOC => "SLICE_X48Y72",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_860,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_861,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(3)
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1 : X_SFF
    generic map(
      LOC => "SLICE_X81Y26",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_862,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_864,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_863,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_96
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo4 : X_FF
    generic map(
      LOC => "SLICE_X47Y73",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_DYMUX_865,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_CLKINV_866,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo5 : X_FF
    generic map(
      LOC => "SLICE_X46Y70",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_DYMUX_867,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_CLKINV_868,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo6 : X_FF
    generic map(
      LOC => "SLICE_X48Y69",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_DYMUX_869,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_CLKINV_870,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007057 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X62Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N424_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo7 : X_FF
    generic map(
      LOC => "SLICE_X49Y65",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_871,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_872,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo8 : X_FF
    generic map(
      LOC => "SLICE_X48Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_DYMUX_873,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_CLKINV_874,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo9 : X_FF
    generic map(
      LOC => "SLICE_X51Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_875,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_876,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In37 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X46Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N596,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1550_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map1551
    );
  system_controller_inst_next_loop_count_1_116 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X13Y54"
    )
    port map (
      ADR0 => system_controller_inst_next_loop_count_1_map1502_0,
      ADR1 => system_controller_inst_next_loop_count_1_map1507_0,
      ADR2 => system_controller_inst_next_loop_count_1_map1490,
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_next_loop_count_1_pack_1
    );
  system_controller_inst_loop_count_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_1_DXMUX_878,
      CE => VCC,
      CLK => system_controller_inst_loop_count_1_CLKINV_879,
      SET => GND,
      RST => system_controller_inst_loop_count_1_FFX_RSTAND_2587,
      O => system_controller_inst_loop_count(1)
    );
  system_controller_inst_loop_count_1_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_loop_count_1_FFX_RSTAND_2587
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00601 : X_LUT4
    generic map(
      INIT => X"FF30",
      LOC => "SLICE_X59Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060
    );
  system_controller_inst_N1821 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X12Y52"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_26,
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_N465_0,
      ADR3 => system_controller_inst_Ker34_59,
      O => system_controller_inst_N18_map1695
    );
  system_controller_inst_next_loop_count_2_80 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X12Y54"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_next_loop_count_2_map1530_0,
      ADR2 => system_controller_inst_next_loop_count_2_map1519_0,
      ADR3 => system_controller_inst_next_loop_count_2_map1529,
      O => system_controller_inst_next_loop_count_2_pack_1
    );
  system_controller_inst_loop_count_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_5_DXMUX_826,
      CE => VCC,
      CLK => system_controller_inst_loop_count_5_CLKINV_827,
      SET => GND,
      RST => system_controller_inst_loop_count_5_FFX_RSTAND_2588,
      O => system_controller_inst_loop_count(5)
    );
  system_controller_inst_loop_count_5_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_loop_count_5_FFX_RSTAND_2588
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90 : X_SFF
    generic map(
      LOC => "SLICE_X83Y27",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst90_1_DYMUX_828,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst90_1_CLKINV_830,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst90_1_SRFFMUX_829,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst90_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_Q : X_LUT4
    generic map(
      INIT => X"F0F7",
      LOC => "SLICE_X30Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N36_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N49,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N602,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7 : X_SFF
    generic map(
      LOC => "SLICE_X30Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_831,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_832,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect : X_SFF
    generic map(
      LOC => "SLICE_X29Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_DYMUX_833,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_SRFFMUX_834,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_85
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1 : X_SFF
    generic map(
      LOC => "SLICE_X62Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_835,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_836,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_77
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2 : X_SFF
    generic map(
      LOC => "SLICE_X66Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_DYMUX_837,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_SRFFMUX_838,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_78
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst0_r : X_FF
    generic map(
      LOC => "SLICE_X85Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_839,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_840,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r
    );
  system_controller_inst_burst_done : X_FF
    generic map(
      LOC => "SLICE_X57Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => burst_done_DYMUX_841,
      CE => VCC,
      CLK => burst_done_CLKINV_842,
      SET => GND,
      RST => burst_done_FFY_RSTAND_2589,
      O => burst_done
    );
  burst_done_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X57Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => burst_done_FFY_RSTAND_2589
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk180 : X_SFF
    generic map(
      LOC => "SLICE_X88Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DXMUX_843,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_844,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst180_r : X_FF
    generic map(
      LOC => "SLICE_X79Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_845,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X57Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180 : X_SFF
    generic map(
      LOC => "SLICE_X79Y26",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1_DYMUX_846,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst180_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst180_1_SRFFMUX_847,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst180_1
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270 : X_SFF
    generic map(
      LOC => "SLICE_X83Y26",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1_DYMUX_848,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst270_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst270_1_SRFFMUX_849,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst270_1
    );
  system_controller_inst_n0053_3_Q : X_LUT4
    generic map(
      INIT => X"F355",
      LOC => "SLICE_X6Y43"
    )
    port map (
      ADR0 => system_controller_inst_N400_0,
      ADR1 => system_controller_inst_N401_0,
      ADR2 => system_controller_inst_N18,
      ADR3 => system_controller_inst_col_addr(3),
      O => system_controller_inst_n0053_3_pack_1
    );
  system_controller_inst_col_addr_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_3_DXMUX_850,
      CE => VCC,
      CLK => system_controller_inst_col_addr_3_CLKINV_851,
      SET => GND,
      RST => system_controller_inst_col_addr_3_FFX_RSTAND_2590,
      O => system_controller_inst_col_addr(3)
    );
  system_controller_inst_col_addr_3_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_col_addr_3_FFX_RSTAND_2590
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_Q : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X56Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X56Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_816,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_819,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_818,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_817,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_In1 : X_LUT4
    generic map(
      INIT => X"88A8",
      LOC => "SLICE_X49Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N01,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N59,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12 : X_SFF
    generic map(
      LOC => "SLICE_X49Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DXMUX_820,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_821,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_36 : X_LUT4
    generic map(
      INIT => X"2210",
      LOC => "SLICE_X29Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N598_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map1227,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X29Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_822,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_823,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2)
    );
  system_controller_inst_n0053_4_Q : X_LUT4
    generic map(
      INIT => X"D1C0",
      LOC => "SLICE_X9Y40"
    )
    port map (
      ADR0 => system_controller_inst_N32,
      ADR1 => system_controller_inst_col_addr(4),
      ADR2 => system_controller_inst_N395,
      ADR3 => system_controller_inst_N3,
      O => system_controller_inst_n0053_4_pack_1
    );
  system_controller_inst_col_addr_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_4_DXMUX_824,
      CE => VCC,
      CLK => system_controller_inst_col_addr_4_CLKINV_825,
      SET => GND,
      RST => system_controller_inst_col_addr_4_FFX_RSTAND_2591,
      O => system_controller_inst_col_addr(4)
    );
  system_controller_inst_col_addr_4_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_col_addr_4_FFX_RSTAND_2591
    );
  system_controller_inst_next_loop_count_5_Q : X_LUT4
    generic map(
      INIT => X"FAD8",
      LOC => "SLICE_X12Y61"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(5),
      ADR1 => system_controller_inst_N43_0,
      ADR2 => system_controller_inst_N301,
      ADR3 => system_controller_inst_N357_0,
      O => system_controller_inst_next_loop_count_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In2 : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X66Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_78,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_76,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N29,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_77,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X66Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_2319,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_2321,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_12
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker3111 : X_LUT4
    generic map(
      INIT => X"2F0F",
      LOC => "SLICE_X67Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00721 : X_LUT4
    generic map(
      INIT => X"4445",
      LOC => "SLICE_X67Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm : X_SFF
    generic map(
      LOC => "SLICE_X67Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_2322,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_2325,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_2324,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_2323,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122526 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X67Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1 : X_SFF
    generic map(
      LOC => "SLICE_X67Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_2326,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_2328,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_2327,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122562 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X67Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8 : X_SFF
    generic map(
      LOC => "SLICE_X67Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_2329,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_2330,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_88
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_18 : X_LUT4
    generic map(
      INIT => X"FFE0",
      LOC => "SLICE_X67Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map1051,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker71 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X67Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97,
      O => mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1 : X_SFF
    generic map(
      LOC => "SLICE_X67Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_DYMUX_2331,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_SRFFMUX_2332,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02835 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X67Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_76,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      O => mem_interface_top_inst_ddr2_top0_controller0_N555
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4 : X_SFF
    generic map(
      LOC => "SLICE_X84Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_DYMUX_1039,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CEINV_1042,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CLKINV_1041,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_SRFFMUX_1040,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4 : X_SFF
    generic map(
      LOC => "SLICE_X49Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_DYMUX_1043,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_SRFFMUX_1044,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_14
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5 : X_SFF
    generic map(
      LOC => "SLICE_X48Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_1045,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_1046,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_104
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_1047,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_1048,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_105
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7 : X_SFF
    generic map(
      LOC => "SLICE_X60Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_DYMUX_1049,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_SRFFMUX_1050,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_106
    );
  system_controller_inst_intern_reg0_10 : X_FF
    generic map(
      LOC => "SLICE_X40Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_0_DYMUX_1051,
      CE => system_controller_inst_TP_port_0_CEINV_1053,
      CLK => system_controller_inst_TP_port_0_CLKINV_1052,
      SET => GND,
      RST => system_controller_inst_TP_port_0_FFY_RSTAND_2592,
      O => system_controller_inst_TP_port(0)
    );
  system_controller_inst_TP_port_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X40Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_0_FFY_RSTAND_2592
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0245 : X_LUT4
    generic map(
      INIT => X"DDFD",
      LOC => "SLICE_X64Y33"
    )
    port map (
      ADR0 => burst_done,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N319,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0245_1054
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued : X_SFF
    generic map(
      LOC => "SLICE_X39Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_DYMUX_944,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_SRFFMUX_945,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_49
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk180 : X_SFF
    generic map(
      LOC => "SLICE_X88Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DXMUX_946,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_947,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref : X_SFF
    generic map(
      LOC => "SLICE_X43Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_948,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_949,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_6
    );
  system_controller_inst_n0053_5_Q : X_LUT4
    generic map(
      INIT => X"D8A8",
      LOC => "SLICE_X7Y40"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(5),
      ADR1 => system_controller_inst_N18,
      ADR2 => system_controller_inst_N3,
      ADR3 => system_controller_inst_N352_0,
      O => system_controller_inst_n0053_5_pack_1
    );
  system_controller_inst_col_addr_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_5_DXMUX_950,
      CE => VCC,
      CLK => system_controller_inst_col_addr_5_CLKINV_951,
      SET => GND,
      RST => system_controller_inst_col_addr_5_FFX_RSTAND_2593,
      O => system_controller_inst_col_addr(5)
    );
  system_controller_inst_col_addr_5_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X7Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_col_addr_5_FFX_RSTAND_2593
    );
  system_controller_inst_current_state_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X12Y45"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd4_54,
      ADR1 => system_controller_inst_N5,
      ADR2 => led_o_0_OBUF_15,
      ADR3 => system_controller_inst_current_state_FFd5_26,
      O => system_controller_inst_current_state_FFd5_In_pack_1
    );
  system_controller_inst_current_state_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X12Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd5_DXMUX_952,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd5_CLKINV_953,
      SET => GND,
      RST => system_controller_inst_current_state_FFd5_FFX_RSTAND_2594,
      O => system_controller_inst_current_state_FFd5_26
    );
  system_controller_inst_current_state_FFd5_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_state_FFd5_FFX_RSTAND_2594
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_1 : X_LUT4
    generic map(
      INIT => X"6A00",
      LOC => "SLICE_X56Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X56Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_891,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_894,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_893,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_892,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker91 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X68Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o : X_SFF
    generic map(
      LOC => "SLICE_X80Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_895,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_897,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_896,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_95
    );
  system_controller_inst_Ker121 : X_LUT4
    generic map(
      INIT => X"0F1F",
      LOC => "SLICE_X13Y56"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(4),
      ADR1 => system_controller_inst_loop_count(3),
      ADR2 => system_controller_inst_Ker121_1_98,
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_N121
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst : X_SFF
    generic map(
      LOC => "SLICE_X72Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_899,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_901,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_900,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X71Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N72_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_1 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X71Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0238_48,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1
    );
  system_controller_inst_n0053_3_SW1 : X_LUT4
    generic map(
      INIT => X"80FF",
      LOC => "SLICE_X8Y40"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(0),
      ADR1 => system_controller_inst_col_addr(2),
      ADR2 => system_controller_inst_col_addr(1),
      ADR3 => system_controller_inst_N22,
      O => system_controller_inst_N401
    );
  system_controller_inst_Ker311 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X10Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_state_FFd5_26,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_state_FFd9_10,
      O => system_controller_inst_N31
    );
  system_controller_inst_current_state_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X12Y44",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => system_controller_inst_current_input_address_2_DYMUX_1814,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_2_CLKINV_1816,
      SET => GND,
      RST => system_controller_inst_current_input_address_2_SRFFMUX_1815,
      O => system_controller_inst_current_state_FFd1_51
    );
  system_controller_inst_next_addr_2_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X12Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_col_addr(0),
      ADR2 => VCC,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_addr_2_pack_1
    );
  system_controller_inst_current_input_address_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_2_DXMUX_1813,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_2_CLKINV_1816,
      SET => GND,
      RST => system_controller_inst_current_input_address_2_SRFFMUX_1815,
      O => system_controller_inst_current_input_address(2)
    );
  system_controller_inst_current_state_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X12Y50"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_33,
      ADR1 => led_o_0_OBUF_15,
      ADR2 => system_controller_inst_N41,
      ADR3 => system_controller_inst_N11,
      O => system_controller_inst_current_state_FFd7_In_pack_1
    );
  system_controller_inst_current_state_FFd7 : X_FF
    generic map(
      LOC => "SLICE_X12Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd7_DXMUX_1817,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd7_CLKINV_1818,
      SET => GND,
      RST => system_controller_inst_current_state_FFd7_FFX_RSTAND_2595,
      O => system_controller_inst_current_state_FFd7_55
    );
  system_controller_inst_current_state_FFd7_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_state_FFd7_FFX_RSTAND_2595
    );
  system_controller_inst_Ker3_SW0 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X12Y51"
    )
    port map (
      ADR0 => system_controller_inst_Ker34_59,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_current_state_FFd5_26,
      O => system_controller_inst_N448
    );
  system_controller_inst_current_state_FFd8_In : X_LUT4
    generic map(
      INIT => X"FBF0",
      LOC => "SLICE_X12Y53"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(7),
      ADR1 => system_controller_inst_N121_0,
      ADR2 => system_controller_inst_N12_0,
      ADR3 => system_controller_inst_current_state_FFd7_55,
      O => system_controller_inst_current_state_FFd8_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD215",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_10_OUTPUT_OFF_O1INV_2597,
      D1 => ddr2_dq_10_OUTPUT_OFF_O2INV_2596,
      CE => VCC,
      C0 => ddr2_dq_10_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_10_OUTPUT_OTCLK2INV_1776,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q
    );
  ddr2_dq_10_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(10),
      O => ddr2_dq_10_OUTPUT_OFF_O2INV_2596
    );
  ddr2_dq_10_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(10),
      O => ddr2_dq_10_OUTPUT_OFF_O1INV_2597
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD216",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_11_OUTPUT_OFF_O1INV_2599,
      D1 => ddr2_dq_11_OUTPUT_OFF_O2INV_2598,
      CE => VCC,
      C0 => ddr2_dq_11_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_11_OUTPUT_OTCLK2INV_1777,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q
    );
  ddr2_dq_11_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(11),
      O => ddr2_dq_11_OUTPUT_OFF_O2INV_2598
    );
  ddr2_dq_11_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(11),
      O => ddr2_dq_11_OUTPUT_OFF_O1INV_2599
    );
  system_controller_inst_next_loop_count_0_50_G_1 : X_LUT4
    generic map(
      INIT => X"FFBB",
      LOC => "SLICE_X13Y55"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_10,
      ADR1 => system_controller_inst_N38,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_state_FFd5_26,
      O => system_controller_inst_next_loop_count_0_50_G_1_1827
    );
  system_controller_inst_current_input_data_13 : X_FF
    generic map(
      LOC => "SLICE_X13Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_13_DYMUX_1828,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_13_CLKINV_1829,
      SET => GND,
      RST => system_controller_inst_current_input_data_13_FFY_RSTAND_2600,
      O => system_controller_inst_current_input_data(13)
    );
  system_controller_inst_current_input_data_13_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_input_data_13_FFY_RSTAND_2600
    );
  system_controller_inst_next_loop_count_6_7 : X_LUT4
    generic map(
      INIT => X"FF77",
      LOC => "SLICE_X13Y59"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(5),
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => VCC,
      ADR3 => system_controller_inst_N10,
      O => system_controller_inst_next_loop_count_6_map1616
    );
  system_controller_inst_current_input_address_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_5_DYMUX_1831,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_5_CLKINV_1833,
      SET => GND,
      RST => system_controller_inst_current_input_address_5_SRFFMUX_1832,
      O => system_controller_inst_current_input_address(7)
    );
  system_controller_inst_next_addr_5_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X14Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_col_addr(3),
      ADR2 => VCC,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_addr_5_pack_1
    );
  system_controller_inst_current_input_address_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_5_DXMUX_1830,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_5_CLKINV_1833,
      SET => GND,
      RST => system_controller_inst_current_input_address_5_SRFFMUX_1832,
      O => system_controller_inst_current_input_address(5)
    );
  system_controller_inst_current_input_address_8 : X_FF
    generic map(
      LOC => "SLICE_X14Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_3_DYMUX_1835,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_3_CLKINV_1837,
      SET => GND,
      RST => system_controller_inst_current_input_address_3_SRFFMUX_1836,
      O => system_controller_inst_current_input_address(8)
    );
  system_controller_inst_next_addr_3_1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X14Y39"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(1),
      ADR1 => VCC,
      ADR2 => system_controller_inst_N0,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0 : X_SFF
    generic map(
      LOC => "SLICE_X71Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_902,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_904,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_903,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_SW1 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X70Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0342_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set(10),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0282_79,
      O => mem_interface_top_inst_ddr2_top0_controller0_N425
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DXMUX_906,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_908,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_907,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In57 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X49Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N59,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1632,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1640_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1642
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"BA30",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N1,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X48Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_910,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_911,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY : X_SFF
    generic map(
      LOC => "SLICE_X41Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_912,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_915,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_913,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_914,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_3
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4 : X_SFF
    generic map(
      LOC => "SLICE_X59Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DYMUX_916,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX_917,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5 : X_SFF
    generic map(
      LOC => "SLICE_X58Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DYMUX_918,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX_919,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_DYMUX_920,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_SRFFMUX_921,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"00E1",
      LOC => "SLICE_X34Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X34Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_922,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_923,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_1 : X_LUT4
    generic map(
      INIT => X"FFE0",
      LOC => "SLICE_X62Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X62Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_924,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_925,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1)
    );
  system_controller_inst_user_input_address_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_3_DYMUX_970,
      CE => VCC,
      CLK => user_input_address_3_CLKINV_971,
      SET => GND,
      RST => user_input_address_3_FFY_RSTAND_2601,
      O => user_input_address(3)
    );
  user_input_address_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_address_3_FFY_RSTAND_2601
    );
  system_controller_inst_user_input_address_6 : X_FF
    generic map(
      LOC => "SLICE_X27Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_6_DYMUX_972,
      CE => VCC,
      CLK => user_input_address_6_CLKINV_973,
      SET => GND,
      RST => user_input_address_6_FFY_RSTAND_2602,
      O => user_input_address(6)
    );
  user_input_address_6_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_address_6_FFY_RSTAND_2602
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X57Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_1 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X57Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X57Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_974,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_977,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_976,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_975,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4)
    );
  system_controller_inst_user_input_address_7 : X_FF
    generic map(
      LOC => "SLICE_X29Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_7_DYMUX_978,
      CE => VCC,
      CLK => user_input_address_7_CLKINV_979,
      SET => GND,
      RST => user_input_address_7_FFY_RSTAND_2603,
      O => user_input_address(7)
    );
  user_input_address_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_address_7_FFY_RSTAND_2603
    );
  system_controller_inst_user_input_address_8 : X_FF
    generic map(
      LOC => "SLICE_X26Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_8_DYMUX_980,
      CE => VCC,
      CLK => user_input_address_8_CLKINV_981,
      SET => GND,
      RST => user_input_address_8_FFY_RSTAND_2604,
      O => user_input_address(8)
    );
  user_input_address_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_address_8_FFY_RSTAND_2604
    );
  system_controller_inst_intern_reg0_23 : X_FF
    generic map(
      LOC => "SLICE_X41Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_13_DYMUX_1074,
      CE => system_controller_inst_TP_port_13_CEINV_1076,
      CLK => system_controller_inst_TP_port_13_CLKINV_1075,
      SET => GND,
      RST => system_controller_inst_TP_port_13_FFY_RSTAND_2605,
      O => system_controller_inst_TP_port(13)
    );
  system_controller_inst_TP_port_13_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X41Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_13_FFY_RSTAND_2605
    );
  system_controller_inst_intern_reg0_15 : X_FF
    generic map(
      LOC => "SLICE_X34Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_5_DYMUX_1077,
      CE => system_controller_inst_TP_port_5_CEINV_1079,
      CLK => system_controller_inst_TP_port_5_CLKINV_1078,
      SET => GND,
      RST => system_controller_inst_TP_port_5_FFY_RSTAND_2606,
      O => system_controller_inst_TP_port(5)
    );
  system_controller_inst_TP_port_5_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X34Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_5_FFY_RSTAND_2606
    );
  system_controller_inst_intern_reg0_24 : X_FF
    generic map(
      LOC => "SLICE_X40Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_14_DYMUX_1080,
      CE => system_controller_inst_TP_port_14_CEINV_1082,
      CLK => system_controller_inst_TP_port_14_CLKINV_1081,
      SET => GND,
      RST => system_controller_inst_TP_port_14_FFY_RSTAND_2607,
      O => system_controller_inst_TP_port(14)
    );
  system_controller_inst_TP_port_14_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X40Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_14_FFY_RSTAND_2607
    );
  system_controller_inst_intern_reg0_25 : X_FF
    generic map(
      LOC => "SLICE_X38Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_15_DYMUX_1083,
      CE => system_controller_inst_TP_port_15_CEINV_1085,
      CLK => system_controller_inst_TP_port_15_CLKINV_1084,
      SET => GND,
      RST => system_controller_inst_TP_port_15_FFY_RSTAND_2608,
      O => system_controller_inst_TP_port(15)
    );
  system_controller_inst_TP_port_15_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X38Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_15_FFY_RSTAND_2608
    );
  system_controller_inst_intern_reg0_26 : X_FF
    generic map(
      LOC => "SLICE_X34Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_16_DYMUX_1086,
      CE => system_controller_inst_TP_port_16_CEINV_1088,
      CLK => system_controller_inst_TP_port_16_CLKINV_1087,
      SET => GND,
      RST => system_controller_inst_TP_port_16_FFY_RSTAND_2609,
      O => system_controller_inst_TP_port(16)
    );
  system_controller_inst_TP_port_16_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X34Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_16_FFY_RSTAND_2609
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2 : X_SFF
    generic map(
      LOC => "SLICE_X42Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_DYMUX_954,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_SRFFMUX_955,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_100
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2 : X_SFF
    generic map(
      LOC => "SLICE_X42Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DYMUX_956,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX_957,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3 : X_SFF
    generic map(
      LOC => "SLICE_X40Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_DYMUX_958,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_SRFFMUX_959,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6 : X_SFF
    generic map(
      LOC => "SLICE_X40Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_960,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_961,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8 : X_SFF
    generic map(
      LOC => "SLICE_X41Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_962,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_963,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(8)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02011 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X58Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_SW0 : X_LUT4
    generic map(
      INIT => X"CDCE",
      LOC => "SLICE_X65Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076 : X_LUT4
    generic map(
      INIT => X"4F4A",
      LOC => "SLICE_X65Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate : X_SFF
    generic map(
      LOC => "SLICE_X65Y0",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_964,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_967,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_966,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_965,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22
    );
  system_controller_inst_user_input_address_2 : X_FF
    generic map(
      LOC => "SLICE_X30Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_2_DYMUX_968,
      CE => VCC,
      CLK => user_input_address_2_CLKINV_969,
      SET => GND,
      RST => user_input_address_2_FFY_RSTAND_2610,
      O => user_input_address(2)
    );
  user_input_address_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_address_2_FFY_RSTAND_2610
    );
  system_controller_inst_user_input_address_9 : X_FF
    generic map(
      LOC => "SLICE_X29Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_9_DYMUX_982,
      CE => VCC,
      CLK => user_input_address_9_CLKINV_983,
      SET => GND,
      RST => user_input_address_9_FFY_RSTAND_2611,
      O => user_input_address(9)
    );
  user_input_address_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_input_address_9_FFY_RSTAND_2611
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1 : X_SFF
    generic map(
      LOC => "SLICE_X78Y27",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_984,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_985,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_93
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg : X_SFF
    generic map(
      LOC => "SLICE_X38Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_986,
      CE => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_989,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_987,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_988,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_5
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y27",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_990,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_991,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_94
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018454 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X81Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00211 : X_LUT4
    generic map(
      INIT => X"2A2A",
      LOC => "SLICE_X81Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_69,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_1 : X_LUT4
    generic map(
      INIT => X"D8CC",
      LOC => "SLICE_X56Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X56Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_2165,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_2169,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_2168,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_2167,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X56Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_2171,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_2174,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_2173,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_2172,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_1 : X_LUT4
    generic map(
      INIT => X"FD20",
      LOC => "SLICE_X56Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X56Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_2170,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_2174,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_2173,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_2172,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X56Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_2176,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_2179,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_2178,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_2177,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X56Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X56Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DXMUX_2175,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_2179,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_2178,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_2177,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_LPM_ADD_SUB_2_0_xo_1_1 : X_LUT4
    generic map(
      INIT => X"8778",
      LOC => "SLICE_X56Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1 : X_SFF
    generic map(
      LOC => "SLICE_X56Y12",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DXMUX_2180,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_2183,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_2182,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X56Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_2185,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_2188,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_2187,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_2186,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker221 : X_LUT4
    generic map(
      INIT => X"1F1F",
      LOC => "SLICE_X56Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_val : X_SFF
    generic map(
      LOC => "SLICE_X82Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_2403,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_2404,
      O => mem_interface_top_inst_ddr2_top0_write_en_val
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_3_1 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X82Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_87,
      ADR1 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR3 => mem_interface_top_inst_delay_sel(3),
      O => mem_interface_top_inst_ddr2_top0_delay_sel(3)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_DYMUX_2405,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_CLKINV_2407,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_SRFFMUX_2406,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_87
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_2_1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X82Y37"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR2 => mem_interface_top_inst_delay_sel(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_87,
      O => mem_interface_top_inst_ddr2_top0_delay_sel(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X82Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DYMUX_2409,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV_2412,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV_2411,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX_2410,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X82Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DXMUX_2408,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV_2412,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV_2411,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX_2410,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3 : X_SFF
    generic map(
      LOC => "SLICE_X83Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_DYMUX_2414,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CEINV_2417,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CLKINV_2416,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_SRFFMUX_2415,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(3)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2 : X_SFF
    generic map(
      LOC => "SLICE_X83Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_DXMUX_2413,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CEINV_2417,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_CLKINV_2416,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2_SRFFMUX_2415,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X84Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X84Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2419,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2422,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2421,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2420,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X84Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DXMUX_2418,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2422,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2421,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2420,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DXMUX_2128,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV_2132,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV_2131,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX_2130,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009115 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X55Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N307
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DYMUX_2133,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV_2136,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV_2135,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX_2134,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n013215 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X55Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01251 : X_LUT4
    generic map(
      INIT => X"1113",
      LOC => "SLICE_X55Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_2138,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_2141,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_2140,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_2139,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_28 : X_LUT4
    generic map(
      INIT => X"0055",
      LOC => "SLICE_X55Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_2137,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_2141,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_2140,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_2139,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_2144,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_2147,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_2146,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_2145,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X55Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_2143
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_2142,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_2147,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_2146,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_2145,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02921 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X55Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_30,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X56Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_2184,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_2188,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_2187,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_2186,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X56Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_2190,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_2193,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_2192,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_2191,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X56Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DXMUX_2189,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_2193,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_2192,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_2191,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X56Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DYMUX_2195,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV_2198,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV_2197,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX_2196,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X56Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DXMUX_2194,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV_2198,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV_2197,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX_2196,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(6)
    );
  system_controller_inst_user_config_register1_8 : X_FF
    generic map(
      LOC => "SLICE_X56Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register1_5_DYMUX_2200,
      CE => VCC,
      CLK => user_config_register1_5_CLKINV_2202,
      SET => GND,
      RST => user_config_register1_5_SRFFMUX_2201,
      O => user_config_register1_4_Q
    );
  system_controller_inst_user_config_register1_7 : X_FF
    generic map(
      LOC => "SLICE_X56Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register1_5_DXMUX_2199,
      CE => VCC,
      CLK => user_config_register1_5_CLKINV_2202,
      SET => GND,
      RST => user_config_register1_5_SRFFMUX_2201,
      O => user_config_register1_5_Q
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X56Y52"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIG_MUX_2206,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_10_SRINV_2207,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_11 : X_FF
    generic map(
      LOC => "SLICE_X56Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DYMUX_2205,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X56Y52"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIF_MUX_2204,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_10_SRINV_2207,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_13 : X_FF
    generic map(
      LOC => "SLICE_X61Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_2278,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y55"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIF_MUX_2277,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_12_SRINV_2280,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_12 : X_FF
    generic map(
      LOC => "SLICE_X61Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DXMUX_2276,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(12)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg : X_SFF
    generic map(
      LOC => "SLICE_X62Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_2281,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_2283,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_2282,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007028 : X_LUT4
    generic map(
      INIT => X"FF33",
      LOC => "SLICE_X62Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_14_SW0 : X_LUT4
    generic map(
      INIT => X"AFF7",
      LOC => "SLICE_X63Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N608_pack_1
    );
  system_controller_inst_user_config_register1_0 : X_FF
    generic map(
      LOC => "SLICE_X63Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register1_12_DYMUX_2284,
      CE => VCC,
      CLK => user_config_register1_12_CLKINV_2285,
      SET => GND,
      RST => user_config_register1_12_FFY_RSTAND_2612,
      O => user_config_register1_12_Q
    );
  user_config_register1_12_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X63Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_config_register1_12_FFY_RSTAND_2612
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_14 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X63Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N608,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1323
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X64Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_2287,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_2290,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_2289,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_2288,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X64Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DXMUX_2286,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_2290,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_2289,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_2288,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X64Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_10 : X_FF
    generic map(
      LOC => "SLICE_X56Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DXMUX_2203,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(10)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X57Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DYMUX_2209,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV_2212,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV_2211,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX_2210,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_1 : X_LUT4
    generic map(
      INIT => X"AEA2",
      LOC => "SLICE_X57Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X57Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DXMUX_2208,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV_2212,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV_2211,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX_2210,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X57Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_2214,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_2217,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_2216,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_2215,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_SW2 : X_LUT4
    generic map(
      INIT => X"EEEA",
      LOC => "SLICE_X57Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X57Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_2213,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_2217,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_2216,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_2215,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X57Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_2219,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_2222,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_2221,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_2220,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X57Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_2218,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_2222,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_2221,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_2220,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X57Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_2224,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_2227,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_2226,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_2225,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X57Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_2223,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_2227,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_2226,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_2225,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1 : X_SFF
    generic map(
      LOC => "SLICE_X61Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1022,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1024,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1023,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_40
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0 : X_SFF
    generic map(
      LOC => "SLICE_X82Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DYMUX_1025,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV_1028,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV_1027,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX_1026,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(0)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_DYMUX_1029,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CEINV_1032,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CLKINV_1031,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_SRFFMUX_1030,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2 : X_SFF
    generic map(
      LOC => "SLICE_X47Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_DYMUX_1033,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_SRFFMUX_1034,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_103
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div0_col1 : X_FF
    generic map(
      LOC => "SLICE_X89Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1035,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1036,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_2613,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X89Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_2613
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3 : X_SFF
    generic map(
      LOC => "SLICE_X49Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_DYMUX_1037,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_SRFFMUX_1038,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_81
    );
  system_controller_inst_intern_reg0_27 : X_FF
    generic map(
      LOC => "SLICE_X35Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_17_DYMUX_1089,
      CE => system_controller_inst_TP_port_17_CEINV_1091,
      CLK => system_controller_inst_TP_port_17_CLKINV_1090,
      SET => GND,
      RST => system_controller_inst_TP_port_17_FFY_RSTAND_2614,
      O => system_controller_inst_TP_port(17)
    );
  system_controller_inst_TP_port_17_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_17_FFY_RSTAND_2614
    );
  system_controller_inst_intern_reg0_19 : X_FF
    generic map(
      LOC => "SLICE_X30Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_9_DYMUX_1092,
      CE => system_controller_inst_TP_port_9_CEINV_1094,
      CLK => system_controller_inst_TP_port_9_CLKINV_1093,
      SET => GND,
      RST => system_controller_inst_TP_port_9_FFY_RSTAND_2615,
      O => system_controller_inst_TP_port(9)
    );
  system_controller_inst_TP_port_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_9_FFY_RSTAND_2615
    );
  system_controller_inst_intern_reg0_28 : X_FF
    generic map(
      LOC => "SLICE_X35Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_18_DYMUX_1095,
      CE => system_controller_inst_TP_port_18_CEINV_1097,
      CLK => system_controller_inst_TP_port_18_CLKINV_1096,
      SET => GND,
      RST => system_controller_inst_TP_port_18_FFY_RSTAND_2616,
      O => system_controller_inst_TP_port(18)
    );
  system_controller_inst_TP_port_18_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_18_FFY_RSTAND_2616
    );
  system_controller_inst_intern_reg0_29 : X_FF
    generic map(
      LOC => "SLICE_X34Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_19_DYMUX_1098,
      CE => system_controller_inst_TP_port_19_CEINV_1100,
      CLK => system_controller_inst_TP_port_19_CLKINV_1099,
      SET => GND,
      RST => system_controller_inst_TP_port_19_FFY_RSTAND_2617,
      O => system_controller_inst_TP_port(19)
    );
  system_controller_inst_TP_port_19_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_19_FFY_RSTAND_2617
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In145 : X_LUT4
    generic map(
      INIT => X"7040",
      LOC => "SLICE_X46Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1663_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1655,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map1664
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X60Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N6_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_45,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N56,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_82,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8 : X_SFF
    generic map(
      LOC => "SLICE_X60Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_1101,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_1102,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_82
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_SW0 : X_LUT4
    generic map(
      INIT => X"F08A",
      LOC => "SLICE_X73Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1
    );
  system_controller_inst_next_loop_count_2_21 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X12Y55"
    )
    port map (
      ADR0 => system_controller_inst_N483_0,
      ADR1 => system_controller_inst_next_loop_count_2_map1510_0,
      ADR2 => system_controller_inst_next_loop_count_2_map1513,
      ADR3 => system_controller_inst_N121_0,
      O => system_controller_inst_next_loop_count_2_map1519
    );
  system_controller_inst_user_config_register1_11 : X_FF
    generic map(
      LOC => "SLICE_X63Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register1_1_DYMUX_1116,
      CE => VCC,
      CLK => user_config_register1_1_CLKINV_1117,
      SET => GND,
      RST => user_config_register1_1_FFY_RSTAND_2618,
      O => user_config_register1_1_Q
    );
  user_config_register1_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X63Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_config_register1_1_FFY_RSTAND_2618
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT_cntrl : X_SFF
    generic map(
      LOC => "SLICE_X74Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_1118,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_1119,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X91Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_1120,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_1123,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_1122,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_1121,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X87Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_1124,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_1127,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_1126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_1125,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X82Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_1128,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_1131,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_1130,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_1129,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0)
    );
  system_controller_inst_user_config_register2_0 : X_FF
    generic map(
      LOC => "SLICE_X57Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register2_9_DYMUX_1132,
      CE => VCC,
      CLK => user_config_register2_9_CLKINV_1133,
      SET => GND,
      RST => user_config_register2_9_FFY_RSTAND_2619,
      O => user_config_register2_9_Q
    );
  user_config_register2_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X57Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_config_register2_9_FFY_RSTAND_2619
    );
  system_controller_inst_intern_reg0_11 : X_FF
    generic map(
      LOC => "SLICE_X35Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_1_DYMUX_1055,
      CE => system_controller_inst_TP_port_1_CEINV_1057,
      CLK => system_controller_inst_TP_port_1_CLKINV_1056,
      SET => GND,
      RST => system_controller_inst_TP_port_1_FFY_RSTAND_2620,
      O => system_controller_inst_TP_port(1)
    );
  system_controller_inst_TP_port_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_1_FFY_RSTAND_2620
    );
  system_controller_inst_intern_reg0_13 : X_FF
    generic map(
      LOC => "SLICE_X34Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_3_DYMUX_1058,
      CE => system_controller_inst_TP_port_3_CEINV_1060,
      CLK => system_controller_inst_TP_port_3_CLKINV_1059,
      SET => GND,
      RST => system_controller_inst_TP_port_3_FFY_RSTAND_2621,
      O => system_controller_inst_TP_port(3)
    );
  system_controller_inst_TP_port_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X34Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_3_FFY_RSTAND_2621
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X83Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_1061,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_1064,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_1063,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_1062,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0)
    );
  system_controller_inst_intern_reg0_30 : X_FF
    generic map(
      LOC => "SLICE_X35Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_20_DYMUX_1065,
      CE => system_controller_inst_TP_port_20_CEINV_1067,
      CLK => system_controller_inst_TP_port_20_CLKINV_1066,
      SET => GND,
      RST => system_controller_inst_TP_port_20_FFY_RSTAND_2622,
      O => system_controller_inst_TP_port(20)
    );
  system_controller_inst_TP_port_20_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_20_FFY_RSTAND_2622
    );
  system_controller_inst_intern_reg0_22 : X_FF
    generic map(
      LOC => "SLICE_X38Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_12_DYMUX_1068,
      CE => system_controller_inst_TP_port_12_CEINV_1070,
      CLK => system_controller_inst_TP_port_12_CLKINV_1069,
      SET => GND,
      RST => system_controller_inst_TP_port_12_FFY_RSTAND_2623,
      O => system_controller_inst_TP_port(12)
    );
  system_controller_inst_TP_port_12_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X38Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_12_FFY_RSTAND_2623
    );
  system_controller_inst_intern_reg0_31 : X_FF
    generic map(
      LOC => "SLICE_X39Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_21_DYMUX_1071,
      CE => system_controller_inst_TP_port_21_CEINV_1073,
      CLK => system_controller_inst_TP_port_21_CLKINV_1072,
      SET => GND,
      RST => system_controller_inst_TP_port_21_FFY_RSTAND_2624,
      O => system_controller_inst_TP_port(21)
    );
  system_controller_inst_TP_port_21_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_21_FFY_RSTAND_2624
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit3_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DXMUX_1188,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_1191,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX_1190,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit1_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_1193,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_1196,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_1195,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_1194,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit0_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_1192,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_1196,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_1195,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_1194,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit2_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_1198,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_1201,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_1200,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX_1199,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit3_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DXMUX_1197,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_1201,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_1200,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX_1199,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit5_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_1203,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_1205,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_1204,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit4_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_1202,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_1205,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_1204,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103164 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X57Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_Q : X_LUT4
    generic map(
      INIT => X"FEF0",
      LOC => "SLICE_X29Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N179,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X29Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1153,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1154,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_SW1 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X55Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_Q : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X55Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_22,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1155,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1158,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1157,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1156,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X86Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_1159,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_1162,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_1161,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_1160,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X56Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_1 : X_LUT4
    generic map(
      INIT => X"0CC0",
      LOC => "SLICE_X56Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X56Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1163,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1166,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1165,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1164,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_1 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X52Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3_clk270 : X_FF
    generic map(
      LOC => "SLICE_X86Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_DXMUX_1267,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3_clk270 : X_FF
    generic map(
      LOC => "SLICE_X86Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DXMUX_1268,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2_clk90 : X_FF
    generic map(
      LOC => "SLICE_X87Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_1270,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_1271,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X87Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1_clk90 : X_FF
    generic map(
      LOC => "SLICE_X87Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DXMUX_1269,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_1271,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2_clk90 : X_FF
    generic map(
      LOC => "SLICE_X87Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_1273,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_1274,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X87Y50"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1_clk90 : X_FF
    generic map(
      LOC => "SLICE_X87Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DXMUX_1272,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_1274,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2_clk270 : X_FF
    generic map(
      LOC => "SLICE_X87Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_1276,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1_clk270 : X_FF
    generic map(
      LOC => "SLICE_X87Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DXMUX_1275,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2_clk270 : X_FF
    generic map(
      LOC => "SLICE_X87Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_1278,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1_clk270 : X_FF
    generic map(
      LOC => "SLICE_X87Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DXMUX_1277,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_two : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X88Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_two : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X88Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_four : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X89Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_four : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X89Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit1_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_1185,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_1187,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX_1186,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit0_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DXMUX_1184,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_1187,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX_1186,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit2_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_1189,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_1191,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX_1190,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_Q : X_LUT4
    generic map(
      INIT => X"3002",
      LOC => "SLICE_X28Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N239,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X28Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1134,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1135,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_SW1 : X_LUT4
    generic map(
      INIT => X"CBCC",
      LOC => "SLICE_X73Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_Q : X_LUT4
    generic map(
      INIT => X"AAE2",
      LOC => "SLICE_X73Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_2 : X_SFF
    generic map(
      LOC => "SLICE_X73Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1136,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1139,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1138,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1137,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2)
    );
  system_controller_inst_user_config_register2_7 : X_FF
    generic map(
      LOC => "SLICE_X63Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register2_2_DYMUX_1140,
      CE => VCC,
      CLK => user_config_register2_2_CLKINV_1141,
      SET => GND,
      RST => user_config_register2_2_FFY_RSTAND_2625,
      O => user_config_register2_2_Q
    );
  user_config_register2_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X63Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => user_config_register2_2_FFY_RSTAND_2625
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X82Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DYMUX_1142,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV_1145,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV_1144,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX_1143,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10 : X_SFF
    generic map(
      LOC => "SLICE_X70Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_1146,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_1147,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r : X_FF
    generic map(
      LOC => "SLICE_X72Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_1148,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_1149,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_62
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt : X_SFF
    generic map(
      LOC => "SLICE_X69Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_DYMUX_1150,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_CLKINV_1152,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_SRFFMUX_1151,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_90
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1 : X_SFF
    generic map(
      LOC => "SLICE_X52Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DXMUX_1167,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_1169,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_1168,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_46 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X70Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0342_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1323_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1325,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map1316_0,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(8)
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV2_1 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X44Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV2_2 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X45Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_1171,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_1173,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_1172,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_108
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DXMUX_1170,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_1173,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_1172,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_1175,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_1176,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_109
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DXMUX_1174,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_1176,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_1178,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_1180,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_1179,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_110
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DXMUX_1177,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_1180,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_1179,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_dreg_FD : X_FF
    generic map(
      LOC => "SLICE_X74Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_1182,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_1183,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_ireg_FD : X_FF
    generic map(
      LOC => "SLICE_X74Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DXMUX_1181,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_1183,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_two : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X74Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_dreg_FD : X_FF
    generic map(
      LOC => "SLICE_X74Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_1255,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_1256,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_ireg_FD : X_FF
    generic map(
      LOC => "SLICE_X74Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DXMUX_1254,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_1256,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X74Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_1258,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_1259,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_111
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X74Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DXMUX_1257,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_1259,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_four : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X75Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X90Y43"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk270 : X_SFF
    generic map(
      LOC => "SLICE_X90Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DXMUX_1260,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_1261,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X90Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk270 : X_SFF
    generic map(
      LOC => "SLICE_X90Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DXMUX_1262,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_1263,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_two : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X90Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_rst90 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X91Y50"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X91Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DXMUX_1264,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_1266,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_1265,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_four : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X91Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_four : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit6_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DYMUX_1207,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV_1209,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX_1208,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit7_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DXMUX_1206,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV_1209,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX_1208,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit5_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_1211,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_1214,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_1213,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_1212,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit4_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_1210,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_1214,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_1213,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_1212,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit6_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_1216,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_1219,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_1218,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX_1217,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit7_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DXMUX_1215,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_1219,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_1218,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX_1217,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit9_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_1221,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_1223,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX_1222,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit8_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DXMUX_1220,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_1223,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX_1222,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_1225,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_1227,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX_1226,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DXMUX_1224,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_1227,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX_1226,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit9_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_1229,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_1232,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_1231,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX_1230,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit8_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DXMUX_1228,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_1232,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_1231,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX_1230,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_1234,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_1237,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_1236,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX_1235,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DXMUX_1233,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_1237,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_1236,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX_1235,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_1239,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_1241,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX_1240,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DXMUX_1238,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_1241,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX_1240,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_1243,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_1245,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX_1244,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DXMUX_1242,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_1245,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX_1244,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_1247,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_1249,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX_1248,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DXMUX_1246,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_1249,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX_1248,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DYMUX_1251,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV_1253,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX_1252,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DXMUX_1250,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV_1253,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX_1252,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_1377,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_1380,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_1379,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX_1378,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DXMUX_1376,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_1380,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_1379,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX_1378,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_1382,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_1385,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_1384,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX_1383,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DXMUX_1381,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_1385,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_1384,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX_1383,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_1387,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_1389,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX_1388,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DXMUX_1386,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_1389,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX_1388,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6 : X_SFF
    generic map(
      LOC => "SLICE_X81Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_1459,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_1474,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_1473,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_1472,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(6)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_9 : X_SFF
    generic map(
      LOC => "SLICE_X81Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_1478,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_1490,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_1489,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_1488,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(9)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8 : X_SFF
    generic map(
      LOC => "SLICE_X81Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_1475,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_1490,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_1489,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_1488,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(8)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_11 : X_SFF
    generic map(
      LOC => "SLICE_X81Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_1494,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_1506,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_1505,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_1504,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(11)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD202",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_1_OUTPUT_OFF_O1INV_2627,
      D1 => ddr2_dq_1_OUTPUT_OFF_O2INV_2626,
      CE => VCC,
      C0 => ddr2_dq_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_1_OUTPUT_OTCLK2INV_1788,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q
    );
  ddr2_dq_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(1),
      O => ddr2_dq_1_OUTPUT_OFF_O2INV_2626
    );
  ddr2_dq_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(1),
      O => ddr2_dq_1_OUTPUT_OFF_O1INV_2627
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD219",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_12_OUTPUT_OFF_O1INV_2629,
      D1 => ddr2_dq_12_OUTPUT_OFF_O2INV_2628,
      CE => VCC,
      C0 => ddr2_dq_12_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_12_OUTPUT_OTCLK2INV_1789,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q
    );
  ddr2_dq_12_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(12),
      O => ddr2_dq_12_OUTPUT_OFF_O2INV_2628
    );
  ddr2_dq_12_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(12),
      O => ddr2_dq_12_OUTPUT_OFF_O1INV_2629
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1605,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1606,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1607,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_1604,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1606,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1607,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1609,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1610,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1611,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1608,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1610,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1611,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1613,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1614,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1615,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1612,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1614,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1615,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1617,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1618,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1619,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1616,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1618,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1619,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1621,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1622,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1623,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1620,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1622,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1623,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_3 : X_SFF
    generic map(
      LOC => "SLICE_X81Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_1347,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_1359,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_1358,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_1357,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(3)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2 : X_SFF
    generic map(
      LOC => "SLICE_X81Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_1344,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_1359,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_1358,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_1357,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(2)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_5 : X_SFF
    generic map(
      LOC => "SLICE_X81Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_1363,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_1375,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_1374,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_1373,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(5)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4 : X_SFF
    generic map(
      LOC => "SLICE_X81Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_1360,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_1375,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_1374,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_1373,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(4)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_7 : X_SFF
    generic map(
      LOC => "SLICE_X81Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_1462,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_1474,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_1473,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_1472,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_1284,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_1290,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_1289,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_lut : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X58Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X58Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_1279,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_1290,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_1289,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X58Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_1295,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_1306,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_1305,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X58Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X58Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_1291,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_1306,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_1305,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X58Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_1311,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_1322,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_1321,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_lut : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X58Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X58Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_1307,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_1322,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_1321,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X58Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_1328,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_1331,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_1330,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_lut : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X58Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X58Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_1323,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_1331,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_1330,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_1 : X_SFF
    generic map(
      LOC => "SLICE_X81Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_1336,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_1343,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_1342,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_1341,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(1)
    );
  mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_lut : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X81Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(0),
      O => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0 : X_SFF
    generic map(
      LOC => "SLICE_X81Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_1332,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_1343,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_1342,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_1341,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(0)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10 : X_SFF
    generic map(
      LOC => "SLICE_X81Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_1491,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_1506,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_1505,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_1504,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(10)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_13 : X_SFF
    generic map(
      LOC => "SLICE_X81Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_1510,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_1522,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_1521,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_1520,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(13)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12 : X_SFF
    generic map(
      LOC => "SLICE_X81Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_1507,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_1522,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_1521,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_1520,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(12)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_15 : X_SFF
    generic map(
      LOC => "SLICE_X81Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_1528,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_1533,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_1532,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_1531,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(15)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14 : X_SFF
    generic map(
      LOC => "SLICE_X81Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_1523,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_1533,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_1532,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_1531,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(14)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X59Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_1538,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_1544,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_1543,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_lut : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X59Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X59Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_1561,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_1576,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_1575,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X59Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_1582,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_1585,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_1584,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X59Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X59Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_1577,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_1585,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_1584,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X66Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_1588,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_1593,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_1592,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_1591,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"F830",
      LOC => "SLICE_X66Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N166
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_1597,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_1598,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_1599,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_1596,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_1598,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_1599,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_1601,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_1602,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_1603,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_1600,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_1602,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_1603,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X59Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_1534,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_1544,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_1543,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X59Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_1549,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_1560,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_1559,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_lut : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X59Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X59Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_1545,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_1560,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_1559,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X59Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_1565,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_1576,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_1575,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X59Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1681,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1682,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1683,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1680,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1682,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1683,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y36",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1685,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1686,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1687,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y36",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1684,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1686,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1687,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y36",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1689,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1690,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1691,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y36",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1688,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1690,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1691,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1693,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1694,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1695,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1692,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1694,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1695,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1697,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1698,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1699,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1696,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1698,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1699,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1625,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1626,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1627,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1624,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1626,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1627,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1629,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1630,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1631,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1628,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1630,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1631,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1633,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1634,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1635,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1632,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1634,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1635,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIG_MUX_1637,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV_1638,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV_1639,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIF_MUX_1636,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV_1638,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV_1639,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIG_MUX_1641,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV_1642,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV_1643,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1661,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1662,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1663,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1660,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1662,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1663,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1665,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1666,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1667,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1664,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1666,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1667,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1669,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1670,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1671,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1668,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1670,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1671,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1673,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1674,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1675,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1672,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1674,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1675,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1677,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1678,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1679,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1676,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1678,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1679,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y37",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIG_MUX_1701,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV_1702,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV_1703,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y37",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIF_MUX_1700,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV_1702,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV_1703,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y37",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIG_MUX_1705,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV_1706,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV_1707,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y37",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIF_MUX_1704,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV_1706,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV_1707,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1709,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1710,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1711,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1708,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1710,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1711,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1713,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1714,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1715,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1712,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1714,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1715,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1717,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1718,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1719,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIF_MUX_1640,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV_1642,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV_1643,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y55",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1645,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1646,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1647,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y55",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1644,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1646,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1647,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y55",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1649,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1650,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1651,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y55",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1648,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1650,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1651,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1653,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1654,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1655,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1652,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1654,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1655,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1657,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1658,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1659,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1656,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1658,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1659,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(0)
    );
  system_controller_inst_current_input_data_22 : X_FF
    generic map(
      LOC => "SLICE_X31Y65",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_22_DXMUX_1961,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_22_CLKINV_1964,
      SET => GND,
      RST => system_controller_inst_current_input_data_22_SRFFMUX_1963,
      O => system_controller_inst_current_input_data(22)
    );
  system_controller_inst_current_input_data_4 : X_FF
    generic map(
      LOC => "SLICE_X31Y66",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_3_DYMUX_1966,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_3_CLKINV_1968,
      SET => GND,
      RST => system_controller_inst_current_input_data_3_SRFFMUX_1967,
      O => system_controller_inst_current_input_data(4)
    );
  system_controller_inst_current_input_data_3 : X_FF
    generic map(
      LOC => "SLICE_X31Y66",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_3_DXMUX_1965,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_3_CLKINV_1968,
      SET => GND,
      RST => system_controller_inst_current_input_data_3_SRFFMUX_1967,
      O => system_controller_inst_current_input_data(3)
    );
  system_controller_inst_intern_reg0_20 : X_FF
    generic map(
      LOC => "SLICE_X32Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_10_DYMUX_1969,
      CE => system_controller_inst_TP_port_10_CEINV_1971,
      CLK => system_controller_inst_TP_port_10_CLKINV_1970,
      SET => GND,
      RST => system_controller_inst_TP_port_10_FFY_RSTAND_2630,
      O => system_controller_inst_TP_port(10)
    );
  system_controller_inst_TP_port_10_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_10_FFY_RSTAND_2630
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032211 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X32Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N36
    );
  system_controller_inst_user_input_data_25 : X_FF
    generic map(
      LOC => "SLICE_X32Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_24_DYMUX_1973,
      CE => user_input_data_24_CEINV_1976,
      CLK => user_input_data_24_CLKINV_1975,
      SET => GND,
      RST => user_input_data_24_SRFFMUX_1974,
      O => user_input_data(25)
    );
  system_controller_inst_user_input_data_24 : X_FF
    generic map(
      LOC => "SLICE_X32Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_24_DXMUX_1972,
      CE => user_input_data_24_CEINV_1976,
      CLK => user_input_data_24_CLKINV_1975,
      SET => GND,
      RST => user_input_data_24_SRFFMUX_1974,
      O => user_input_data(24)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1757,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1758,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1759,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1756,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1758,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1759,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1761,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1762,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1763,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1760,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1762,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1763,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1765,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1766,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1767,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1764,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1766,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1767,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1769,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1770,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1771,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y38",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1768,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1770,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1771,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1716,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1718,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1719,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1721,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1722,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1723,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1720,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1722,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1723,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1725,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1726,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1727,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1724,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1726,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1727,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1729,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1730,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1731,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1728,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1730,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1731,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1733,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1734,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1735,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1732,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1734,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1735,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1737,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1738,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1739,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1736,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1738,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1739,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1741,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1742,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1743,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1740,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1742,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1743,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1745,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1746,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1747,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1744,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1746,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1747,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1749,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1750,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1751,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1748,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1750,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1751,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1753,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1754,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1755,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1752,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1754,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1755,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(1)
    );
  system_controller_inst_user_input_data_2 : X_FF
    generic map(
      LOC => "SLICE_X30Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_1_DYMUX_1888,
      CE => user_input_data_1_CEINV_1891,
      CLK => user_input_data_1_CLKINV_1890,
      SET => GND,
      RST => user_input_data_1_SRFFMUX_1889,
      O => user_input_data(2)
    );
  system_controller_inst_user_input_data_1 : X_FF
    generic map(
      LOC => "SLICE_X30Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_1_DXMUX_1887,
      CE => user_input_data_1_CEINV_1891,
      CLK => user_input_data_1_CLKINV_1890,
      SET => GND,
      RST => user_input_data_1_SRFFMUX_1889,
      O => user_input_data(1)
    );
  system_controller_inst_current_input_data_30 : X_FF
    generic map(
      LOC => "SLICE_X30Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_16_DYMUX_1893,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_16_CLKINV_1895,
      SET => GND,
      RST => system_controller_inst_current_input_data_16_SRFFMUX_1894,
      O => system_controller_inst_current_input_data(30)
    );
  system_controller_inst_current_input_data_16 : X_FF
    generic map(
      LOC => "SLICE_X30Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_16_DXMUX_1892,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_16_CLKINV_1895,
      SET => GND,
      RST => system_controller_inst_current_input_data_16_SRFFMUX_1894,
      O => system_controller_inst_current_input_data(16)
    );
  system_controller_inst_user_input_data_7 : X_FF
    generic map(
      LOC => "SLICE_X30Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_6_DYMUX_1897,
      CE => user_input_data_6_CEINV_1900,
      CLK => user_input_data_6_CLKINV_1899,
      SET => GND,
      RST => user_input_data_6_SRFFMUX_1898,
      O => user_input_data(7)
    );
  system_controller_inst_user_input_data_6 : X_FF
    generic map(
      LOC => "SLICE_X30Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_6_DXMUX_1896,
      CE => user_input_data_6_CEINV_1900,
      CLK => user_input_data_6_CLKINV_1899,
      SET => GND,
      RST => user_input_data_6_SRFFMUX_1898,
      O => user_input_data(6)
    );
  system_controller_inst_current_input_data_8 : X_FF
    generic map(
      LOC => "SLICE_X30Y65",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_7_DYMUX_1902,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_7_CLKINV_1904,
      SET => GND,
      RST => system_controller_inst_current_input_data_7_SRFFMUX_1903,
      O => system_controller_inst_current_input_data(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD201",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_0_OUTPUT_OFF_O1INV_2632,
      D1 => ddr2_dq_0_OUTPUT_OFF_O2INV_2631,
      CE => VCC,
      C0 => ddr2_dq_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_0_OUTPUT_OTCLK2INV_1778,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q
    );
  ddr2_dq_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(0),
      O => ddr2_dq_0_OUTPUT_OFF_O2INV_2631
    );
  ddr2_dq_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(0),
      O => ddr2_dq_0_OUTPUT_OFF_O1INV_2632
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD200",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dqs_0_OUTPUT_OFF_O1INV_2633,
      D1 => ddr2_dqs_0_OUTPUT_OFF_O2INVNOT,
      CE => VCC,
      C0 => ddr2_dqs_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_0_OUTPUT_OTCLK2INV_1779,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q
    );
  ddr2_dqs_0_OUTPUT_OFF_O2INV : X_INV
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_0_OUTPUT_OFF_O2INVNOT
    );
  ddr2_dqs_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_0_OUTPUT_OFF_O1INV_2633
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD203",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_2_OUTPUT_OFF_O1INV_2635,
      D1 => ddr2_dq_2_OUTPUT_OFF_O2INV_2634,
      CE => VCC,
      C0 => ddr2_dq_2_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_2_OUTPUT_OTCLK2INV_1790,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q
    );
  ddr2_dq_2_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(2),
      O => ddr2_dq_2_OUTPUT_OFF_O2INV_2634
    );
  ddr2_dq_2_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(2),
      O => ddr2_dq_2_OUTPUT_OFF_O1INV_2635
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD212",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dqs_1_OUTPUT_OFF_O1INV_2636,
      D1 => ddr2_dqs_1_OUTPUT_OFF_O2INVNOT,
      CE => VCC,
      C0 => ddr2_dqs_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_1_OUTPUT_OTCLK2INV_1803,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q
    );
  ddr2_dqs_1_OUTPUT_OFF_O2INV : X_INV
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_1_OUTPUT_OFF_O2INVNOT
    );
  ddr2_dqs_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_1_OUTPUT_OFF_O1INV_2636
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD204",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_3_OUTPUT_OFF_O1INV_2638,
      D1 => ddr2_dq_3_OUTPUT_OFF_O2INV_2637,
      CE => VCC,
      C0 => ddr2_dq_3_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_3_OUTPUT_OTCLK2INV_1805,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q
    );
  ddr2_dq_3_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(3),
      O => ddr2_dq_3_OUTPUT_OFF_O2INV_2637
    );
  ddr2_dq_3_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(3),
      O => ddr2_dq_3_OUTPUT_OFF_O1INV_2638
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD220",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_13_OUTPUT_OFF_O1INV_2640,
      D1 => ddr2_dq_13_OUTPUT_OFF_O2INV_2639,
      CE => VCC,
      C0 => ddr2_dq_13_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_13_OUTPUT_OTCLK2INV_1806,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q
    );
  ddr2_dq_13_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(13),
      O => ddr2_dq_13_OUTPUT_OFF_O2INV_2639
    );
  ddr2_dq_13_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(13),
      O => ddr2_dq_13_OUTPUT_OFF_O1INV_2640
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD207",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_4_OUTPUT_OFF_O1INV_2642,
      D1 => ddr2_dq_4_OUTPUT_OFF_O2INV_2641,
      CE => VCC,
      C0 => ddr2_dq_4_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_4_OUTPUT_OTCLK2INV_1807,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q
    );
  ddr2_dq_4_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(4),
      O => ddr2_dq_4_OUTPUT_OFF_O2INV_2641
    );
  ddr2_dq_4_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(4),
      O => ddr2_dq_4_OUTPUT_OFF_O1INV_2642
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD208",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_5_OUTPUT_OFF_O1INV_2644,
      D1 => ddr2_dq_5_OUTPUT_OFF_O2INV_2643,
      CE => VCC,
      C0 => ddr2_dq_5_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_5_OUTPUT_OTCLK2INV_1808,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q
    );
  ddr2_dq_5_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(5),
      O => ddr2_dq_5_OUTPUT_OFF_O2INV_2643
    );
  ddr2_dq_5_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(5),
      O => ddr2_dq_5_OUTPUT_OFF_O1INV_2644
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD221",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_14_OUTPUT_OFF_O1INV_2646,
      D1 => ddr2_dq_14_OUTPUT_OFF_O2INV_2645,
      CE => VCC,
      C0 => ddr2_dq_14_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_14_OUTPUT_OTCLK2INV_1809,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q
    );
  ddr2_dq_14_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(14),
      O => ddr2_dq_14_OUTPUT_OFF_O2INV_2645
    );
  ddr2_dq_14_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(14),
      O => ddr2_dq_14_OUTPUT_OFF_O1INV_2646
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD209",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_6_OUTPUT_OFF_O1INV_2648,
      D1 => ddr2_dq_6_OUTPUT_OFF_O2INV_2647,
      CE => VCC,
      C0 => ddr2_dq_6_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_6_OUTPUT_OTCLK2INV_1810,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q
    );
  ddr2_dq_6_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(6),
      O => ddr2_dq_6_OUTPUT_OFF_O2INV_2647
    );
  ddr2_dq_6_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(6),
      O => ddr2_dq_6_OUTPUT_OFF_O1INV_2648
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD210",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_7_OUTPUT_OFF_O1INV_2650,
      D1 => ddr2_dq_7_OUTPUT_OFF_O2INV_2649,
      CE => VCC,
      C0 => ddr2_dq_7_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_7_OUTPUT_OTCLK2INV_1812,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q
    );
  ddr2_dq_7_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(7),
      O => ddr2_dq_7_OUTPUT_OFF_O2INV_2649
    );
  ddr2_dq_7_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(7),
      O => ddr2_dq_7_OUTPUT_OFF_O1INV_2650
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD222",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_15_OUTPUT_OFF_O1INV_2652,
      D1 => ddr2_dq_15_OUTPUT_OFF_O2INV_2651,
      CE => VCC,
      C0 => ddr2_dq_15_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_15_OUTPUT_OTCLK2INV_1792,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q
    );
  ddr2_dq_15_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(15),
      O => ddr2_dq_15_OUTPUT_OFF_O2INV_2651
    );
  ddr2_dq_15_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(15),
      O => ddr2_dq_15_OUTPUT_OFF_O1INV_2652
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD213",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_8_OUTPUT_OFF_O1INV_2654,
      D1 => ddr2_dq_8_OUTPUT_OFF_O2INV_2653,
      CE => VCC,
      C0 => ddr2_dq_8_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_8_OUTPUT_OTCLK2INV_1793,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q
    );
  ddr2_dq_8_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(8),
      O => ddr2_dq_8_OUTPUT_OFF_O2INV_2653
    );
  ddr2_dq_8_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(8),
      O => ddr2_dq_8_OUTPUT_OFF_O1INV_2654
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD214",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_9_OUTPUT_OFF_O1INV_2656,
      D1 => ddr2_dq_9_OUTPUT_OFF_O2INV_2655,
      CE => VCC,
      C0 => ddr2_dq_9_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_9_OUTPUT_OTCLK2INV_1794,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q
    );
  ddr2_dq_9_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(9),
      O => ddr2_dq_9_OUTPUT_OFF_O2INV_2655
    );
  ddr2_dq_9_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(9),
      O => ddr2_dq_9_OUTPUT_OFF_O1INV_2656
    );
  system_controller_inst_Ker19_SW0 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X6Y40"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(2),
      ADR1 => system_controller_inst_col_addr(0),
      ADR2 => system_controller_inst_col_addr(1),
      ADR3 => VCC,
      O => system_controller_inst_N99
    );
  system_controller_inst_current_input_data_28 : X_FF
    generic map(
      LOC => "SLICE_X30Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_28_DXMUX_1871,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_28_CLKINV_1874,
      SET => GND,
      RST => system_controller_inst_current_input_data_28_SRFFMUX_1873,
      O => system_controller_inst_current_input_data(28)
    );
  system_controller_inst_current_input_data_6 : X_FF
    generic map(
      LOC => "SLICE_X30Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_10_DYMUX_1876,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_10_CLKINV_1878,
      SET => GND,
      RST => system_controller_inst_current_input_data_10_SRFFMUX_1877,
      O => system_controller_inst_current_input_data(6)
    );
  system_controller_inst_next_input_data_10_1 : X_LUT4
    generic map(
      INIT => X"0070",
      LOC => "SLICE_X30Y59"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_N39,
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_next_input_data_10_pack_1
    );
  system_controller_inst_current_input_data_10 : X_FF
    generic map(
      LOC => "SLICE_X30Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_10_DXMUX_1875,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_10_CLKINV_1878,
      SET => GND,
      RST => system_controller_inst_current_input_data_10_SRFFMUX_1877,
      O => system_controller_inst_current_input_data(10)
    );
  system_controller_inst_current_input_data_5 : X_FF
    generic map(
      LOC => "SLICE_X30Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_25_DYMUX_1880,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_25_CLKINV_1882,
      SET => GND,
      RST => system_controller_inst_current_input_data_25_SRFFMUX_1881,
      O => system_controller_inst_current_input_data(5)
    );
  system_controller_inst_n005437 : X_LUT4
    generic map(
      INIT => X"B800",
      LOC => "SLICE_X30Y60"
    )
    port map (
      ADR0 => system_controller_inst_N174_0,
      ADR1 => system_controller_inst_N34,
      ADR2 => system_controller_inst_N476,
      ADR3 => system_controller_inst_N206_0,
      O => system_controller_inst_n0054
    );
  system_controller_inst_current_input_data_25 : X_FF
    generic map(
      LOC => "SLICE_X30Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_25_DXMUX_1879,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_25_CLKINV_1882,
      SET => GND,
      RST => system_controller_inst_current_input_data_25_SRFFMUX_1881,
      O => system_controller_inst_current_input_data(25)
    );
  system_controller_inst_current_input_data_2 : X_FF
    generic map(
      LOC => "SLICE_X30Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_19_DYMUX_1884,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_19_CLKINV_1886,
      SET => GND,
      RST => system_controller_inst_current_input_data_19_SRFFMUX_1885,
      O => system_controller_inst_current_input_data(2)
    );
  system_controller_inst_current_input_data_19 : X_FF
    generic map(
      LOC => "SLICE_X30Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_19_DXMUX_1883,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_19_CLKINV_1886,
      SET => GND,
      RST => system_controller_inst_current_input_data_19_SRFFMUX_1885,
      O => system_controller_inst_current_input_data(19)
    );
  system_controller_inst_current_state_FFd8 : X_FF
    generic map(
      LOC => "SLICE_X12Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd8_DXMUX_1819,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd8_CLKINV_1820,
      SET => GND,
      RST => system_controller_inst_current_state_FFd8_FFX_RSTAND_2657,
      O => system_controller_inst_current_state_FFd8_56
    );
  system_controller_inst_current_state_FFd8_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_current_state_FFd8_FFX_RSTAND_2657
    );
  system_controller_inst_next_loop_count_1_32_SW0 : X_LUT4
    generic map(
      INIT => X"FAFB",
      LOC => "SLICE_X12Y56"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_current_state_FFd5_26,
      ADR2 => system_controller_inst_N34,
      ADR3 => system_controller_inst_current_state_FFd9_10,
      O => system_controller_inst_N478
    );
  system_controller_inst_next_loop_count_2_21_SW0 : X_LUT4
    generic map(
      INIT => X"0700",
      LOC => "SLICE_X12Y57"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(7),
      ADR3 => system_controller_inst_current_state_FFd7_55,
      O => system_controller_inst_N483
    );
  system_controller_inst_next_loop_count_5_SW0 : X_LUT4
    generic map(
      INIT => X"FCDC",
      LOC => "SLICE_X12Y59"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(4),
      ADR1 => system_controller_inst_N38,
      ADR2 => system_controller_inst_N41,
      ADR3 => system_controller_inst_N10,
      O => system_controller_inst_N357
    );
  system_controller_inst_next_loop_count_6_33 : X_LUT4
    generic map(
      INIT => X"CCA0",
      LOC => "SLICE_X12Y60"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(5),
      ADR1 => system_controller_inst_next_loop_count_6_map1618_0,
      ADR2 => system_controller_inst_N301,
      ADR3 => system_controller_inst_loop_count(6),
      O => system_controller_inst_next_loop_count_6_pack_1
    );
  system_controller_inst_loop_count_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_6_DXMUX_1821,
      CE => VCC,
      CLK => system_controller_inst_loop_count_6_CLKINV_1822,
      SET => GND,
      RST => system_controller_inst_loop_count_6_FFX_RSTAND_2658,
      O => system_controller_inst_loop_count(6)
    );
  system_controller_inst_loop_count_6_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_loop_count_6_FFX_RSTAND_2658
    );
  system_controller_inst_current_input_address_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_4_DYMUX_1824,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_4_CLKINV_1826,
      SET => GND,
      RST => system_controller_inst_current_input_address_4_SRFFMUX_1825,
      O => system_controller_inst_current_input_address(6)
    );
  system_controller_inst_next_addr_4_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X13Y41"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(2),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_4_pack_1
    );
  system_controller_inst_current_input_address_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_4_DXMUX_1823,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_4_CLKINV_1826,
      SET => GND,
      RST => system_controller_inst_current_input_address_4_SRFFMUX_1825,
      O => system_controller_inst_current_input_address(4)
    );
  system_controller_inst_current_input_address_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_3_DXMUX_1834,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_3_CLKINV_1837,
      SET => GND,
      RST => system_controller_inst_current_input_address_3_SRFFMUX_1836,
      O => system_controller_inst_current_input_address(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3611 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map1303
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X20Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_1839,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_1840,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_1 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X20Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(5),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X20Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_1838,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_1840,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X21Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DYMUX_1842,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX_1843,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_1 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X21Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0254(3),
      ADR2 => init_val,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X21Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DXMUX_1841,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX_1843,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X21Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DYMUX_1845,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_1846,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_1 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X21Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0254(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => init_val,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X21Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_1844,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_1846,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1)
    );
  system_controller_inst_user_input_data_13 : X_FF
    generic map(
      LOC => "SLICE_X31Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_10_DYMUX_1930,
      CE => user_input_data_10_CEINV_1933,
      CLK => user_input_data_10_CLKINV_1932,
      SET => GND,
      RST => user_input_data_10_SRFFMUX_1931,
      O => user_input_data(13)
    );
  system_controller_inst_user_input_data_10 : X_FF
    generic map(
      LOC => "SLICE_X31Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_10_DXMUX_1929,
      CE => user_input_data_10_CEINV_1933,
      CLK => user_input_data_10_CLKINV_1932,
      SET => GND,
      RST => user_input_data_10_SRFFMUX_1931,
      O => user_input_data(10)
    );
  system_controller_inst_user_input_data_14 : X_FF
    generic map(
      LOC => "SLICE_X31Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_30_DYMUX_1935,
      CE => user_input_data_30_CEINV_1938,
      CLK => user_input_data_30_CLKINV_1937,
      SET => GND,
      RST => user_input_data_30_SRFFMUX_1936,
      O => user_input_data(14)
    );
  system_controller_inst_user_input_data_30 : X_FF
    generic map(
      LOC => "SLICE_X31Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_30_DXMUX_1934,
      CE => user_input_data_30_CEINV_1938,
      CLK => user_input_data_30_CLKINV_1937,
      SET => GND,
      RST => user_input_data_30_SRFFMUX_1936,
      O => user_input_data(30)
    );
  system_controller_inst_current_input_data_15 : X_FF
    generic map(
      LOC => "SLICE_X31Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_23_DYMUX_1940,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_23_CLKINV_1942,
      SET => GND,
      RST => system_controller_inst_current_input_data_23_SRFFMUX_1941,
      O => system_controller_inst_current_input_data(15)
    );
  system_controller_inst_current_input_data_23 : X_FF
    generic map(
      LOC => "SLICE_X31Y60",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_23_DXMUX_1939,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_23_CLKINV_1942,
      SET => GND,
      RST => system_controller_inst_current_input_data_23_SRFFMUX_1941,
      O => system_controller_inst_current_input_data(23)
    );
  system_controller_inst_user_input_data_15 : X_FF
    generic map(
      LOC => "SLICE_X31Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_20_DYMUX_1944,
      CE => user_input_data_20_CEINV_1947,
      CLK => user_input_data_20_CLKINV_1946,
      SET => GND,
      RST => user_input_data_20_SRFFMUX_1945,
      O => user_input_data(15)
    );
  system_controller_inst_user_input_data_20 : X_FF
    generic map(
      LOC => "SLICE_X31Y61",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_20_DXMUX_1943,
      CE => user_input_data_20_CEINV_1947,
      CLK => user_input_data_20_CLKINV_1946,
      SET => GND,
      RST => user_input_data_20_SRFFMUX_1945,
      O => user_input_data(20)
    );
  system_controller_inst_intern_reg0_17 : X_FF
    generic map(
      LOC => "SLICE_X30Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_11_DYMUX_1861,
      CE => system_controller_inst_TP_port_11_CEINV_1864,
      CLK => system_controller_inst_TP_port_11_CLKINV_1863,
      SET => GND,
      RST => system_controller_inst_TP_port_11_SRFFMUX_1862,
      O => system_controller_inst_TP_port(7)
    );
  system_controller_inst_intern_reg0_21 : X_FF
    generic map(
      LOC => "SLICE_X30Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_11_DXMUX_1860,
      CE => system_controller_inst_TP_port_11_CEINV_1864,
      CLK => system_controller_inst_TP_port_11_CLKINV_1863,
      SET => GND,
      RST => system_controller_inst_TP_port_11_SRFFMUX_1862,
      O => system_controller_inst_TP_port(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"FF98",
      LOC => "SLICE_X30Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N171,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X30Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DXMUX_1865,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_1866,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1)
    );
  system_controller_inst_n005436 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X30Y52"
    )
    port map (
      ADR0 => led_o_0_OBUF_15,
      ADR1 => system_controller_inst_current_state_FFd8_56,
      ADR2 => system_controller_inst_current_state_FFd9_10,
      ADR3 => system_controller_inst_current_state_FFd3_53,
      O => system_controller_inst_N206
    );
  system_controller_inst_current_input_data_27 : X_FF
    generic map(
      LOC => "SLICE_X30Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_31_DYMUX_1868,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_31_CLKINV_1870,
      SET => GND,
      RST => system_controller_inst_current_input_data_31_SRFFMUX_1869,
      O => system_controller_inst_current_input_data(27)
    );
  system_controller_inst_next_input_data_1_1 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X30Y56"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_26,
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_N34,
      O => system_controller_inst_next_input_data_1_pack_1
    );
  system_controller_inst_current_input_data_31 : X_FF
    generic map(
      LOC => "SLICE_X30Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_31_DXMUX_1867,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_31_CLKINV_1870,
      SET => GND,
      RST => system_controller_inst_current_input_data_31_SRFFMUX_1869,
      O => system_controller_inst_current_input_data(31)
    );
  system_controller_inst_current_input_data_1 : X_FF
    generic map(
      LOC => "SLICE_X30Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_28_DYMUX_1872,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_28_CLKINV_1874,
      SET => GND,
      RST => system_controller_inst_current_input_data_28_SRFFMUX_1873,
      O => system_controller_inst_current_input_data(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8 : X_SFF
    generic map(
      LOC => "SLICE_X21Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DYMUX_1848,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX_1849,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_1 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X21Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(7),
      ADR1 => VCC,
      ADR2 => init_val,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7 : X_SFF
    generic map(
      LOC => "SLICE_X21Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DXMUX_1847,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX_1849,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_9 : X_SFF
    generic map(
      LOC => "SLICE_X21Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DYMUX_1851,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX_1852,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_1 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X21Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => init_val,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X21Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DXMUX_1850,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX_1852,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0)
    );
  system_controller_inst_user_input_address_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_4_DYMUX_1854,
      CE => VCC,
      CLK => user_input_address_4_CLKINV_1856,
      SET => GND,
      RST => user_input_address_4_SRFFMUX_1855,
      O => user_input_address(5)
    );
  system_controller_inst_user_input_address_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_4_DXMUX_1853,
      CE => VCC,
      CLK => user_input_address_4_CLKINV_1856,
      SET => GND,
      RST => user_input_address_4_SRFFMUX_1855,
      O => user_input_address(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X30Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_1858,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_1859,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"2303",
      LOC => "SLICE_X30Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N36_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N49,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X30Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DXMUX_1857,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_1859,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker12_2 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X31Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1
    );
  system_controller_inst_intern_reg0_16 : X_FF
    generic map(
      LOC => "SLICE_X31Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_6_DYMUX_1919,
      CE => system_controller_inst_TP_port_6_CEINV_1921,
      CLK => system_controller_inst_TP_port_6_CLKINV_1920,
      SET => GND,
      RST => system_controller_inst_TP_port_6_FFY_RSTAND_2659,
      O => system_controller_inst_TP_port(6)
    );
  system_controller_inst_TP_port_6_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_6_FFY_RSTAND_2659
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker12 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_112,
      O => mem_interface_top_inst_ddr2_top0_controller0_N12
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker2411 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X31Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1
    );
  system_controller_inst_intern_reg0_18 : X_FF
    generic map(
      LOC => "SLICE_X31Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_8_DYMUX_1922,
      CE => system_controller_inst_TP_port_8_CEINV_1924,
      CLK => system_controller_inst_TP_port_8_CLKINV_1923,
      SET => GND,
      RST => system_controller_inst_TP_port_8_FFY_RSTAND_2660,
      O => system_controller_inst_TP_port(8)
    );
  system_controller_inst_TP_port_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_9,
      O => system_controller_inst_TP_port_8_FFY_RSTAND_2660
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_SW0 : X_LUT4
    generic map(
      INIT => X"5557",
      LOC => "SLICE_X31Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N241,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N157
    );
  system_controller_inst_current_state_FFd6 : X_FF
    generic map(
      LOC => "SLICE_X31Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg3_1_DYMUX_1926,
      CE => VCC,
      CLK => system_controller_inst_current_reg3_1_CLKINV_1928,
      SET => GND,
      RST => system_controller_inst_current_reg3_1_SRFFMUX_1927,
      O => system_controller_inst_current_state_FFd6_33
    );
  system_controller_inst_next_reg3_1_Q : X_LUT4
    generic map(
      INIT => X"FF02",
      LOC => "SLICE_X31Y47"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd10_32,
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_N34,
      ADR3 => system_controller_inst_N474_0,
      O => system_controller_inst_next_reg3_1_pack_1
    );
  system_controller_inst_current_reg3_1 : X_FF
    generic map(
      LOC => "SLICE_X31Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg3_1_DXMUX_1925,
      CE => VCC,
      CLK => system_controller_inst_current_reg3_1_CLKINV_1928,
      SET => GND,
      RST => system_controller_inst_current_reg3_1_SRFFMUX_1927,
      O => system_controller_inst_current_reg3(1)
    );
  system_controller_inst_current_input_data_7 : X_FF
    generic map(
      LOC => "SLICE_X30Y65",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_7_DXMUX_1901,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_7_CLKINV_1904,
      SET => GND,
      RST => system_controller_inst_current_input_data_7_SRFFMUX_1903,
      O => system_controller_inst_current_input_data(7)
    );
  system_controller_inst_user_input_data_18 : X_FF
    generic map(
      LOC => "SLICE_X30Y66",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_17_DYMUX_1906,
      CE => user_input_data_17_CEINV_1909,
      CLK => user_input_data_17_CLKINV_1908,
      SET => GND,
      RST => user_input_data_17_SRFFMUX_1907,
      O => user_input_data(18)
    );
  system_controller_inst_user_input_data_17 : X_FF
    generic map(
      LOC => "SLICE_X30Y66",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_17_DXMUX_1905,
      CE => user_input_data_17_CEINV_1909,
      CLK => user_input_data_17_CLKINV_1908,
      SET => GND,
      RST => user_input_data_17_SRFFMUX_1907,
      O => user_input_data(17)
    );
  system_controller_inst_current_input_data_18 : X_FF
    generic map(
      LOC => "SLICE_X30Y67",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_12_DYMUX_1911,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_12_CLKINV_1913,
      SET => GND,
      RST => system_controller_inst_current_input_data_12_SRFFMUX_1912,
      O => system_controller_inst_current_input_data(18)
    );
  system_controller_inst_current_input_data_12 : X_FF
    generic map(
      LOC => "SLICE_X30Y67",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_12_DXMUX_1910,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_12_CLKINV_1913,
      SET => GND,
      RST => system_controller_inst_current_input_data_12_SRFFMUX_1912,
      O => system_controller_inst_current_input_data(12)
    );
  system_controller_inst_user_input_data_5 : X_FF
    generic map(
      LOC => "SLICE_X30Y68",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_4_DYMUX_1915,
      CE => user_input_data_4_CEINV_1918,
      CLK => user_input_data_4_CLKINV_1917,
      SET => GND,
      RST => user_input_data_4_SRFFMUX_1916,
      O => user_input_data(5)
    );
  system_controller_inst_user_input_data_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y68",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_4_DXMUX_1914,
      CE => user_input_data_4_CEINV_1918,
      CLK => user_input_data_4_CLKINV_1917,
      SET => GND,
      RST => user_input_data_4_SRFFMUX_1916,
      O => user_input_data(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4 : X_SFF
    generic map(
      LOC => "SLICE_X40Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DXMUX_1992,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX_1994,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y65"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_1998,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV_2000,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_1999,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8 : X_FF
    generic map(
      LOC => "SLICE_X40Y65",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_1997,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_1999,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X40Y65"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIF_MUX_1996,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV_2000,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_1999,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7 : X_FF
    generic map(
      LOC => "SLICE_X40Y65",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DXMUX_1995,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_1999,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X41Y62"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIG_MUX_2004,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_SRINV_2006,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_2005,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22 : X_FF
    generic map(
      LOC => "SLICE_X41Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DYMUX_2003,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_2005,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(22)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X41Y62"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIF_MUX_2002,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_SRINV_2006,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_2005,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20 : X_FF
    generic map(
      LOC => "SLICE_X41Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DXMUX_2001,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_2005,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(20)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n00311 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X42Y31"
    )
    port map (
      ADR0 => auto_ref_req,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_49,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1 : X_SFF
    generic map(
      LOC => "SLICE_X42Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_DXMUX_2007,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_SRFFMUX_2008,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_50
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_9 : X_SFF
    generic map(
      LOC => "SLICE_X42Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_DYMUX_2010,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_SRFFMUX_2011,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DYMUX_2116,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX_2117,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"F0FC",
      LOC => "SLICE_X54Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_36,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DXMUX_2115,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX_2117,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_2119,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2122,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_2121,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_2120,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_1 : X_LUT4
    generic map(
      INIT => X"60A0",
      LOC => "SLICE_X55Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_2118,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2122,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_2121,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_2120,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103113 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X55Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DYMUX_2124,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV_2127,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV_2126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX_2125,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DXMUX_2123,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV_2127,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV_2126,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX_2125,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DYMUX_2129,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV_2132,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV_2131,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX_2130,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(5)
    );
  system_controller_inst_current_input_data_24 : X_FF
    generic map(
      LOC => "SLICE_X31Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_14_DYMUX_1949,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_14_CLKINV_1951,
      SET => GND,
      RST => system_controller_inst_current_input_data_14_SRFFMUX_1950,
      O => system_controller_inst_current_input_data(24)
    );
  system_controller_inst_current_input_data_14 : X_FF
    generic map(
      LOC => "SLICE_X31Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_14_DXMUX_1948,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_14_CLKINV_1951,
      SET => GND,
      RST => system_controller_inst_current_input_data_14_SRFFMUX_1950,
      O => system_controller_inst_current_input_data(14)
    );
  system_controller_inst_current_input_data_9 : X_FF
    generic map(
      LOC => "SLICE_X31Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_17_DYMUX_1953,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_17_CLKINV_1955,
      SET => GND,
      RST => system_controller_inst_current_input_data_17_SRFFMUX_1954,
      O => system_controller_inst_current_input_data(9)
    );
  system_controller_inst_current_input_data_17 : X_FF
    generic map(
      LOC => "SLICE_X31Y63",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_17_DXMUX_1952,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_17_CLKINV_1955,
      SET => GND,
      RST => system_controller_inst_current_input_data_17_SRFFMUX_1954,
      O => system_controller_inst_current_input_data(17)
    );
  system_controller_inst_user_input_data_9 : X_FF
    generic map(
      LOC => "SLICE_X31Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_0_DYMUX_1957,
      CE => user_input_data_0_CEINV_1960,
      CLK => user_input_data_0_CLKINV_1959,
      SET => GND,
      RST => user_input_data_0_SRFFMUX_1958,
      O => user_input_data(9)
    );
  system_controller_inst_user_input_data_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_0_DXMUX_1956,
      CE => user_input_data_0_CEINV_1960,
      CLK => user_input_data_0_CLKINV_1959,
      SET => GND,
      RST => user_input_data_0_SRFFMUX_1958,
      O => user_input_data(0)
    );
  system_controller_inst_current_input_data_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y65",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_22_DYMUX_1962,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_22_CLKINV_1964,
      SET => GND,
      RST => system_controller_inst_current_input_data_22_SRFFMUX_1963,
      O => system_controller_inst_current_input_data(0)
    );
  system_controller_inst_user_input_data_26 : X_FF
    generic map(
      LOC => "SLICE_X32Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_16_DYMUX_1978,
      CE => user_input_data_16_CEINV_1981,
      CLK => user_input_data_16_CLKINV_1980,
      SET => GND,
      RST => user_input_data_16_SRFFMUX_1979,
      O => user_input_data(26)
    );
  system_controller_inst_user_input_data_16 : X_FF
    generic map(
      LOC => "SLICE_X32Y62",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_16_DXMUX_1977,
      CE => user_input_data_16_CEINV_1981,
      CLK => user_input_data_16_CLKINV_1980,
      SET => GND,
      RST => user_input_data_16_SRFFMUX_1979,
      O => user_input_data(16)
    );
  system_controller_inst_user_input_data_8 : X_FF
    generic map(
      LOC => "SLICE_X32Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_3_DYMUX_1983,
      CE => user_input_data_3_CEINV_1986,
      CLK => user_input_data_3_CLKINV_1985,
      SET => GND,
      RST => user_input_data_3_SRFFMUX_1984,
      O => user_input_data(8)
    );
  system_controller_inst_user_input_data_3 : X_FF
    generic map(
      LOC => "SLICE_X32Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_3_DXMUX_1982,
      CE => user_input_data_3_CEINV_1986,
      CLK => user_input_data_3_CLKINV_1985,
      SET => GND,
      RST => user_input_data_3_SRFFMUX_1984,
      O => user_input_data(3)
    );
  system_controller_inst_intern_reg0_14 : X_FF
    generic map(
      LOC => "SLICE_X34Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_2_DYMUX_1988,
      CE => system_controller_inst_TP_port_2_CEINV_1991,
      CLK => system_controller_inst_TP_port_2_CLKINV_1990,
      SET => GND,
      RST => system_controller_inst_TP_port_2_SRFFMUX_1989,
      O => system_controller_inst_TP_port(4)
    );
  system_controller_inst_intern_reg0_12 : X_FF
    generic map(
      LOC => "SLICE_X34Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_2_DXMUX_1987,
      CE => system_controller_inst_TP_port_2_CEINV_1991,
      CLK => system_controller_inst_TP_port_2_CLKINV_1990,
      SET => GND,
      RST => system_controller_inst_TP_port_2_SRFFMUX_1989,
      O => system_controller_inst_TP_port(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02971 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X40Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => user_command_register(2),
      ADR2 => user_command_register(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_initialize_memory
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_5 : X_SFF
    generic map(
      LOC => "SLICE_X40Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DYMUX_1993,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX_1994,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0 : X_SFF
    generic map(
      LOC => "SLICE_X53Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_2054,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_2058,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_2057,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_2056,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7 : X_SFF
    generic map(
      LOC => "SLICE_X53Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_DYMUX_2060,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CEINV_2063,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CLKINV_2062,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_SRFFMUX_2061,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_1 : X_LUT4
    generic map(
      INIT => X"6060",
      LOC => "SLICE_X53Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6 : X_SFF
    generic map(
      LOC => "SLICE_X53Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_DXMUX_2059,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CEINV_2063,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_CLKINV_2062,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6_SRFFMUX_2061,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_3 : X_SFF
    generic map(
      LOC => "SLICE_X53Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DYMUX_2065,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_2068,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_2067,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_2066,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_2_xor11 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X53Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2 : X_SFF
    generic map(
      LOC => "SLICE_X53Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_2064,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_2068,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_2067,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_2066,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_1 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X53Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2 : X_SFF
    generic map(
      LOC => "SLICE_X53Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_2069,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_2072,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_2071,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X53Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_2074,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_2077,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_2076,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_2075,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X53Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_2073,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_2077,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_2076,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_2075,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_7 : X_SFF
    generic map(
      LOC => "SLICE_X42Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_DXMUX_2009,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_7_SRFFMUX_2011,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19_2 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X44Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2012
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X45Y21",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2014,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2016,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2015,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_2_xor11 : X_LUT4
    generic map(
      INIT => X"C9C9",
      LOC => "SLICE_X45Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X45Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2013,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2016,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2015,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X45Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X45Y22",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DYMUX_2018,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_2020,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_2019,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_6_xor11 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X45Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N191,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X45Y22",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_2017,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_2020,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_2019,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X45Y23",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_2022,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_2024,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_2023,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_1_xor11 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X45Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X45Y23",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DXMUX_2021,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_2024,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_2023,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4 : X_SFF
    generic map(
      LOC => "SLICE_X52Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DXMUX_2037,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV_2041,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV_2040,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX_2039,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_2043,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_2046,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_2045,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_2044,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_20_SW0 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X52Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N808
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X52Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_2042,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_2046,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_2045,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_2044,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_2048,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_2050,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_2049,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X52Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X52Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DXMUX_2047,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_2050,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_2049,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8 : X_SFF
    generic map(
      LOC => "SLICE_X52Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DYMUX_2052,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX_2053,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5 : X_SFF
    generic map(
      LOC => "SLICE_X52Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DXMUX_2051,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX_2053,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1 : X_SFF
    generic map(
      LOC => "SLICE_X53Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_2055,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_2058,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_2057,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_2056,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_1 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X53Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X47Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DIG_MUX_2027,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2028,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_28 : X_FF
    generic map(
      LOC => "SLICE_X47Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_2026,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2028,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(28)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo11 : X_FF
    generic map(
      LOC => "SLICE_X47Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_2025,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2028,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_SW1 : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X48Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_7,
      O => mem_interface_top_inst_ddr2_top0_controller0_N346
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X50Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DYMUX_2030,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX_2031,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_1 : X_LUT4
    generic map(
      INIT => X"0504",
      LOC => "SLICE_X50Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DXMUX_2029,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX_2031,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7 : X_SFF
    generic map(
      LOC => "SLICE_X52Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_2033,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_2036,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_2035,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_2034,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_1_xor11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X52Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1 : X_SFF
    generic map(
      LOC => "SLICE_X52Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_2032,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_2036,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_2035,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_2034,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5 : X_SFF
    generic map(
      LOC => "SLICE_X52Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DYMUX_2038,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV_2041,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV_2040,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX_2039,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_1 : X_LUT4
    generic map(
      INIT => X"6600",
      LOC => "SLICE_X52Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT : X_SFF
    generic map(
      LOC => "SLICE_X55Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DXMUX_2148,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_2149,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_31
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict : X_SFF
    generic map(
      LOC => "SLICE_X55Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_2150,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_2151,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_30
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In2 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X55Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_28,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map1031
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n010332 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X56Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_1 : X_LUT4
    generic map(
      INIT => X"FB08",
      LOC => "SLICE_X56Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X56Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_DXMUX_2152,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_CEINV_2155,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_CLKINV_2154,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3_SRFFMUX_2153,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n011365 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X56Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_1 : X_LUT4
    generic map(
      INIT => X"7800",
      LOC => "SLICE_X56Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X56Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_2156,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_2159,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_2158,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_2157,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X56Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_2161,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_2164,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_2163,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_2162,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_1 : X_LUT4
    generic map(
      INIT => X"F0D8",
      LOC => "SLICE_X56Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X56Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_2160,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_2164,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_2163,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_2162,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X56Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_2166,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_2169,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_2168,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_2167,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_2092,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_2096,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_2095,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_2094,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_2098,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_2101,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_2100,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_2099,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_2097,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_2101,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_2100,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_2099,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_2 : X_LUT4
    generic map(
      INIT => X"0307",
      LOC => "SLICE_X54Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N259
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X54Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_2103,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_2106,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_2105,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_2104,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00902 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X54Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(7),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N317
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X54Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_2102,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_2106,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_2105,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_2104,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker2111 : X_LUT4
    generic map(
      INIT => X"3377",
      LOC => "SLICE_X54Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X54Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DYMUX_2107,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV_2110,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV_2109,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX_2108,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_21 : X_LUT4
    generic map(
      INIT => X"0515",
      LOC => "SLICE_X54Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N278
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X54Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N307_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X54Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DYMUX_2111,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV_2114,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV_2113,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX_2112,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n00001 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X54Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X53Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_DYMUX_2079,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CEINV_2082,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CLKINV_2081,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_SRFFMUX_2080,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X53Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_DXMUX_2078,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CEINV_2082,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_CLKINV_2081,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5_SRFFMUX_2080,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113164 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X54Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_DYMUX_2084,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_CEINV_2087,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_CLKINV_2086,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0_SRFFMUX_2085,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211 : X_LUT4
    generic map(
      INIT => X"C0F0",
      LOC => "SLICE_X54Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_2083
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_SW0 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X54Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_1 : X_LUT4
    generic map(
      INIT => X"7800",
      LOC => "SLICE_X54Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X54Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_2088,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_2091,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_2090,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_2089,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n011332 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X54Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009015_SW0 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X54Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_2093,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_2096,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_2095,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_2094,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009015 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X54Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N317_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_8 : X_FF
    generic map(
      LOC => "SLICE_X60Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DYMUX_2260,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2262,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y64"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIF_MUX_2259,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_7_SRINV_2263,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2262,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_7 : X_FF
    generic map(
      LOC => "SLICE_X60Y64",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DXMUX_2258,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2262,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y48"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_2267,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV_2269,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_2268,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_15 : X_FF
    generic map(
      LOC => "SLICE_X61Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_2266,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_2268,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y48"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIF_MUX_2265,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV_2269,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_2268,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_14 : X_FF
    generic map(
      LOC => "SLICE_X61Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DXMUX_2264,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_2268,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y54"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIG_MUX_2273,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_10_SRINV_2275,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_2274,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_11 : X_FF
    generic map(
      LOC => "SLICE_X61Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DYMUX_2272,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_2274,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y54"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIF_MUX_2271,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_10_SRINV_2275,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_2274,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_10 : X_FF
    generic map(
      LOC => "SLICE_X61Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DXMUX_2270,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_2274,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y55"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_2279,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_12_SRINV_2280,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DYMUX_2310,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX_2311,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"FDCC",
      LOC => "SLICE_X65Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4 : X_SFF
    generic map(
      LOC => "SLICE_X65Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DXMUX_2309,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX_2311,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_42
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In7 : X_LUT4
    generic map(
      INIT => X"00E0",
      LOC => "SLICE_X66Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_18,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map1056
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_4 : X_SFF
    generic map(
      LOC => "SLICE_X66Y10",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_2313,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_2315,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_2314,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3 : X_SFF
    generic map(
      LOC => "SLICE_X66Y10",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_2312,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_2315,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_2314,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_5_SW0 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X66Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91,
      O => mem_interface_top_inst_ddr2_top0_controller0_N71
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2 : X_SFF
    generic map(
      LOC => "SLICE_X66Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2317,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2318,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_73
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_Q : X_LUT4
    generic map(
      INIT => X"E2C0",
      LOC => "SLICE_X66Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N731,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X66Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2316,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2318,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3 : X_SFF
    generic map(
      LOC => "SLICE_X66Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DYMUX_2320,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_2321,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_74
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_2229,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_2232,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_2231,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_2230,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_1 : X_LUT4
    generic map(
      INIT => X"DC8C",
      LOC => "SLICE_X58Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X58Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_2228,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_2232,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_2231,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_2230,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DYMUX_2234,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX_2235,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5 : X_SFF
    generic map(
      LOC => "SLICE_X58Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DXMUX_2233,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX_2235,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_67
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_9 : X_SFF
    generic map(
      LOC => "SLICE_X58Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2237,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2238,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6 : X_SFF
    generic map(
      LOC => "SLICE_X58Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2236,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2238,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02141 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X59Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_1 : X_LUT4
    generic map(
      INIT => X"F4B0",
      LOC => "SLICE_X59Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X59Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_2239,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_2242,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_2241,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_2240,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02031 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X60Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203
    );
  system_controller_inst_user_config_register2_2 : X_FF
    generic map(
      LOC => "SLICE_X60Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register2_8_DYMUX_2244,
      CE => VCC,
      CLK => user_config_register2_8_CLKINV_2246,
      SET => GND,
      RST => user_config_register2_8_SRFFMUX_2245,
      O => user_config_register2_7_Q
    );
  system_controller_inst_user_config_register2_1 : X_FF
    generic map(
      LOC => "SLICE_X60Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register2_8_DXMUX_2243,
      CE => VCC,
      CLK => user_config_register2_8_CLKINV_2246,
      SET => GND,
      RST => user_config_register2_8_SRFFMUX_2245,
      O => user_config_register2_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2248,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2249,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n00001 : X_LUT4
    generic map(
      INIT => X"FAEE",
      LOC => "SLICE_X60Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_4,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_60,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_61,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N586,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0 : X_SFF
    generic map(
      LOC => "SLICE_X60Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2247,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2249,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y48"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIG_MUX_2253,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_14_SRINV_2254,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_15 : X_FF
    generic map(
      LOC => "SLICE_X60Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DYMUX_2252,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y48"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIF_MUX_2251,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_14_SRINV_2254,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_14 : X_FF
    generic map(
      LOC => "SLICE_X60Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DXMUX_2250,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y54"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_13_DIG_MUX_2256,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_13_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_13_CLKINV_2257,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_13 : X_FF
    generic map(
      LOC => "SLICE_X60Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_13_DYMUX_2255,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_13_CLKINV_2257,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n00071 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X60Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y64"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIG_MUX_2261,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_7_SRINV_2263,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2262,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DYMUX_2292,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV_2295,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV_2294,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX_2293,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DXMUX_2291,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV_2295,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV_2294,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX_2293,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3 : X_SFF
    generic map(
      LOC => "SLICE_X64Y12",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_2297,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_2299,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_2298,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_1 : X_LUT4
    generic map(
      INIT => X"88AA",
      LOC => "SLICE_X64Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DXMUX_2296,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_2299,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_2298,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_2301,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_2303,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_2302,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_1 : X_LUT4
    generic map(
      INIT => X"AC00",
      LOC => "SLICE_X64Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DXMUX_2300,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_2303,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_2302,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03801 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X64Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0380_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_Msub_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X64Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DXMUX_2304,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_2306,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_2305,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1 : X_SFF
    generic map(
      LOC => "SLICE_X65Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2307,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2308,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_72
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028313 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X65Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_42,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_45,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_12,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_11,
      O => mem_interface_top_inst_ddr2_top0_controller0_N563
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_one : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X88Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X88Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DXMUX_2458,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2462,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2461,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2460,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_six : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X89Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X89Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X89Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_DXMUX_2463,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CEINV_2466,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CLKINV_2465,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_SRFFMUX_2464,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIG_MUX_2470,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV_2472,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2471,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DYMUX_2469,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2471,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIF_MUX_2468,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV_2472,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2471,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mask_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DXMUX_2467,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2471,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DIG_MUX_2475,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2476,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2 : X_FF
    generic map(
      LOC => "SLICE_X90Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_2474,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2476,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mas0 : X_FF
    generic map(
      LOC => "SLICE_X90Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_2473,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2476,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X70Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_27_DXMUX_2358,
      CE => user_output_data_27_CEINV_2362,
      CLK => user_output_data_27_CLKINV_2361,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_27_SRFFMUX_2360,
      O => user_output_data(27)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X70Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_31_DYMUX_2364,
      CE => user_output_data_31_CEINV_2367,
      CLK => user_output_data_31_CLKINV_2366,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_31_SRFFMUX_2365,
      O => user_output_data(29)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X70Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X70Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_31_DXMUX_2363,
      CE => user_output_data_31_CEINV_2367,
      CLK => user_output_data_31_CLKINV_2366,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_31_SRFFMUX_2365,
      O => user_output_data(31)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0282_SW0 : X_LUT4
    generic map(
      INIT => X"FF33",
      LOC => "SLICE_X71Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N175
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10 : X_SFF
    generic map(
      LOC => "SLICE_X71Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DYMUX_2368,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX_2369,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03421 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X71Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0342
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8 : X_SFF
    generic map(
      LOC => "SLICE_X71Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2370,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2371,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_SW0 : X_LUT4
    generic map(
      INIT => X"F850",
      LOC => "SLICE_X71Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0282_79,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_N424
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12 : X_SFF
    generic map(
      LOC => "SLICE_X71Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_DYMUX_2372,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_SRFFMUX_2373,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028338 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X71Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N578
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X71Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_13_DYMUX_2375,
      CE => user_output_data_13_CEINV_2378,
      CLK => user_output_data_13_CLKINV_2377,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_13_SRFFMUX_2376,
      O => user_output_data(14)
    );
  mem_interface_top_inst_ddr2_top0_controller0_burst_length_1 : X_SFF
    generic map(
      LOC => "SLICE_X67Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DYMUX_2334,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX_2335,
      O => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7 : X_SFF
    generic map(
      LOC => "SLICE_X67Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DXMUX_2333,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX_2335,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02171 : X_LUT4
    generic map(
      INIT => X"EEEF",
      LOC => "SLICE_X68Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle : X_SFF
    generic map(
      LOC => "SLICE_X68Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_2336,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_2339,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_2338,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_2337,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02172 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X68Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_4_Q : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X68Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N691_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02151 : X_LUT4
    generic map(
      INIT => X"FFF1",
      LOC => "SLICE_X69Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle : X_SFF
    generic map(
      LOC => "SLICE_X69Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_2340,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_2343,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_2342,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_2341,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_24
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02152 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X69Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_3_1 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X69Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_91,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_97,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2 : X_LUT4
    generic map(
      INIT => X"FFCF",
      LOC => "SLICE_X69Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_43,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_45,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2344
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01941 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X70Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_83,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_1 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X71Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X71Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_13_DXMUX_2374,
      CE => user_output_data_13_CEINV_2378,
      CLK => user_output_data_13_CLKINV_2377,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_13_SRFFMUX_2376,
      O => user_output_data(13)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_2 : X_SFF
    generic map(
      LOC => "SLICE_X72Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2380,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2382,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2381,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_1 : X_LUT4
    generic map(
      INIT => X"EEDD",
      LOC => "SLICE_X72Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0238_48,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1 : X_SFF
    generic map(
      LOC => "SLICE_X72Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2379,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2382,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2381,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02412 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X72Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0241
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_SW0 : X_LUT4
    generic map(
      INIT => X"F4FF",
      LOC => "SLICE_X73Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_25,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_Q : X_LUT4
    generic map(
      INIT => X"AA2E",
      LOC => "SLICE_X73Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_0 : X_SFF
    generic map(
      LOC => "SLICE_X73Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_2383,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_2386,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_2385,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_2384,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02481 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X74Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0248
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03851 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X75Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0385_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0 : X_SFF
    generic map(
      LOC => "SLICE_X75Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DYMUX_2388,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_2390,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_2389,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_Msub_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"F0C3",
      LOC => "SLICE_X75Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle : X_SFF
    generic map(
      LOC => "SLICE_X70Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_2345,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_2348,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_2347,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_2346,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01942 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X70Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02101 : X_LUT4
    generic map(
      INIT => X"FFAB",
      LOC => "SLICE_X70Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_27,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_23,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle : X_SFF
    generic map(
      LOC => "SLICE_X70Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_2349,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_2352,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_2351,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_2350,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_84
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02102 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X70Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker641 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X70Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_63,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_45,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_8,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_29,
      O => mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X70Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_11_DYMUX_2354,
      CE => user_output_data_11_CEINV_2357,
      CLK => user_output_data_11_CLKINV_2356,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_11_SRFFMUX_2355,
      O => user_output_data(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X70Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X70Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_11_DXMUX_2353,
      CE => user_output_data_11_CEINV_2357,
      CLK => user_output_data_11_CLKINV_2356,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_11_SRFFMUX_2355,
      O => user_output_data(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X70Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_27_DYMUX_2359,
      CE => user_output_data_27_CEINV_2362,
      CLK => user_output_data_27_CLKINV_2361,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_27_SRFFMUX_2360,
      O => user_output_data(28)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X70Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2 : X_SFF
    generic map(
      LOC => "SLICE_X75Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_2387,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_2390,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_2389,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00461 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X79Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046
    );
  mem_interface_top_inst_infrastructure_top0_n00151 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X80Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      ADR3 => mem_interface_top_inst_wait_200us,
      O => mem_interface_top_inst_infrastructure_top0_n0015_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_wait_200us_i : X_SFF
    generic map(
      LOC => "SLICE_X80Y24",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_wait_200us_DYMUX_2391,
      CE => mem_interface_top_inst_wait_200us_CEINV_2394,
      CLK => mem_interface_top_inst_wait_200us_CLKINV_2393,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_wait_200us_SRFFMUX_2392,
      SRST => GND,
      O => mem_interface_top_inst_wait_200us
    );
  mem_interface_top_inst_infrastructure_top0_n00221 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X80Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      ADR3 => mem_interface_top_inst_wait_200us,
      O => mem_interface_top_inst_infrastructure_top0_n0022
    );
  mem_interface_top_inst_infrastructure_top0_n00211 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X80Y27"
    )
    port map (
      ADR0 => mreset_i_IBUF_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mem_interface_top_inst_wait_200us,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0021
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X81Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DYMUX_2396,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV_2399,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV_2398,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX_2397,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X81Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X81Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DXMUX_2395,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV_2399,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV_2398,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX_2397,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DYMUX_2400,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV_2402,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX_2401,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_107
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_0_1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X82Y34"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR1 => mem_interface_top_inst_delay_sel(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_87,
      O => mem_interface_top_inst_ddr2_top0_delay_sel(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DXMUX_2438,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_2442,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_2441,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_2440,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X87Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X87Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_2444,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_2447,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_2446,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_2445,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X87Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DXMUX_2443,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_2447,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_2446,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_2445,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X87Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_2449,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_2452,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_2451,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_2450,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X87Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_2448,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_2452,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_2451,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_2450,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck1801 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X88Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X88Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DYMUX_2454,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV_2457,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV_2456,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX_2455,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X88Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DXMUX_2453,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV_2457,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV_2456,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX_2455,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X88Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2459,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2462,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2461,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2460,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X86Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_DYMUX_2424,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CEINV_2427,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CLKINV_2426,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_SRFFMUX_2425,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X86Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X86Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_DXMUX_2423,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CEINV_2427,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_CLKINV_2426,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_2_SRFFMUX_2425,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X86Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2429,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2432,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2431,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2430,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X86Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X86Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2428,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2432,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2431,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2430,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck1801 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X86Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X86Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_DYMUX_2434,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CEINV_2437,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CLKINV_2436,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_SRFFMUX_2435,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X86Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X86Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_DXMUX_2433,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CEINV_2437,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_CLKINV_2436,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_3_SRFFMUX_2435,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X87Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_2439,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_2442,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_2441,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_2440,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X87Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_3 : X_FF
    generic map(
      LOC => "SLICE_X90Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DYMUX_2478,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2480,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_one : X_LUT4
    generic map(
      INIT => X"D1D1",
      LOC => "SLICE_X90Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mas1 : X_FF
    generic map(
      LOC => "SLICE_X90Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DXMUX_2477,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2480,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst270_r : X_FF
    generic map(
      LOC => "SLICE_X90Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r_DYMUX_2481,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_reset270_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_reset270_r
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_two : X_LUT4
    generic map(
      INIT => X"DD11",
      LOC => "SLICE_X90Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X90Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_DYMUX_2483,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CEINV_2486,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CLKINV_2485,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_SRFFMUX_2484,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X90Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X90Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_DXMUX_2482,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CEINV_2486,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_CLKINV_2485,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_1_SRFFMUX_2484,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X90Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_2488,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_2491,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_2490,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_2489,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_one : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X90Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X90Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DXMUX_2487,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_2491,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_2490,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_2489,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck01 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X90Y49"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X90Y49"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X90Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_DXMUX_2492,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_CEINV_2495,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_CLKINV_2494,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_3_SRFFMUX_2493,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1 : X_FF
    generic map(
      LOC => "SLICE_X91Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_2498,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2500,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y37"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_2497,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_2501,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2500,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mask_1 : X_FF
    generic map(
      LOC => "SLICE_X91Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_2496,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2500,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck01 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X91Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X91Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DXMUX_2502,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_2504,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_2503,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_six : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X91Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"5FA0",
      LOC => "SLICE_X91Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X91Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_DXMUX_2505,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_CEINV_2508,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_CLKINV_2507,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_2_SRFFMUX_2506,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2)
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  led_o_0_OBUF_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X33Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => led_o_0_OBUF_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X61Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_2_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X56Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X61Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_4_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X61Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y63",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X58Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X58Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_9_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X67Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X68Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_1_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X62Y76",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X67Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_3_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X62Y73",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X61Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_5_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X38Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X40Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X39Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X61Y62",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X41Y70",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X42Y64",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X42Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y61",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X42Y72",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X46Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_WSG
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X81Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X81Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X81Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X81Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(4),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X81Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X18Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X18Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X18Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X18Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X81Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X81Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(7),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X81Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(8),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X81Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X81Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X81Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(11),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X81Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X81Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X81Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_F
    );
  ddr2_csb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_csb_O
    );
  ddr2_ODT0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD256",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl,
      O => ddr2_ODT0_O
    );
  led_o_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_0_OBUF_15,
      O => led_o_0_O
    );
  led_o_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD419",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_47,
      O => led_o_1_O
    );
  led_o_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_o_2_O
    );
  pc_data_o_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD384",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(0),
      O => pc_data_o_0_O
    );
  pc_data_o_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(1),
      O => pc_data_o_1_O
    );
  pc_data_o_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(2),
      O => pc_data_o_2_O
    );
  pc_data_o_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(3),
      O => pc_data_o_3_O
    );
  ddr2_address_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD237",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_address_0_O
    );
  pc_data_o_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(4),
      O => pc_data_o_4_O
    );
  pc_data_o_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(5),
      O => pc_data_o_5_O
    );
  pc_data_o_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(6),
      O => pc_data_o_6_O
    );
  pc_data_o_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(7),
      O => pc_data_o_7_O
    );
  pc_data_o_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(8),
      O => pc_data_o_8_O
    );
  pc_data_o_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD415",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(9),
      O => pc_data_o_9_O
    );
  pc_data_o_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(10),
      O => pc_data_o_10_O
    );
  pc_data_o_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(11),
      O => pc_data_o_11_O
    );
  pc_data_o_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD377",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(12),
      O => pc_data_o_12_O
    );
  pc_data_o_20_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD425",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(20),
      O => pc_data_o_20_O
    );
  pc_data_o_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD373",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(13),
      O => pc_data_o_13_O
    );
  pc_data_o_21_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(21),
      O => pc_data_o_21_O
    );
  pc_data_o_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD379",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(14),
      O => pc_data_o_14_O
    );
  pc_data_o_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(15),
      O => pc_data_o_15_O
    );
  pc_data_o_16_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(16),
      O => pc_data_o_16_O
    );
  pc_data_o_17_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(17),
      O => pc_data_o_17_O
    );
  pc_data_o_18_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(18),
      O => pc_data_o_18_O
    );
  ddr2_address_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD252",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_address_11_O
    );
  pc_data_o_19_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(19),
      O => pc_data_o_19_O
    );
  ddr2_address_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD251",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_address_12_O
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X47Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_13_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_WSG
    );
  NlwBlock_HD_Gen_Module_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_HD_Gen_Module_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

