// Seed: 943962157
module module_0 (
    input  wor   id_0,
    output wand  id_1,
    output uwire id_2
);
  assign id_2 = id_0;
  logic id_4;
  logic id_5 = id_4;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd32
) (
    input  uwire id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  wire  id_4
    , id_9,
    input  tri   id_5,
    input  tri0  _id_6,
    input  wire  id_7
);
  wire id_10;
  wire [1 : 1  ==  id_6] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
