// Seed: 3015684105
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5 = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input supply1 id_12
);
  logic id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_14 = 1;
  assign id_4  = 1;
  wire id_15 = id_6;
  wire id_16;
endmodule
