
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

Command: vcs shifter.sv +v2k -R +lint=all -sverilog -full64 -debug_pp -timescale=1ns/10ps \
-l shifter.log
                         Chronologic VCS (TM)
       Version S-2021.09-SP1_Full64 -- Tue May  3 17:54:27 2022

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'shifter.sv'

Lint-[NS] Null statement
shifter.sv, 42
  Null statement is used in following verilog source.
  Source info:             mode = i; #10;


Lint-[NS] Null statement
shifter.sv, 46
  Null statement is used in following verilog source.
  Source info:             mode = i; #10;

Top Level Modules:
       shifter_testbench
TimeScale is 1 ns / 10 ps

Lint-[WMIA-L] Width mismatch in assignment
shifter.sv, 42
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mode = i;
  Expression: mode


Lint-[WMIA-L] Width mismatch in assignment
shifter.sv, 46
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 2-bit LHS target:
  Source info: mode = i;
  Expression: mode

Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module shifter_testbench
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/home/lab.apps/vlsiapps_new/vcs/current/linux64/lib -L/home/lab.apps/vlsiapps_new/vcs/current/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _21592_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/lab.apps/vlsiapps_new/vcs/current/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive          /home/lab.apps/vlsiapps_new/vcs/current/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
Command: /home/nguyea9/ee478/Core/./simv +v2k +lint=all -a shifter.log
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP1_Full64; Runtime version S-2021.09-SP1_Full64;  May  3 17:54 2022
VCD+ Writer S-2021.09-SP1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
$finish called from file "shifter.sv", line 48.
$finish at simulation time                 8000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 80000 ps
CPU Time:      0.290 seconds;       Data structure size:   0.0Mb
Tue May  3 17:54:30 2022
CPU time: .334 seconds to compile + .270 seconds to elab + .454 seconds to link + .313 seconds in simulation
