verilog work "UART_RX_START_BIT.v"
verilog work "UART_RX_START_BIT_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
