## Gwangsun Shin (youngyang00)

### Current Position
- **SoC Design Engineer, Mobilint**  
  RTL development, AXI-based SoC integration, and verification support for NPU architectures  
  (2024 – Present)

---

### Interests
- SoC RTL design and architecture
- FPGA prototyping for AI/vision accelerators
- AXI4 system (Lite / Stream / HP) interconnect design
- Hardware-efficient neural network optimization and quantization
- SystemVerilog verification (assertions, functional coverage)
- High-speed digital design and embedded interfacing

---

### Education
- **Seoul National University of Science and Technology**  
  B.S. in Electrical & Information Engineering (2019 – 2026 expected)

---

### Awards
- **Silver Award (2nd Place), 2024 IDEC AI Semiconductor Contest**  
  CNN-based NPU Accelerator (7nm ASIC with Yosys/OpenROAD)
- Additional academic recognitions for FPGA/SoC design

---


---

### Skills
- **HDL**: Verilog, SystemVerilog  
- **Verification**: SV TB, assertions, coverage, debug  
- **Tools**: Vivado, ModelSim/Questa, Verilator, OpenROAD, VCS  
- **Languages**: C/C++, Python, Bash

---

### Contact
- **Email**: sjh0002000@gmail.com  
- **GitHub**: https://github.com/youngyang00
