

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Tue Dec 31 13:49:17 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3321|  3321|  3321|  3321|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3320|  3320|       415|          -|          -|     8|    no    |
        | + Loop 1.1  |     8|     8|         1|          1|          1|     8|    yes   |
        | + Loop 1.2  |   402|   402|        12|          1|          0|   392|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    422|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     215|    196|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    173|    -|
|Register         |        0|      -|    1168|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1383|    983|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |network_mul_32s_16s_32_5_1_U90  |network_mul_32s_16s_32_5_1  |        0|      2|  215|   1|    0|
    |network_mux_164_32_1_1_U89      |network_mux_164_32_1_1      |        0|      0|    0|  65|    0|
    |network_mux_646_16_1_1_U88      |network_mux_646_16_1_1      |        0|      0|    0|  65|    0|
    |network_mux_83_16_1_1_x_U87     |network_mux_83_16_1_1_x     |        0|      0|    0|  65|    0|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |Total                           |                            |        0|      2|  215| 196|    0|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_7ns_7s_10_1_1_U91  |network_mac_muladd_4ns_7ns_7s_10_1_1  | i0 + i1 * i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_439_p2        |     +    |      0|  0|  15|           9|           6|
    |add_ln31_fu_735_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln33_fu_761_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln39_6_fu_889_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln39_fu_801_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln47_1_fu_1064_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln47_fu_927_p2        |     +    |      0|  0|  15|           7|           7|
    |buffer_fu_1055_p2         |     +    |      0|  0|  29|          22|          22|
    |i_fu_501_p2               |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_916_p2            |     +    |      0|  0|  13|           4|           1|
    |merge_i_fu_516_p65        |     +    |      0|  0|  15|           6|           6|
    |out_d_fu_451_p2           |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_741_p2           |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_858_p2           |     +    |      0|  0|  12|           3|           1|
    |sub_ln39_3_fu_828_p2      |     -    |      0|  0|  15|           7|           7|
    |sub_ln39_fu_791_p2        |     -    |      0|  0|  15|           7|           7|
    |and_ln32_fu_852_p2        |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_445_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_495_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_729_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln33_fu_747_p2       |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln36_3_fu_921_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln36_fu_846_p2       |   icmp   |      0|  0|  11|           4|           5|
    |or_ln36_fu_864_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_753_p3     |  select  |      0|  0|   3|           1|           3|
    |select_ln32_6_fu_1030_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln32_7_fu_834_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln32_8_fu_895_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln32_fu_807_p3     |  select  |      0|  0|   3|           1|           1|
    |select_ln33_fu_767_p3     |  select  |      0|  0|   7|           1|           1|
    |select_ln36_7_fu_869_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln36_8_fu_881_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln36_9_fu_903_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln36_fu_1036_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln46_fu_1085_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln32_fu_841_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_fu_1079_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 422|         180|         220|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  38|          7|    1|          7|
    |ap_enable_reg_pp1_iter11           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_417_p4  |   9|          2|   22|         44|
    |ap_phi_mux_in_d_0_phi_fu_428_p4    |   9|          2|    4|          8|
    |ap_phi_mux_out_h_0_phi_fu_384_p4   |   9|          2|    3|          6|
    |ap_phi_mux_out_w_0_phi_fu_407_p4   |   9|          2|    3|          6|
    |buffer_0_reg_414                   |   9|          2|   22|         44|
    |i_0_reg_358                        |   9|          2|    4|          8|
    |in_d_0_reg_424                     |   9|          2|    4|          8|
    |indvar_flatten18_reg_369           |   9|          2|    9|         18|
    |indvar_flatten_reg_392             |   9|          2|    7|         14|
    |out_d_0_reg_336                    |   9|          2|    4|          8|
    |out_h_0_reg_380                    |   9|          2|    3|          6|
    |out_w_0_reg_403                    |   9|          2|    3|          6|
    |phi_mul_reg_347                    |   9|          2|    9|         18|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 173|         37|  100|        205|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln24_reg_1211            |   9|   0|    9|          0|
    |add_ln39_1_reg_1319          |  10|   0|   10|          0|
    |add_ln39_6_reg_1314          |   7|   0|    7|          0|
    |add_ln39_reg_1280            |   7|   0|    7|          0|
    |add_ln47_1_reg_1370          |  10|   0|   10|          0|
    |add_ln47_reg_1333            |   7|   0|    7|          0|
    |and_ln32_reg_1295            |   1|   0|    1|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9      |   1|   0|    1|          0|
    |buffer_0_reg_414             |  22|   0|   22|          0|
    |buffer_reg_1363              |  22|   0|   22|          0|
    |i_0_reg_358                  |   4|   0|    4|          0|
    |icmp_ln31_reg_1245           |   1|   0|    1|          0|
    |icmp_ln33_reg_1260           |   1|   0|    1|          0|
    |icmp_ln36_3_reg_1329         |   1|   0|    1|          0|
    |in_d_0_reg_424               |   4|   0|    4|          0|
    |indvar_flatten18_reg_369     |   9|   0|    9|          0|
    |indvar_flatten_reg_392       |   7|   0|    7|          0|
    |input_load_reg_1343          |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_306  |  32|   0|   32|          0|
    |kernel_buffer_15_31_fu_254   |  32|   0|   32|          0|
    |kernel_buffer_15_32_fu_258   |  32|   0|   32|          0|
    |kernel_buffer_15_33_fu_262   |  32|   0|   32|          0|
    |kernel_buffer_15_34_fu_266   |  32|   0|   32|          0|
    |kernel_buffer_15_35_fu_270   |  32|   0|   32|          0|
    |kernel_buffer_15_36_fu_274   |  32|   0|   32|          0|
    |kernel_buffer_15_37_fu_278   |  32|   0|   32|          0|
    |kernel_buffer_15_38_fu_282   |  32|   0|   32|          0|
    |kernel_buffer_15_39_fu_286   |  32|   0|   32|          0|
    |kernel_buffer_15_40_fu_290   |  32|   0|   32|          0|
    |kernel_buffer_15_41_fu_294   |  32|   0|   32|          0|
    |kernel_buffer_15_42_fu_298   |  32|   0|   32|          0|
    |kernel_buffer_15_43_fu_302   |  32|   0|   32|          0|
    |kernel_buffer_15_fu_250      |  32|   0|   32|          0|
    |mul_ln39_reg_1358            |  32|   0|   32|          0|
    |out_d_0_reg_336              |   4|   0|    4|          0|
    |out_d_reg_1220               |   4|   0|    4|          0|
    |out_h_0_reg_380              |   3|   0|    3|          0|
    |out_h_reg_1254               |   3|   0|    3|          0|
    |out_w_0_reg_403              |   3|   0|    3|          0|
    |phi_mul_reg_347              |   9|   0|    9|          0|
    |select_ln31_reg_1270         |   3|   0|    3|          0|
    |select_ln32_7_reg_1290       |   7|   0|    7|          0|
    |select_ln36_7_reg_1301       |   4|   0|    4|          0|
    |select_ln36_8_reg_1308       |   3|   0|    3|          0|
    |sext_ln34_reg_1225           |  22|   0|   22|          0|
    |shl_ln_reg_1232              |   3|   0|    6|          3|
    |sub_ln39_3_reg_1285          |   7|   0|    7|          0|
    |tmp_reg_1348                 |  32|   0|   32|          0|
    |zext_ln24_reg_1206           |   9|   0|   10|          1|
    |add_ln47_reg_1333            |  64|  32|    7|          0|
    |and_ln32_reg_1295            |  64|  32|    1|          0|
    |icmp_ln31_reg_1245           |  64|  32|    1|          0|
    |icmp_ln33_reg_1260           |  64|  32|    1|          0|
    |icmp_ln36_3_reg_1329         |  64|  32|    1|          0|
    |select_ln36_7_reg_1301       |  64|  32|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1168| 192|  803|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 12, States = { 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 17 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_31 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_32 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_33 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_34 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_35 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_36 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_37 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_38 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_buffer_15_39 = alloca i32"   --->   Operation 27 'alloca' 'kernel_buffer_15_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_buffer_15_40 = alloca i32"   --->   Operation 28 'alloca' 'kernel_buffer_15_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_buffer_15_41 = alloca i32"   --->   Operation 29 'alloca' 'kernel_buffer_15_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_buffer_15_42 = alloca i32"   --->   Operation 30 'alloca' 'kernel_buffer_15_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_buffer_15_43 = alloca i32"   --->   Operation 31 'alloca' 'kernel_buffer_15_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_buffer_15_016 = alloca i32"   --->   Operation 32 'alloca' 'kernel_buffer_15_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 34 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 35 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %phi_mul to i10" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 36 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln24 = add i9 %phi_mul, 49" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 37 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 38 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 40 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 42 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 414, i16 4, i16 42, i16 -3159, i16 11, i16 159, i16 2276, i16 -1477, i3 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 43 'mux' 'tmp_6' <Predicate = (!icmp_ln24)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %tmp_6 to i22" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 44 'sext' 'sext_ln34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln25, i3 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 47 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.96>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %hls_label_0_end ]"   --->   Operation 48 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 49 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 50 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 53 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_0 to i6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln28 = add i6 %shl_ln, %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (3.13ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln28)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'mux' 'merge_i' <Predicate = (!icmp_ln26)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %merge_i to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -2, label %branch14
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.36>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_42" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'store' <Predicate = (!icmp_ln26 & i_0 == 13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'br' <Predicate = (!icmp_ln26 & i_0 == 13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_41" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'store' <Predicate = (!icmp_ln26 & i_0 == 12)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'br' <Predicate = (!icmp_ln26 & i_0 == 12)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_40" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'store' <Predicate = (!icmp_ln26 & i_0 == 11)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'br' <Predicate = (!icmp_ln26 & i_0 == 11)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_39" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'store' <Predicate = (!icmp_ln26 & i_0 == 10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'br' <Predicate = (!icmp_ln26 & i_0 == 10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_38" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'store' <Predicate = (!icmp_ln26 & i_0 == 9)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'br' <Predicate = (!icmp_ln26 & i_0 == 9)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_43" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'store' <Predicate = (!icmp_ln26 & i_0 == 14)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'br' <Predicate = (!icmp_ln26 & i_0 == 14)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_37" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 72 'store' <Predicate = (!icmp_ln26 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'br' <Predicate = (!icmp_ln26 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_36" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'store' <Predicate = (!icmp_ln26 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 75 'br' <Predicate = (!icmp_ln26 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_35" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 76 'store' <Predicate = (!icmp_ln26 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 77 'br' <Predicate = (!icmp_ln26 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_34" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 78 'store' <Predicate = (!icmp_ln26 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 79 'br' <Predicate = (!icmp_ln26 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_33" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 80 'store' <Predicate = (!icmp_ln26 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 81 'br' <Predicate = (!icmp_ln26 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 82 'store' <Predicate = (!icmp_ln26 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 83 'br' <Predicate = (!icmp_ln26 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_31" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 84 'store' <Predicate = (!icmp_ln26 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 85 'br' <Predicate = (!icmp_ln26 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 86 'store' <Predicate = (!icmp_ln26 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 87 'br' <Predicate = (!icmp_ln26 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 88 'store' <Predicate = (!icmp_ln26 & i_0 == 15) | (!icmp_ln26 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 89 'br' <Predicate = (!icmp_ln26 & i_0 == 15) | (!icmp_ln26 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_s)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 90 'specregionend' 'empty_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 91 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 92 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.86>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i9 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 93 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%out_h_0 = phi i3 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 94 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 95 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.66ns)   --->   "%icmp_ln31 = icmp eq i9 %indvar_flatten18, -120" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 96 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.82ns)   --->   "%add_ln31 = add i9 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 97 'add' 'add_ln31' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.65ns)   --->   "%out_h = add i3 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 98 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.48ns)   --->   "%icmp_ln33 = icmp eq i7 %indvar_flatten, 56" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 99 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.98ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i3 %out_h, i3 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 100 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.87ns)   --->   "%add_ln33 = add i7 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 101 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.99ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i7 1, i7 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 102 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 103 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.68>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%out_w_0 = phi i3 [ %select_ln36_8, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 104 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%buffer_0 = phi i22 [ %buffer, %ifFalse ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 105 'phi' 'buffer_0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 106 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 107 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %out_h_0 to i7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 108 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 109 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln39_11 = zext i6 %shl_ln2 to i7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 110 'zext' 'zext_ln39_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.82ns)   --->   "%sub_ln39 = sub i7 %zext_ln39_11, %zext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 111 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %out_w_0 to i7" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 112 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.87ns)   --->   "%add_ln39 = add i7 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 113 'add' 'add_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.98ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i3 0, i3 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 115 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln39_13 = zext i3 %out_h to i7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 116 'zext' 'zext_ln39_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h, i3 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 117 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln39_14 = zext i6 %shl_ln39_mid1 to i7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 118 'zext' 'zext_ln39_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.82ns)   --->   "%sub_ln39_3 = sub i7 %zext_ln39_14, %zext_ln39_13" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 119 'sub' 'sub_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.99ns)   --->   "%select_ln32_7 = select i1 %icmp_ln33, i7 %sub_ln39_3, i7 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 120 'select' 'select_ln32_7' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 121 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.30ns)   --->   "%icmp_ln36 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 122 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 123 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (1.65ns)   --->   "%out_w = add i3 %select_ln32, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 124 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 125 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln36_7 = select i1 %or_ln36, i4 0, i4 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 126 'select' 'select_ln36_7' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i3 %out_w to i7" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 127 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.98ns)   --->   "%select_ln36_8 = select i1 %and_ln32, i3 %out_w, i3 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 128 'select' 'select_ln36_8' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.87ns)   --->   "%add_ln39_6 = add i7 %select_ln32_7, %zext_ln36_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 129 'add' 'add_ln39_6' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%select_ln32_8 = select i1 %icmp_ln33, i7 %sub_ln39_3, i7 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 130 'select' 'select_ln32_8' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i3 %select_ln36_8 to i7" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 131 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln36_9 = select i1 %and_ln32, i7 %add_ln39_6, i7 %select_ln32_8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 132 'select' 'select_ln36_9' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i7 %select_ln36_9 to i10" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 133 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln39_12 = zext i4 %select_ln36_7 to i10" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 134 'zext' 'zext_ln39_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i10 %zext_ln39_12, 49" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 135 'mul' 'mul_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i10 %sext_ln36, %mul_ln39_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 136 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (1.73ns)   --->   "%in_d = add i4 %select_ln36_7, 1" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 137 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (1.30ns)   --->   "%icmp_ln36_3 = icmp eq i4 %in_d, -8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 138 'icmp' 'icmp_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_3, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 139 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.87ns)   --->   "%add_ln47 = add i7 %zext_ln36_4, %select_ln32_7" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 140 'add' 'add_ln47' <Predicate = (icmp_ln36_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i10 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 141 'sext' 'sext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i32 %sext_ln39 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 142 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 143 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 144 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 145 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_31_1 = load i32* %kernel_buffer_15_31" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 146 'load' 'kernel_buffer_15_31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_32_1 = load i32* %kernel_buffer_15_32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 147 'load' 'kernel_buffer_15_32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_33_1 = load i32* %kernel_buffer_15_33" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'load' 'kernel_buffer_15_33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_buffer_15_34_1 = load i32* %kernel_buffer_15_34" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 149 'load' 'kernel_buffer_15_34_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%kernel_buffer_15_35_1 = load i32* %kernel_buffer_15_35" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 150 'load' 'kernel_buffer_15_35_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_buffer_15_36_1 = load i32* %kernel_buffer_15_36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 151 'load' 'kernel_buffer_15_36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_buffer_15_37_1 = load i32* %kernel_buffer_15_37" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 152 'load' 'kernel_buffer_15_37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%kernel_buffer_15_38_1 = load i32* %kernel_buffer_15_38" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 153 'load' 'kernel_buffer_15_38_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%kernel_buffer_15_39_1 = load i32* %kernel_buffer_15_39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 154 'load' 'kernel_buffer_15_39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%kernel_buffer_15_40_1 = load i32* %kernel_buffer_15_40" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 155 'load' 'kernel_buffer_15_40_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%kernel_buffer_15_41_1 = load i32* %kernel_buffer_15_41" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 156 'load' 'kernel_buffer_15_41_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%kernel_buffer_15_42_1 = load i32* %kernel_buffer_15_42" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 157 'load' 'kernel_buffer_15_42_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%kernel_buffer_15_43_1 = load i32* %kernel_buffer_15_43" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 158 'load' 'kernel_buffer_15_43_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%kernel_buffer_15_01 = load i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 159 'load' 'kernel_buffer_15_01' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 160 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 160 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 161 [1/1] (2.06ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_31_1, i32 %kernel_buffer_15_32_1, i32 %kernel_buffer_15_33_1, i32 %kernel_buffer_15_34_1, i32 %kernel_buffer_15_35_1, i32 %kernel_buffer_15_36_1, i32 %kernel_buffer_15_37_1, i32 undef, i32 %kernel_buffer_15_38_1, i32 %kernel_buffer_15_39_1, i32 %kernel_buffer_15_40_1, i32 %kernel_buffer_15_41_1, i32 %kernel_buffer_15_42_1, i32 %kernel_buffer_15_43_1, i32 %kernel_buffer_15_01, i4 %select_ln36_7)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 161 'mux' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 162 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 163 [5/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %tmp, %sext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 163 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 164 [4/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %tmp, %sext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 164 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 165 [3/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %tmp, %sext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 165 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 166 [2/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %tmp, %sext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 166 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 167 [1/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %tmp, %sext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 167 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.25>
ST_15 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32_6 = select i1 %icmp_ln33, i22 %sext_ln34, i22 %buffer_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 168 'select' 'select_ln32_6' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %and_ln32, i22 %sext_ln34, i22 %select_ln32_6" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 169 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln5 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 170 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_4 = sext i18 %trunc_ln5 to i22" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 171 'sext' 'sext_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (2.25ns) (out node of the LUT)   --->   "%buffer = add i22 %sext_ln39_4, %select_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 172 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i7 %add_ln47 to i10" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 173 'sext' 'sext_ln47' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.82ns)   --->   "%add_ln47_1 = add i10 %zext_ln24, %sext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 174 'add' 'add_ln47_1' <Predicate = (icmp_ln36_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.24>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 175 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)"   --->   Operation 176 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 177 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 178 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 179 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 180 'specregionend' 'empty_26' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %buffer, i32 21)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 181 'bitselect' 'tmp_5' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i22 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 182 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_5, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 183 'xor' 'xor_ln46' <Predicate = (icmp_ln36_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 184 'select' 'select_ln46' <Predicate = (icmp_ln36_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 185 'and' 'and_ln47' <Predicate = (icmp_ln36_3)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i10 %add_ln47_1 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 186 'sext' 'sext_ln47_2' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47_2 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 187 'zext' 'zext_ln47' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 188 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 189 'store' <Predicate = (icmp_ln36_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 190 'br' <Predicate = (icmp_ln36_3)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 001111111111111111]
kernel_buffer_15_31   (alloca           ) [ 001111111111111111]
kernel_buffer_15_32   (alloca           ) [ 001111111111111111]
kernel_buffer_15_33   (alloca           ) [ 001111111111111111]
kernel_buffer_15_34   (alloca           ) [ 001111111111111111]
kernel_buffer_15_35   (alloca           ) [ 001111111111111111]
kernel_buffer_15_36   (alloca           ) [ 001111111111111111]
kernel_buffer_15_37   (alloca           ) [ 001111111111111111]
kernel_buffer_15_38   (alloca           ) [ 001111111111111111]
kernel_buffer_15_39   (alloca           ) [ 001111111111111111]
kernel_buffer_15_40   (alloca           ) [ 001111111111111111]
kernel_buffer_15_41   (alloca           ) [ 001111111111111111]
kernel_buffer_15_42   (alloca           ) [ 001111111111111111]
kernel_buffer_15_43   (alloca           ) [ 001111111111111111]
kernel_buffer_15_016  (alloca           ) [ 001111111111111111]
br_ln24               (br               ) [ 011111111111111111]
out_d_0               (phi              ) [ 001000000000000000]
phi_mul               (phi              ) [ 001000000000000000]
zext_ln24             (zext             ) [ 000111111111111110]
add_ln24              (add              ) [ 011111111111111111]
icmp_ln24             (icmp             ) [ 001111111111111111]
empty                 (speclooptripcount) [ 000000000000000000]
out_d                 (add              ) [ 011111111111111111]
br_ln24               (br               ) [ 000000000000000000]
trunc_ln25            (trunc            ) [ 000000000000000000]
tmp_6                 (mux              ) [ 000000000000000000]
sext_ln34             (sext             ) [ 000111111111111110]
shl_ln                (bitconcatenate   ) [ 000100000000000000]
br_ln26               (br               ) [ 001111111111111111]
ret_ln0               (ret              ) [ 000000000000000000]
i_0                   (phi              ) [ 000100000000000000]
icmp_ln26             (icmp             ) [ 001111111111111111]
empty_23              (speclooptripcount) [ 000000000000000000]
i                     (add              ) [ 001111111111111111]
br_ln26               (br               ) [ 000000000000000000]
tmp_s                 (specregionbegin  ) [ 000000000000000000]
specpipeline_ln27     (specpipeline     ) [ 000000000000000000]
zext_ln28             (zext             ) [ 000000000000000000]
add_ln28              (add              ) [ 000000000000000000]
merge_i               (mux              ) [ 000000000000000000]
kernel_buffer_0       (sext             ) [ 000000000000000000]
switch_ln28           (switch           ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
store_ln28            (store            ) [ 000000000000000000]
br_ln28               (br               ) [ 000000000000000000]
empty_24              (specregionend    ) [ 000000000000000000]
br_ln26               (br               ) [ 001111111111111111]
br_ln32               (br               ) [ 001111111111111111]
indvar_flatten18      (phi              ) [ 000001111111111110]
out_h_0               (phi              ) [ 000001111111111110]
indvar_flatten        (phi              ) [ 000001111111111110]
icmp_ln31             (icmp             ) [ 001111111111111111]
add_ln31              (add              ) [ 001111111111111111]
out_h                 (add              ) [ 000001100000000000]
icmp_ln33             (icmp             ) [ 000001111111111100]
select_ln31           (select           ) [ 001111111111111111]
add_ln33              (add              ) [ 000000000000000000]
select_ln33           (select           ) [ 001111111111111111]
br_ln0                (br               ) [ 001111111111111111]
out_w_0               (phi              ) [ 000001100000000000]
buffer_0              (phi              ) [ 000001111111111100]
in_d_0                (phi              ) [ 000001100000000000]
specpipeline_ln32     (specpipeline     ) [ 000000000000000000]
zext_ln39             (zext             ) [ 000000000000000000]
shl_ln2               (bitconcatenate   ) [ 000000000000000000]
zext_ln39_11          (zext             ) [ 000000000000000000]
sub_ln39              (sub              ) [ 000000000000000000]
zext_ln36             (zext             ) [ 000000000000000000]
add_ln39              (add              ) [ 000001010000000000]
br_ln31               (br               ) [ 000000000000000000]
select_ln32           (select           ) [ 000000000000000000]
zext_ln39_13          (zext             ) [ 000000000000000000]
shl_ln39_mid1         (bitconcatenate   ) [ 000000000000000000]
zext_ln39_14          (zext             ) [ 000000000000000000]
sub_ln39_3            (sub              ) [ 000001010000000000]
select_ln32_7         (select           ) [ 000001010000000000]
xor_ln32              (xor              ) [ 000000000000000000]
icmp_ln36             (icmp             ) [ 000000000000000000]
and_ln32              (and              ) [ 000001011111111100]
out_w                 (add              ) [ 000000000000000000]
or_ln36               (or               ) [ 000000000000000000]
select_ln36_7         (select           ) [ 000001011100000000]
zext_ln36_3           (zext             ) [ 000000000000000000]
select_ln36_8         (select           ) [ 001111111111111111]
add_ln39_6            (add              ) [ 000001010000000000]
select_ln32_8         (select           ) [ 000000000000000000]
zext_ln36_4           (zext             ) [ 000000000000000000]
select_ln36_9         (select           ) [ 000000000000000000]
sext_ln36             (sext             ) [ 000000000000000000]
zext_ln39_12          (zext             ) [ 000000000000000000]
mul_ln39_2            (mul              ) [ 000000000000000000]
add_ln39_1            (add              ) [ 000001001000000000]
in_d                  (add              ) [ 001111101111111111]
icmp_ln36_3           (icmp             ) [ 001111111111111111]
br_ln36               (br               ) [ 000000000000000000]
add_ln47              (add              ) [ 000001001111111100]
sext_ln39             (sext             ) [ 000000000000000000]
zext_ln39_5           (zext             ) [ 000000000000000000]
input_addr            (getelementptr    ) [ 000001000100000000]
kernel_buffer_15_lo   (load             ) [ 000000000000000000]
kernel_buffer_15_31_1 (load             ) [ 000000000000000000]
kernel_buffer_15_32_1 (load             ) [ 000000000000000000]
kernel_buffer_15_33_1 (load             ) [ 000000000000000000]
kernel_buffer_15_34_1 (load             ) [ 000000000000000000]
kernel_buffer_15_35_1 (load             ) [ 000000000000000000]
kernel_buffer_15_36_1 (load             ) [ 000000000000000000]
kernel_buffer_15_37_1 (load             ) [ 000000000000000000]
kernel_buffer_15_38_1 (load             ) [ 000000000000000000]
kernel_buffer_15_39_1 (load             ) [ 000000000000000000]
kernel_buffer_15_40_1 (load             ) [ 000000000000000000]
kernel_buffer_15_41_1 (load             ) [ 000000000000000000]
kernel_buffer_15_42_1 (load             ) [ 000000000000000000]
kernel_buffer_15_43_1 (load             ) [ 000000000000000000]
kernel_buffer_15_01   (load             ) [ 000000000000000000]
input_load            (load             ) [ 000001000010000000]
tmp                   (mux              ) [ 000001000011111000]
sext_ln39_1           (sext             ) [ 000001000001111000]
mul_ln39              (mul              ) [ 000001000000000100]
select_ln32_6         (select           ) [ 000000000000000000]
select_ln36           (select           ) [ 000000000000000000]
trunc_ln5             (partselect       ) [ 000000000000000000]
sext_ln39_4           (sext             ) [ 000000000000000000]
buffer                (add              ) [ 001111100000000011]
sext_ln47             (sext             ) [ 000000000000000000]
add_ln47_1            (add              ) [ 000001000000000010]
specpipeline_ln32     (specpipeline     ) [ 000000000000000000]
empty_25              (speclooptripcount) [ 000000000000000000]
specpipeline_ln32     (specpipeline     ) [ 000000000000000000]
tmp_4                 (specregionbegin  ) [ 000000000000000000]
specpipeline_ln38     (specpipeline     ) [ 000000000000000000]
empty_26              (specregionend    ) [ 000000000000000000]
tmp_5                 (bitselect        ) [ 000000000000000000]
trunc_ln46            (trunc            ) [ 000000000000000000]
xor_ln46              (xor              ) [ 000000000000000000]
select_ln46           (select           ) [ 000000000000000000]
and_ln47              (and              ) [ 000000000000000000]
sext_ln47_2           (sext             ) [ 000000000000000000]
zext_ln47             (zext             ) [ 000000000000000000]
output_addr           (getelementptr    ) [ 000000000000000000]
store_ln47            (store            ) [ 000000000000000000]
br_ln0                (br               ) [ 000000000000000000]
br_ln0                (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i16.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1004" name="kernel_buffer_15_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="kernel_buffer_15_31_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_31/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="kernel_buffer_15_32_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_32/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="kernel_buffer_15_33_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_33/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="kernel_buffer_15_34_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_34/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="kernel_buffer_15_35_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_35/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="kernel_buffer_15_36_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_36/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="kernel_buffer_15_37_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_37/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="kernel_buffer_15_38_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_38/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="kernel_buffer_15_39_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_39/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="kernel_buffer_15_40_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_40/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="kernel_buffer_15_41_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_41/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="kernel_buffer_15_42_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_42/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="kernel_buffer_15_43_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_43/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="kernel_buffer_15_016_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_016/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="input_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="output_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/16 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln47_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="14" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/16 "/>
</bind>
</comp>

<comp id="336" class="1005" name="out_d_0_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="out_d_0_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="phi_mul_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="1"/>
<pin id="349" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="phi_mul_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="9" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_0_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="indvar_flatten18_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="1"/>
<pin id="371" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="indvar_flatten18_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="out_h_0_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="1"/>
<pin id="382" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="out_h_0_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="indvar_flatten_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="1"/>
<pin id="394" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="indvar_flatten_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="403" class="1005" name="out_w_0_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="2"/>
<pin id="405" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="out_w_0_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="1" slack="2"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/6 "/>
</bind>
</comp>

<comp id="414" class="1005" name="buffer_0_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="22" slack="9"/>
<pin id="416" dir="1" index="1" bw="22" slack="9"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="buffer_0_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="22" slack="1"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="16" slack="4"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="22" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/6 "/>
</bind>
</comp>

<comp id="424" class="1005" name="in_d_0_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="2"/>
<pin id="426" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="in_d_0_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="1" slack="2"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln24_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln24_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln24_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="out_d_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln25_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="0" index="3" bw="7" slack="0"/>
<pin id="466" dir="0" index="4" bw="13" slack="0"/>
<pin id="467" dir="0" index="5" bw="5" slack="0"/>
<pin id="468" dir="0" index="6" bw="9" slack="0"/>
<pin id="469" dir="0" index="7" bw="13" slack="0"/>
<pin id="470" dir="0" index="8" bw="12" slack="0"/>
<pin id="471" dir="0" index="9" bw="3" slack="0"/>
<pin id="472" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln34_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln26_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="i_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln28_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln28_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="1"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="merge_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="15" slack="0"/>
<pin id="519" dir="0" index="2" bw="14" slack="0"/>
<pin id="520" dir="0" index="3" bw="13" slack="0"/>
<pin id="521" dir="0" index="4" bw="13" slack="0"/>
<pin id="522" dir="0" index="5" bw="14" slack="0"/>
<pin id="523" dir="0" index="6" bw="9" slack="0"/>
<pin id="524" dir="0" index="7" bw="15" slack="0"/>
<pin id="525" dir="0" index="8" bw="14" slack="0"/>
<pin id="526" dir="0" index="9" bw="11" slack="0"/>
<pin id="527" dir="0" index="10" bw="14" slack="0"/>
<pin id="528" dir="0" index="11" bw="14" slack="0"/>
<pin id="529" dir="0" index="12" bw="15" slack="0"/>
<pin id="530" dir="0" index="13" bw="15" slack="0"/>
<pin id="531" dir="0" index="14" bw="14" slack="0"/>
<pin id="532" dir="0" index="15" bw="11" slack="0"/>
<pin id="533" dir="0" index="16" bw="7" slack="0"/>
<pin id="534" dir="0" index="17" bw="15" slack="0"/>
<pin id="535" dir="0" index="18" bw="13" slack="0"/>
<pin id="536" dir="0" index="19" bw="15" slack="0"/>
<pin id="537" dir="0" index="20" bw="14" slack="0"/>
<pin id="538" dir="0" index="21" bw="11" slack="0"/>
<pin id="539" dir="0" index="22" bw="14" slack="0"/>
<pin id="540" dir="0" index="23" bw="14" slack="0"/>
<pin id="541" dir="0" index="24" bw="14" slack="0"/>
<pin id="542" dir="0" index="25" bw="15" slack="0"/>
<pin id="543" dir="0" index="26" bw="15" slack="0"/>
<pin id="544" dir="0" index="27" bw="12" slack="0"/>
<pin id="545" dir="0" index="28" bw="15" slack="0"/>
<pin id="546" dir="0" index="29" bw="13" slack="0"/>
<pin id="547" dir="0" index="30" bw="13" slack="0"/>
<pin id="548" dir="0" index="31" bw="11" slack="0"/>
<pin id="549" dir="0" index="32" bw="14" slack="0"/>
<pin id="550" dir="0" index="33" bw="14" slack="0"/>
<pin id="551" dir="0" index="34" bw="14" slack="0"/>
<pin id="552" dir="0" index="35" bw="14" slack="0"/>
<pin id="553" dir="0" index="36" bw="15" slack="0"/>
<pin id="554" dir="0" index="37" bw="14" slack="0"/>
<pin id="555" dir="0" index="38" bw="14" slack="0"/>
<pin id="556" dir="0" index="39" bw="14" slack="0"/>
<pin id="557" dir="0" index="40" bw="15" slack="0"/>
<pin id="558" dir="0" index="41" bw="14" slack="0"/>
<pin id="559" dir="0" index="42" bw="15" slack="0"/>
<pin id="560" dir="0" index="43" bw="12" slack="0"/>
<pin id="561" dir="0" index="44" bw="14" slack="0"/>
<pin id="562" dir="0" index="45" bw="15" slack="0"/>
<pin id="563" dir="0" index="46" bw="15" slack="0"/>
<pin id="564" dir="0" index="47" bw="13" slack="0"/>
<pin id="565" dir="0" index="48" bw="14" slack="0"/>
<pin id="566" dir="0" index="49" bw="15" slack="0"/>
<pin id="567" dir="0" index="50" bw="14" slack="0"/>
<pin id="568" dir="0" index="51" bw="11" slack="0"/>
<pin id="569" dir="0" index="52" bw="15" slack="0"/>
<pin id="570" dir="0" index="53" bw="14" slack="0"/>
<pin id="571" dir="0" index="54" bw="12" slack="0"/>
<pin id="572" dir="0" index="55" bw="14" slack="0"/>
<pin id="573" dir="0" index="56" bw="13" slack="0"/>
<pin id="574" dir="0" index="57" bw="12" slack="0"/>
<pin id="575" dir="0" index="58" bw="13" slack="0"/>
<pin id="576" dir="0" index="59" bw="12" slack="0"/>
<pin id="577" dir="0" index="60" bw="14" slack="0"/>
<pin id="578" dir="0" index="61" bw="10" slack="0"/>
<pin id="579" dir="0" index="62" bw="14" slack="0"/>
<pin id="580" dir="0" index="63" bw="13" slack="0"/>
<pin id="581" dir="0" index="64" bw="12" slack="0"/>
<pin id="582" dir="0" index="65" bw="6" slack="0"/>
<pin id="583" dir="1" index="66" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="merge_i/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="kernel_buffer_0_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln28_store_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="2"/>
<pin id="657" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="store_ln28_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="2"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln28_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="2"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln28_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="2"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln28_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="2"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln28_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="2"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln28_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="2"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln28_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="2"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln28_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="2"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln28_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="2"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln28_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="2"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln28_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="2"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln28_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="2"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln28_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="2"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln28_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="2"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln31_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="0" index="1" bw="9" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln31_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="out_h_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln33_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="0" index="1" bw="7" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln31_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="3" slack="0"/>
<pin id="756" dir="0" index="2" bw="3" slack="0"/>
<pin id="757" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln33_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="7" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln33_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="7" slack="0"/>
<pin id="770" dir="0" index="2" bw="7" slack="0"/>
<pin id="771" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln39_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="1"/>
<pin id="777" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="shl_ln2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="6" slack="0"/>
<pin id="781" dir="0" index="1" bw="3" slack="1"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln39_11_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="0"/>
<pin id="789" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_11/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sub_ln39_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="0"/>
<pin id="793" dir="0" index="1" bw="3" slack="0"/>
<pin id="794" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln36_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="0"/>
<pin id="799" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln39_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="7" slack="0"/>
<pin id="803" dir="0" index="1" bw="3" slack="0"/>
<pin id="804" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="select_ln32_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="0" index="1" bw="3" slack="0"/>
<pin id="810" dir="0" index="2" bw="3" slack="0"/>
<pin id="811" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln39_13_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="1"/>
<pin id="816" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_13/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="shl_ln39_mid1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="0"/>
<pin id="819" dir="0" index="1" bw="3" slack="1"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln39_14_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="0"/>
<pin id="826" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_14/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sub_ln39_3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="6" slack="0"/>
<pin id="830" dir="0" index="1" bw="3" slack="0"/>
<pin id="831" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_3/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="select_ln32_7_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="0" index="1" bw="7" slack="0"/>
<pin id="837" dir="0" index="2" bw="7" slack="0"/>
<pin id="838" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_7/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="xor_ln32_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln36_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="0"/>
<pin id="848" dir="0" index="1" bw="4" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="and_ln32_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="out_w_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="or_ln36_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="1"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="select_ln36_7_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="4" slack="0"/>
<pin id="872" dir="0" index="2" bw="4" slack="0"/>
<pin id="873" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_7/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln36_3_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="0"/>
<pin id="879" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="select_ln36_8_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="3" slack="0"/>
<pin id="884" dir="0" index="2" bw="3" slack="0"/>
<pin id="885" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_8/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln39_6_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="7" slack="0"/>
<pin id="891" dir="0" index="1" bw="3" slack="0"/>
<pin id="892" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_6/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="select_ln32_8_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="2"/>
<pin id="897" dir="0" index="1" bw="7" slack="1"/>
<pin id="898" dir="0" index="2" bw="7" slack="1"/>
<pin id="899" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_8/7 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln36_4_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="1"/>
<pin id="902" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="select_ln36_9_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="0" index="1" bw="7" slack="1"/>
<pin id="906" dir="0" index="2" bw="7" slack="0"/>
<pin id="907" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_9/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln36_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="0"/>
<pin id="911" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln39_12_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="1"/>
<pin id="915" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_12/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="in_d_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="1"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/7 "/>
</bind>
</comp>

<comp id="921" class="1004" name="icmp_ln36_3_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="0"/>
<pin id="923" dir="0" index="1" bw="4" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_3/7 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln47_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="0"/>
<pin id="929" dir="0" index="1" bw="7" slack="1"/>
<pin id="930" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln39_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="10" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln39_5_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="0"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/8 "/>
</bind>
</comp>

<comp id="940" class="1004" name="kernel_buffer_15_lo_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="8"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/9 "/>
</bind>
</comp>

<comp id="943" class="1004" name="kernel_buffer_15_31_1_load_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="8"/>
<pin id="945" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_31_1/9 "/>
</bind>
</comp>

<comp id="946" class="1004" name="kernel_buffer_15_32_1_load_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="8"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_32_1/9 "/>
</bind>
</comp>

<comp id="949" class="1004" name="kernel_buffer_15_33_1_load_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="8"/>
<pin id="951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_33_1/9 "/>
</bind>
</comp>

<comp id="952" class="1004" name="kernel_buffer_15_34_1_load_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="8"/>
<pin id="954" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_34_1/9 "/>
</bind>
</comp>

<comp id="955" class="1004" name="kernel_buffer_15_35_1_load_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="8"/>
<pin id="957" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_35_1/9 "/>
</bind>
</comp>

<comp id="958" class="1004" name="kernel_buffer_15_36_1_load_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="8"/>
<pin id="960" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_36_1/9 "/>
</bind>
</comp>

<comp id="961" class="1004" name="kernel_buffer_15_37_1_load_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="8"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_37_1/9 "/>
</bind>
</comp>

<comp id="964" class="1004" name="kernel_buffer_15_38_1_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="8"/>
<pin id="966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_38_1/9 "/>
</bind>
</comp>

<comp id="967" class="1004" name="kernel_buffer_15_39_1_load_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="8"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_39_1/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="kernel_buffer_15_40_1_load_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="8"/>
<pin id="972" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_40_1/9 "/>
</bind>
</comp>

<comp id="973" class="1004" name="kernel_buffer_15_41_1_load_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="8"/>
<pin id="975" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_41_1/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="kernel_buffer_15_42_1_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="8"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_42_1/9 "/>
</bind>
</comp>

<comp id="979" class="1004" name="kernel_buffer_15_43_1_load_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="8"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_43_1/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="kernel_buffer_15_01_load_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="8"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_01/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="0" index="2" bw="32" slack="0"/>
<pin id="989" dir="0" index="3" bw="32" slack="0"/>
<pin id="990" dir="0" index="4" bw="32" slack="0"/>
<pin id="991" dir="0" index="5" bw="32" slack="0"/>
<pin id="992" dir="0" index="6" bw="32" slack="0"/>
<pin id="993" dir="0" index="7" bw="32" slack="0"/>
<pin id="994" dir="0" index="8" bw="32" slack="0"/>
<pin id="995" dir="0" index="9" bw="1" slack="0"/>
<pin id="996" dir="0" index="10" bw="32" slack="0"/>
<pin id="997" dir="0" index="11" bw="32" slack="0"/>
<pin id="998" dir="0" index="12" bw="32" slack="0"/>
<pin id="999" dir="0" index="13" bw="32" slack="0"/>
<pin id="1000" dir="0" index="14" bw="32" slack="0"/>
<pin id="1001" dir="0" index="15" bw="32" slack="0"/>
<pin id="1002" dir="0" index="16" bw="32" slack="0"/>
<pin id="1003" dir="0" index="17" bw="4" slack="3"/>
<pin id="1004" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sext_ln39_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="grp_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="0" index="1" bw="16" slack="0"/>
<pin id="1028" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/10 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="select_ln32_6_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="10"/>
<pin id="1032" dir="0" index="1" bw="22" slack="13"/>
<pin id="1033" dir="0" index="2" bw="22" slack="9"/>
<pin id="1034" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/15 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="select_ln36_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="9"/>
<pin id="1038" dir="0" index="1" bw="22" slack="13"/>
<pin id="1039" dir="0" index="2" bw="22" slack="0"/>
<pin id="1040" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/15 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="trunc_ln5_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="18" slack="0"/>
<pin id="1044" dir="0" index="1" bw="32" slack="1"/>
<pin id="1045" dir="0" index="2" bw="5" slack="0"/>
<pin id="1046" dir="0" index="3" bw="6" slack="0"/>
<pin id="1047" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/15 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sext_ln39_4_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="18" slack="0"/>
<pin id="1053" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_4/15 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="buffer_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="18" slack="0"/>
<pin id="1057" dir="0" index="1" bw="22" slack="0"/>
<pin id="1058" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/15 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="sext_ln47_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="7" slack="8"/>
<pin id="1063" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/15 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="add_ln47_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="9" slack="13"/>
<pin id="1066" dir="0" index="1" bw="7" slack="0"/>
<pin id="1067" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/15 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_5_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="22" slack="1"/>
<pin id="1072" dir="0" index="2" bw="6" slack="0"/>
<pin id="1073" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="trunc_ln46_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="22" slack="1"/>
<pin id="1078" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/16 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="xor_ln46_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/16 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="select_ln46_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="16" slack="0"/>
<pin id="1088" dir="0" index="2" bw="16" slack="0"/>
<pin id="1089" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/16 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="and_ln47_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="16" slack="0"/>
<pin id="1095" dir="0" index="1" bw="16" slack="0"/>
<pin id="1096" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/16 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="sext_ln47_2_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_2/16 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln47_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="10" slack="0"/>
<pin id="1105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/16 "/>
</bind>
</comp>

<comp id="1108" class="1007" name="grp_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="4" slack="0"/>
<pin id="1110" dir="0" index="1" bw="10" slack="0"/>
<pin id="1111" dir="0" index="2" bw="7" slack="0"/>
<pin id="1112" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_2/7 add_ln39_1/7 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="kernel_buffer_15_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="2"/>
<pin id="1118" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="kernel_buffer_15_31_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="2"/>
<pin id="1124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_31 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="kernel_buffer_15_32_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="2"/>
<pin id="1130" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_32 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="kernel_buffer_15_33_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="2"/>
<pin id="1136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_33 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="kernel_buffer_15_34_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="2"/>
<pin id="1142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_34 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="kernel_buffer_15_35_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="2"/>
<pin id="1148" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_35 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="kernel_buffer_15_36_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="2"/>
<pin id="1154" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_36 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="kernel_buffer_15_37_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="2"/>
<pin id="1160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_37 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="kernel_buffer_15_38_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="2"/>
<pin id="1166" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_38 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="kernel_buffer_15_39_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="2"/>
<pin id="1172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_39 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="kernel_buffer_15_40_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="2"/>
<pin id="1178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_40 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="kernel_buffer_15_41_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="2"/>
<pin id="1184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_41 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="kernel_buffer_15_42_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="2"/>
<pin id="1190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_42 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="kernel_buffer_15_43_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="2"/>
<pin id="1196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_43 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="kernel_buffer_15_016_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="2"/>
<pin id="1202" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_016 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="zext_ln24_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="10" slack="13"/>
<pin id="1208" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="add_ln24_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="9" slack="0"/>
<pin id="1213" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="icmp_ln24_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="out_d_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="4" slack="0"/>
<pin id="1222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1225" class="1005" name="sext_ln34_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="22" slack="4"/>
<pin id="1227" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="shl_ln_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="6" slack="1"/>
<pin id="1234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1240" class="1005" name="i_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="4" slack="0"/>
<pin id="1242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1245" class="1005" name="icmp_ln31_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="1"/>
<pin id="1247" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="add_ln31_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="9" slack="0"/>
<pin id="1251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="out_h_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="3" slack="1"/>
<pin id="1256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1260" class="1005" name="icmp_ln33_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="select_ln31_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="3" slack="0"/>
<pin id="1272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="select_ln33_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="7" slack="0"/>
<pin id="1277" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="add_ln39_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="7" slack="1"/>
<pin id="1282" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="sub_ln39_3_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="7" slack="1"/>
<pin id="1287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln39_3 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="select_ln32_7_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="7" slack="1"/>
<pin id="1292" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_7 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="and_ln32_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="select_ln36_7_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="4" slack="1"/>
<pin id="1303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_7 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="select_ln36_8_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="3" slack="0"/>
<pin id="1310" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_8 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="add_ln39_6_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="7" slack="1"/>
<pin id="1316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_6 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="add_ln39_1_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="10" slack="1"/>
<pin id="1321" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="in_d_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="4" slack="1"/>
<pin id="1326" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1329" class="1005" name="icmp_ln36_3_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="8"/>
<pin id="1331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_3 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="add_ln47_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="7" slack="8"/>
<pin id="1335" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="input_addr_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="14" slack="1"/>
<pin id="1340" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1343" class="1005" name="input_load_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="16" slack="1"/>
<pin id="1345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1353" class="1005" name="sext_ln39_1_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="1"/>
<pin id="1355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39_1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="mul_ln39_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="1"/>
<pin id="1360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="buffer_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="22" slack="1"/>
<pin id="1365" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="1370" class="1005" name="add_ln47_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="10" slack="1"/>
<pin id="1372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="253"><net_src comp="4" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="4" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="0" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="226" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="2" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="226" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="6" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="8" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="6" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="210" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="423"><net_src comp="417" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="427"><net_src comp="6" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="351" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="351" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="10" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="340" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="12" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="340" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="18" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="340" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="473"><net_src comp="20" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="474"><net_src comp="22" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="475"><net_src comp="24" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="476"><net_src comp="26" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="461" pin=4"/></net>

<net id="478"><net_src comp="30" pin="0"/><net_sink comp="461" pin=5"/></net>

<net id="479"><net_src comp="32" pin="0"/><net_sink comp="461" pin=6"/></net>

<net id="480"><net_src comp="34" pin="0"/><net_sink comp="461" pin=7"/></net>

<net id="481"><net_src comp="36" pin="0"/><net_sink comp="461" pin=8"/></net>

<net id="482"><net_src comp="457" pin="1"/><net_sink comp="461" pin=9"/></net>

<net id="486"><net_src comp="461" pin="10"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="38" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="457" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="40" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="362" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="12" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="362" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="18" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="362" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="584"><net_src comp="54" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="585"><net_src comp="56" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="588"><net_src comp="62" pin="0"/><net_sink comp="516" pin=4"/></net>

<net id="589"><net_src comp="64" pin="0"/><net_sink comp="516" pin=5"/></net>

<net id="590"><net_src comp="66" pin="0"/><net_sink comp="516" pin=6"/></net>

<net id="591"><net_src comp="68" pin="0"/><net_sink comp="516" pin=7"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="516" pin=8"/></net>

<net id="593"><net_src comp="72" pin="0"/><net_sink comp="516" pin=9"/></net>

<net id="594"><net_src comp="74" pin="0"/><net_sink comp="516" pin=10"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="516" pin=11"/></net>

<net id="596"><net_src comp="78" pin="0"/><net_sink comp="516" pin=12"/></net>

<net id="597"><net_src comp="80" pin="0"/><net_sink comp="516" pin=13"/></net>

<net id="598"><net_src comp="82" pin="0"/><net_sink comp="516" pin=14"/></net>

<net id="599"><net_src comp="84" pin="0"/><net_sink comp="516" pin=15"/></net>

<net id="600"><net_src comp="86" pin="0"/><net_sink comp="516" pin=16"/></net>

<net id="601"><net_src comp="88" pin="0"/><net_sink comp="516" pin=17"/></net>

<net id="602"><net_src comp="90" pin="0"/><net_sink comp="516" pin=18"/></net>

<net id="603"><net_src comp="92" pin="0"/><net_sink comp="516" pin=19"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="516" pin=20"/></net>

<net id="605"><net_src comp="96" pin="0"/><net_sink comp="516" pin=21"/></net>

<net id="606"><net_src comp="98" pin="0"/><net_sink comp="516" pin=22"/></net>

<net id="607"><net_src comp="100" pin="0"/><net_sink comp="516" pin=23"/></net>

<net id="608"><net_src comp="102" pin="0"/><net_sink comp="516" pin=24"/></net>

<net id="609"><net_src comp="104" pin="0"/><net_sink comp="516" pin=25"/></net>

<net id="610"><net_src comp="106" pin="0"/><net_sink comp="516" pin=26"/></net>

<net id="611"><net_src comp="108" pin="0"/><net_sink comp="516" pin=27"/></net>

<net id="612"><net_src comp="110" pin="0"/><net_sink comp="516" pin=28"/></net>

<net id="613"><net_src comp="112" pin="0"/><net_sink comp="516" pin=29"/></net>

<net id="614"><net_src comp="114" pin="0"/><net_sink comp="516" pin=30"/></net>

<net id="615"><net_src comp="116" pin="0"/><net_sink comp="516" pin=31"/></net>

<net id="616"><net_src comp="118" pin="0"/><net_sink comp="516" pin=32"/></net>

<net id="617"><net_src comp="120" pin="0"/><net_sink comp="516" pin=33"/></net>

<net id="618"><net_src comp="122" pin="0"/><net_sink comp="516" pin=34"/></net>

<net id="619"><net_src comp="124" pin="0"/><net_sink comp="516" pin=35"/></net>

<net id="620"><net_src comp="126" pin="0"/><net_sink comp="516" pin=36"/></net>

<net id="621"><net_src comp="128" pin="0"/><net_sink comp="516" pin=37"/></net>

<net id="622"><net_src comp="130" pin="0"/><net_sink comp="516" pin=38"/></net>

<net id="623"><net_src comp="132" pin="0"/><net_sink comp="516" pin=39"/></net>

<net id="624"><net_src comp="134" pin="0"/><net_sink comp="516" pin=40"/></net>

<net id="625"><net_src comp="136" pin="0"/><net_sink comp="516" pin=41"/></net>

<net id="626"><net_src comp="138" pin="0"/><net_sink comp="516" pin=42"/></net>

<net id="627"><net_src comp="140" pin="0"/><net_sink comp="516" pin=43"/></net>

<net id="628"><net_src comp="142" pin="0"/><net_sink comp="516" pin=44"/></net>

<net id="629"><net_src comp="144" pin="0"/><net_sink comp="516" pin=45"/></net>

<net id="630"><net_src comp="146" pin="0"/><net_sink comp="516" pin=46"/></net>

<net id="631"><net_src comp="148" pin="0"/><net_sink comp="516" pin=47"/></net>

<net id="632"><net_src comp="150" pin="0"/><net_sink comp="516" pin=48"/></net>

<net id="633"><net_src comp="152" pin="0"/><net_sink comp="516" pin=49"/></net>

<net id="634"><net_src comp="154" pin="0"/><net_sink comp="516" pin=50"/></net>

<net id="635"><net_src comp="156" pin="0"/><net_sink comp="516" pin=51"/></net>

<net id="636"><net_src comp="158" pin="0"/><net_sink comp="516" pin=52"/></net>

<net id="637"><net_src comp="160" pin="0"/><net_sink comp="516" pin=53"/></net>

<net id="638"><net_src comp="162" pin="0"/><net_sink comp="516" pin=54"/></net>

<net id="639"><net_src comp="164" pin="0"/><net_sink comp="516" pin=55"/></net>

<net id="640"><net_src comp="166" pin="0"/><net_sink comp="516" pin=56"/></net>

<net id="641"><net_src comp="168" pin="0"/><net_sink comp="516" pin=57"/></net>

<net id="642"><net_src comp="170" pin="0"/><net_sink comp="516" pin=58"/></net>

<net id="643"><net_src comp="172" pin="0"/><net_sink comp="516" pin=59"/></net>

<net id="644"><net_src comp="174" pin="0"/><net_sink comp="516" pin=60"/></net>

<net id="645"><net_src comp="176" pin="0"/><net_sink comp="516" pin=61"/></net>

<net id="646"><net_src comp="178" pin="0"/><net_sink comp="516" pin=62"/></net>

<net id="647"><net_src comp="180" pin="0"/><net_sink comp="516" pin=63"/></net>

<net id="648"><net_src comp="182" pin="0"/><net_sink comp="516" pin=64"/></net>

<net id="649"><net_src comp="511" pin="2"/><net_sink comp="516" pin=65"/></net>

<net id="653"><net_src comp="516" pin="66"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="650" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="650" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="650" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="650" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="650" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="650" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="650" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="650" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="650" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="650" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="650" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="650" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="650" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="650" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="373" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="212" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="373" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="214" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="384" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="216" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="396" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="218" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="741" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="384" pin="4"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="396" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="220" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="747" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="220" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="761" pin="2"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="380" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="38" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="380" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="40" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="779" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="775" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="407" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="791" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="40" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="813"><net_src comp="407" pin="4"/><net_sink comp="807" pin=2"/></net>

<net id="822"><net_src comp="38" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="40" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="827"><net_src comp="817" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="814" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="791" pin="2"/><net_sink comp="834" pin=2"/></net>

<net id="845"><net_src comp="222" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="428" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="12" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="841" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="807" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="216" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="852" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="6" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="428" pin="4"/><net_sink comp="869" pin=2"/></net>

<net id="880"><net_src comp="858" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="886"><net_src comp="852" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="858" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="807" pin="3"/><net_sink comp="881" pin=2"/></net>

<net id="893"><net_src comp="834" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="877" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="908"><net_src comp="895" pin="3"/><net_sink comp="903" pin=2"/></net>

<net id="912"><net_src comp="903" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="920"><net_src comp="18" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="916" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="12" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="900" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1005"><net_src comp="228" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="1006"><net_src comp="940" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1007"><net_src comp="943" pin="1"/><net_sink comp="985" pin=2"/></net>

<net id="1008"><net_src comp="946" pin="1"/><net_sink comp="985" pin=3"/></net>

<net id="1009"><net_src comp="949" pin="1"/><net_sink comp="985" pin=4"/></net>

<net id="1010"><net_src comp="952" pin="1"/><net_sink comp="985" pin=5"/></net>

<net id="1011"><net_src comp="955" pin="1"/><net_sink comp="985" pin=6"/></net>

<net id="1012"><net_src comp="958" pin="1"/><net_sink comp="985" pin=7"/></net>

<net id="1013"><net_src comp="961" pin="1"/><net_sink comp="985" pin=8"/></net>

<net id="1014"><net_src comp="230" pin="0"/><net_sink comp="985" pin=9"/></net>

<net id="1015"><net_src comp="964" pin="1"/><net_sink comp="985" pin=10"/></net>

<net id="1016"><net_src comp="967" pin="1"/><net_sink comp="985" pin=11"/></net>

<net id="1017"><net_src comp="970" pin="1"/><net_sink comp="985" pin=12"/></net>

<net id="1018"><net_src comp="973" pin="1"/><net_sink comp="985" pin=13"/></net>

<net id="1019"><net_src comp="976" pin="1"/><net_sink comp="985" pin=14"/></net>

<net id="1020"><net_src comp="979" pin="1"/><net_sink comp="985" pin=15"/></net>

<net id="1021"><net_src comp="982" pin="1"/><net_sink comp="985" pin=16"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="414" pin="1"/><net_sink comp="1030" pin=2"/></net>

<net id="1041"><net_src comp="1030" pin="3"/><net_sink comp="1036" pin=2"/></net>

<net id="1048"><net_src comp="232" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="234" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1050"><net_src comp="236" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1054"><net_src comp="1042" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1036" pin="3"/><net_sink comp="1055" pin=1"/></net>

<net id="1068"><net_src comp="1061" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="242" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="244" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1083"><net_src comp="1069" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="222" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1090"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="246" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="248" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1097"><net_src comp="1085" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1076" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1099"><net_src comp="1093" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1113"><net_src comp="913" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="224" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="909" pin="1"/><net_sink comp="1108" pin=2"/></net>

<net id="1119"><net_src comp="250" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1125"><net_src comp="254" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1131"><net_src comp="258" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1137"><net_src comp="262" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1143"><net_src comp="266" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1149"><net_src comp="270" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1155"><net_src comp="274" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1161"><net_src comp="278" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1167"><net_src comp="282" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1173"><net_src comp="286" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1179"><net_src comp="290" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1185"><net_src comp="294" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1191"><net_src comp="298" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1197"><net_src comp="302" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1203"><net_src comp="306" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1209"><net_src comp="435" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1214"><net_src comp="439" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1219"><net_src comp="445" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="451" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1228"><net_src comp="483" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1235"><net_src comp="487" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1243"><net_src comp="501" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1248"><net_src comp="729" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="735" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1257"><net_src comp="741" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1263"><net_src comp="747" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1267"><net_src comp="1260" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1268"><net_src comp="1260" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1269"><net_src comp="1260" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1273"><net_src comp="753" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1278"><net_src comp="767" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1283"><net_src comp="801" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="1288"><net_src comp="828" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1293"><net_src comp="834" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1298"><net_src comp="852" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1304"><net_src comp="869" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1306"><net_src comp="1301" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1307"><net_src comp="1301" pin="1"/><net_sink comp="985" pin=17"/></net>

<net id="1311"><net_src comp="881" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1317"><net_src comp="889" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1322"><net_src comp="1108" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1327"><net_src comp="916" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1332"><net_src comp="921" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1336"><net_src comp="927" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1341"><net_src comp="310" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1346"><net_src comp="317" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1351"><net_src comp="985" pin="18"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1356"><net_src comp="1022" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1361"><net_src comp="1025" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1366"><net_src comp="1055" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1369"><net_src comp="1363" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1373"><net_src comp="1064" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {16 }
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_r | {8 9 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		trunc_ln25 : 1
		tmp_6 : 2
		sext_ln34 : 3
		shl_ln : 2
	State 3
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28 : 1
		add_ln28 : 2
		merge_i : 3
		kernel_buffer_0 : 4
		switch_ln28 : 1
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		empty_24 : 1
	State 4
	State 5
		icmp_ln31 : 1
		add_ln31 : 1
		out_h : 1
		icmp_ln33 : 1
		select_ln31 : 2
		add_ln33 : 1
		select_ln33 : 2
	State 6
		zext_ln39_11 : 1
		sub_ln39 : 2
		zext_ln36 : 1
		add_ln39 : 3
		select_ln32 : 1
		zext_ln39_14 : 1
		sub_ln39_3 : 2
		select_ln32_7 : 3
		icmp_ln36 : 1
		and_ln32 : 2
		out_w : 2
		or_ln36 : 2
		select_ln36_7 : 2
		zext_ln36_3 : 3
		select_ln36_8 : 2
		add_ln39_6 : 4
	State 7
		select_ln36_9 : 1
		sext_ln36 : 2
		mul_ln39_2 : 1
		add_ln39_1 : 3
		icmp_ln36_3 : 1
		br_ln36 : 2
		add_ln47 : 1
	State 8
		zext_ln39_5 : 1
		input_addr : 2
		input_load : 3
	State 9
		tmp : 1
	State 10
		mul_ln39 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
		select_ln36 : 1
		sext_ln39_4 : 1
		buffer : 2
		add_ln47_1 : 1
	State 16
		empty_26 : 1
		xor_ln46 : 1
		select_ln46 : 1
		and_ln47 : 2
		zext_ln47 : 1
		output_addr : 2
		store_ln47 : 2
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_1025      |    2    |   215   |    1    |
|----------|------------------------|---------|---------|---------|
|          |     add_ln24_fu_439    |    0    |    0    |    15   |
|          |      out_d_fu_451      |    0    |    0    |    13   |
|          |        i_fu_501        |    0    |    0    |    13   |
|          |     add_ln28_fu_511    |    0    |    0    |    15   |
|          |     add_ln31_fu_735    |    0    |    0    |    15   |
|          |      out_h_fu_741      |    0    |    0    |    12   |
|    add   |     add_ln33_fu_761    |    0    |    0    |    15   |
|          |     add_ln39_fu_801    |    0    |    0    |    15   |
|          |      out_w_fu_858      |    0    |    0    |    12   |
|          |    add_ln39_6_fu_889   |    0    |    0    |    15   |
|          |       in_d_fu_916      |    0    |    0    |    13   |
|          |     add_ln47_fu_927    |    0    |    0    |    15   |
|          |     buffer_fu_1055     |    0    |    0    |    29   |
|          |   add_ln47_1_fu_1064   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_6_fu_461      |    0    |    0    |    65   |
|    mux   |     merge_i_fu_516     |    0    |    0    |    65   |
|          |       tmp_fu_985       |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln31_fu_753   |    0    |    0    |    3    |
|          |   select_ln33_fu_767   |    0    |    0    |    7    |
|          |   select_ln32_fu_807   |    0    |    0    |    3    |
|          |  select_ln32_7_fu_834  |    0    |    0    |    7    |
|          |  select_ln36_7_fu_869  |    0    |    0    |    4    |
|  select  |  select_ln36_8_fu_881  |    0    |    0    |    3    |
|          |  select_ln32_8_fu_895  |    0    |    0    |    7    |
|          |  select_ln36_9_fu_903  |    0    |    0    |    7    |
|          |  select_ln32_6_fu_1030 |    0    |    0    |    22   |
|          |   select_ln36_fu_1036  |    0    |    0    |    22   |
|          |   select_ln46_fu_1085  |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln24_fu_445    |    0    |    0    |    9    |
|          |    icmp_ln26_fu_495    |    0    |    0    |    9    |
|   icmp   |    icmp_ln31_fu_729    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_747    |    0    |    0    |    11   |
|          |    icmp_ln36_fu_846    |    0    |    0    |    9    |
|          |   icmp_ln36_3_fu_921   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_791    |    0    |    0    |    15   |
|          |    sub_ln39_3_fu_828   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_852    |    0    |    0    |    2    |
|          |    and_ln47_fu_1093    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_841    |    0    |    0    |    2    |
|          |    xor_ln46_fu_1079    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln36_fu_864     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1108      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln24_fu_435    |    0    |    0    |    0    |
|          |    zext_ln28_fu_507    |    0    |    0    |    0    |
|          |    zext_ln39_fu_775    |    0    |    0    |    0    |
|          |   zext_ln39_11_fu_787  |    0    |    0    |    0    |
|          |    zext_ln36_fu_797    |    0    |    0    |    0    |
|   zext   |   zext_ln39_13_fu_814  |    0    |    0    |    0    |
|          |   zext_ln39_14_fu_824  |    0    |    0    |    0    |
|          |   zext_ln36_3_fu_877   |    0    |    0    |    0    |
|          |   zext_ln36_4_fu_900   |    0    |    0    |    0    |
|          |   zext_ln39_12_fu_913  |    0    |    0    |    0    |
|          |   zext_ln39_5_fu_935   |    0    |    0    |    0    |
|          |    zext_ln47_fu_1103   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln25_fu_457   |    0    |    0    |    0    |
|          |   trunc_ln46_fu_1076   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln34_fu_483    |    0    |    0    |    0    |
|          | kernel_buffer_0_fu_650 |    0    |    0    |    0    |
|          |    sext_ln36_fu_909    |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_932    |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_1022  |    0    |    0    |    0    |
|          |   sext_ln39_4_fu_1051  |    0    |    0    |    0    |
|          |    sext_ln47_fu_1061   |    0    |    0    |    0    |
|          |   sext_ln47_2_fu_1100  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_487     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln2_fu_779     |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_817  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    trunc_ln5_fu_1042   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_5_fu_1069     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |   215   |   623   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln24_reg_1211      |    9   |
|      add_ln31_reg_1249      |    9   |
|     add_ln39_1_reg_1319     |   10   |
|     add_ln39_6_reg_1314     |    7   |
|      add_ln39_reg_1280      |    7   |
|     add_ln47_1_reg_1370     |   10   |
|      add_ln47_reg_1333      |    7   |
|      and_ln32_reg_1295      |    1   |
|       buffer_0_reg_414      |   22   |
|       buffer_reg_1363       |   22   |
|         i_0_reg_358         |    4   |
|          i_reg_1240         |    4   |
|      icmp_ln24_reg_1216     |    1   |
|      icmp_ln31_reg_1245     |    1   |
|      icmp_ln33_reg_1260     |    1   |
|     icmp_ln36_3_reg_1329    |    1   |
|        in_d_0_reg_424       |    4   |
|        in_d_reg_1324        |    4   |
|   indvar_flatten18_reg_369  |    9   |
|    indvar_flatten_reg_392   |    7   |
|     input_addr_reg_1338     |   14   |
|     input_load_reg_1343     |   16   |
|kernel_buffer_15_016_reg_1200|   32   |
| kernel_buffer_15_31_reg_1122|   32   |
| kernel_buffer_15_32_reg_1128|   32   |
| kernel_buffer_15_33_reg_1134|   32   |
| kernel_buffer_15_34_reg_1140|   32   |
| kernel_buffer_15_35_reg_1146|   32   |
| kernel_buffer_15_36_reg_1152|   32   |
| kernel_buffer_15_37_reg_1158|   32   |
| kernel_buffer_15_38_reg_1164|   32   |
| kernel_buffer_15_39_reg_1170|   32   |
| kernel_buffer_15_40_reg_1176|   32   |
| kernel_buffer_15_41_reg_1182|   32   |
| kernel_buffer_15_42_reg_1188|   32   |
| kernel_buffer_15_43_reg_1194|   32   |
|  kernel_buffer_15_reg_1116  |   32   |
|      mul_ln39_reg_1358      |   32   |
|       out_d_0_reg_336       |    4   |
|        out_d_reg_1220       |    4   |
|       out_h_0_reg_380       |    3   |
|        out_h_reg_1254       |    3   |
|       out_w_0_reg_403       |    3   |
|       phi_mul_reg_347       |    9   |
|     select_ln31_reg_1270    |    3   |
|    select_ln32_7_reg_1290   |    7   |
|     select_ln33_reg_1275    |    7   |
|    select_ln36_7_reg_1301   |    4   |
|    select_ln36_8_reg_1308   |    3   |
|      sext_ln34_reg_1225     |   22   |
|     sext_ln39_1_reg_1353    |   32   |
|       shl_ln_reg_1232       |    6   |
|     sub_ln39_3_reg_1285     |    7   |
|         tmp_reg_1348        |   32   |
|      zext_ln24_reg_1206     |   10   |
+-----------------------------+--------+
|            Total            |   841  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_317 |  p0  |   2  |  14  |   28   ||    9    |
|  out_h_0_reg_380  |  p0  |   2  |   3  |    6   ||    9    |
|    grp_fu_1025    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   66   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   215  |   623  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   841  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |  1056  |   650  |
+-----------+--------+--------+--------+--------+
