// Seed: 160629998
module module_0;
  tri id_1, id_2, id_3 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1,
    input  wor  id_2,
    output tri  id_3,
    input  tri0 id_4,
    output wor  id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  tri1 id_8 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
