
*** Running vivado
    with args -log fuck_axi_mem_intercon_imp_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fuck_axi_mem_intercon_imp_xbar_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 23 01:22:18 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fuck_axi_mem_intercon_imp_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 621.320 ; gain = 190.059
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Workplace/Vivado/ov5640_hdmi/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fuck_axi_mem_intercon_imp_xbar_0
Command: synth_design -top fuck_axi_mem_intercon_imp_xbar_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1340.234 ; gain = 468.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_xbar_0/synth/fuck_axi_mem_intercon_imp_xbar_0.v:152]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_xbar_0/synth/fuck_axi_mem_intercon_imp_xbar_0.v:154]
INFO: [Synth 8-6157] synthesizing module 'fuck_axi_mem_intercon_imp_xbar_0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_xbar_0/synth/fuck_axi_mem_intercon_imp_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_axi_crossbar' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_crossbar' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_si_transactor' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [I:/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [I:/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149195]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_si_transactor' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_si_transactor__parameterized0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_si_transactor__parameterized0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_splitter' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_splitter' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_router' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_router' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized1' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized1' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl__parameterized0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_ndeep_srl__parameterized0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_mux' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_mux' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized2' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_decoder__parameterized2' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized1' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_srl_fifo__parameterized1' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_wdata_mux__parameterized0' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_wdata_mux__parameterized0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'reg_slice_mi' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_decerr_slave' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_decerr_slave' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_34_addr_arbiter' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_addr_arbiter' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_crossbar' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_34_axi_crossbar' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'fuck_axi_mem_intercon_imp_xbar_0' (0#1) [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_xbar_0/synth/fuck_axi_mem_intercon_imp_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_34_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_34_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_34_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_34_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_34_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_34_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[3] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[2] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[3] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[2] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[63] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[62] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[61] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[60] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[59] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[58] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[57] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[56] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[55] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[54] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[53] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[52] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[51] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[50] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[49] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[48] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[47] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[46] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[45] in module axi_crossbar_v2_1_34_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1592.422 ; gain = 720.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1592.422 ; gain = 720.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1592.422 ; gain = 720.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1592.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_xbar_0/fuck_axi_mem_intercon_imp_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_xbar_0/fuck_axi_mem_intercon_imp_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/Workplace/Vivado/fuck/fuck.runs/fuck_axi_mem_intercon_imp_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Workplace/Vivado/fuck/fuck.runs/fuck_axi_mem_intercon_imp_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1683.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1683.434 ; gain = 0.129
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1683.434 ; gain = 811.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1683.434 ; gain = 811.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/Workplace/Vivado/fuck/fuck.runs/fuck_axi_mem_intercon_imp_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1683.434 ; gain = 811.270
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_34_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_32_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_34_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1683.434 ; gain = 811.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 9     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               68 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 48    
	   3 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 1683.434 ; gain = 811.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1683.434 ; gain = 811.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 1718.703 ; gain = 846.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 1720.270 ; gain = 848.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1908.070 ; gain = 1035.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1908.070 ; gain = 1035.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1908.070 ; gain = 1035.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1908.070 ; gain = 1035.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1908.070 ; gain = 1035.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1908.070 ; gain = 1035.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     5|
|2     |LUT2    |   209|
|3     |LUT3    |   101|
|4     |LUT4    |    28|
|5     |LUT5    |    49|
|6     |LUT6    |    54|
|7     |SRLC32E |     3|
|8     |FDRE    |   333|
|9     |FDSE    |    15|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1908.070 ; gain = 1035.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 421 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:19 . Memory (MB): peak = 1908.070 ; gain = 944.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1908.070 ; gain = 1035.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1908.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 941d488f
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:30 . Memory (MB): peak = 1920.898 ; gain = 1280.211
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1920.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Workplace/Vivado/fuck/fuck.runs/fuck_axi_mem_intercon_imp_xbar_0_synth_1/fuck_axi_mem_intercon_imp_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fuck_axi_mem_intercon_imp_xbar_0, cache-ID = c57bc770d4f69852
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1920.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Workplace/Vivado/fuck/fuck.runs/fuck_axi_mem_intercon_imp_xbar_0_synth_1/fuck_axi_mem_intercon_imp_xbar_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fuck_axi_mem_intercon_imp_xbar_0_utilization_synth.rpt -pb fuck_axi_mem_intercon_imp_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 01:24:12 2024...
