cscope 15 $HOME/workspace/dive_watch_stm32f103_github               0001897471
	@Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h

55 #iâdeà
__STM32F103xB_H


56 
	#__STM32F103xB_H


	)

58 #ifdeà
__ýlu¥lus


68 
	#__CM3_REV
 0x0200U

	)

69 
	#__MPU_PRESENT
 0U

	)

70 
	#__NVIC_PRIO_BITS
 4U

	)

71 
	#__V’dÜ_SysTickCÚfig
 0U

	)

90 
NÚMaskabËIÁ_IRQn
 = -14,

91 
H¬dFauÉ_IRQn
 = -13,

92 
MemÜyMªagem’t_IRQn
 = -12,

93 
BusFauÉ_IRQn
 = -11,

94 
U§geFauÉ_IRQn
 = -10,

95 
SVC®l_IRQn
 = -5,

96 
DebugMÚ™Ü_IRQn
 = -4,

97 
P’dSV_IRQn
 = -2,

98 
SysTick_IRQn
 = -1,

101 
WWDG_IRQn
 = 0,

102 
PVD_IRQn
 = 1,

103 
TAMPER_IRQn
 = 2,

104 
RTC_IRQn
 = 3,

105 
FLASH_IRQn
 = 4,

106 
RCC_IRQn
 = 5,

107 
EXTI0_IRQn
 = 6,

108 
EXTI1_IRQn
 = 7,

109 
EXTI2_IRQn
 = 8,

110 
EXTI3_IRQn
 = 9,

111 
EXTI4_IRQn
 = 10,

112 
DMA1_ChªÃl1_IRQn
 = 11,

113 
DMA1_ChªÃl2_IRQn
 = 12,

114 
DMA1_ChªÃl3_IRQn
 = 13,

115 
DMA1_ChªÃl4_IRQn
 = 14,

116 
DMA1_ChªÃl5_IRQn
 = 15,

117 
DMA1_ChªÃl6_IRQn
 = 16,

118 
DMA1_ChªÃl7_IRQn
 = 17,

119 
ADC1_2_IRQn
 = 18,

120 
USB_HP_CAN1_TX_IRQn
 = 19,

121 
USB_LP_CAN1_RX0_IRQn
 = 20,

122 
CAN1_RX1_IRQn
 = 21,

123 
CAN1_SCE_IRQn
 = 22,

124 
EXTI9_5_IRQn
 = 23,

125 
TIM1_BRK_IRQn
 = 24,

126 
TIM1_UP_IRQn
 = 25,

127 
TIM1_TRG_COM_IRQn
 = 26,

128 
TIM1_CC_IRQn
 = 27,

129 
TIM2_IRQn
 = 28,

130 
TIM3_IRQn
 = 29,

131 
TIM4_IRQn
 = 30,

132 
I2C1_EV_IRQn
 = 31,

133 
I2C1_ER_IRQn
 = 32,

134 
I2C2_EV_IRQn
 = 33,

135 
I2C2_ER_IRQn
 = 34,

136 
SPI1_IRQn
 = 35,

137 
SPI2_IRQn
 = 36,

138 
USART1_IRQn
 = 37,

139 
USART2_IRQn
 = 38,

140 
USART3_IRQn
 = 39,

141 
EXTI15_10_IRQn
 = 40,

142 
RTC_AÏrm_IRQn
 = 41,

143 
USBWakeUp_IRQn
 = 42,

144 } 
	tIRQn_Ty³
;

150 
	~"cÜe_cm3.h
"

151 
	~"sy¡em_¡m32f1xx.h
"

152 
	~<¡dšt.h
>

164 
__IO
 
ušt32_t
 
SR
;

165 
__IO
 
ušt32_t
 
CR1
;

166 
__IO
 
ušt32_t
 
CR2
;

167 
__IO
 
ušt32_t
 
SMPR1
;

168 
__IO
 
ušt32_t
 
SMPR2
;

169 
__IO
 
ušt32_t
 
JOFR1
;

170 
__IO
 
ušt32_t
 
JOFR2
;

171 
__IO
 
ušt32_t
 
JOFR3
;

172 
__IO
 
ušt32_t
 
JOFR4
;

173 
__IO
 
ušt32_t
 
HTR
;

174 
__IO
 
ušt32_t
 
LTR
;

175 
__IO
 
ušt32_t
 
SQR1
;

176 
__IO
 
ušt32_t
 
SQR2
;

177 
__IO
 
ušt32_t
 
SQR3
;

178 
__IO
 
ušt32_t
 
JSQR
;

179 
__IO
 
ušt32_t
 
JDR1
;

180 
__IO
 
ušt32_t
 
JDR2
;

181 
__IO
 
ušt32_t
 
JDR3
;

182 
__IO
 
ušt32_t
 
JDR4
;

183 
__IO
 
ušt32_t
 
DR
;

184 } 
	tADC_Ty³Def
;

188 
__IO
 
ušt32_t
 
SR
;

189 
__IO
 
ušt32_t
 
CR1
;

190 
__IO
 
ušt32_t
 
CR2
;

191 
ušt32_t
 
RESERVED
[16];

192 
__IO
 
ušt32_t
 
DR
;

193 } 
	tADC_CommÚ_Ty³Def
;

201 
ušt32_t
 
RESERVED0
;

202 
__IO
 
ušt32_t
 
DR1
;

203 
__IO
 
ušt32_t
 
DR2
;

204 
__IO
 
ušt32_t
 
DR3
;

205 
__IO
 
ušt32_t
 
DR4
;

206 
__IO
 
ušt32_t
 
DR5
;

207 
__IO
 
ušt32_t
 
DR6
;

208 
__IO
 
ušt32_t
 
DR7
;

209 
__IO
 
ušt32_t
 
DR8
;

210 
__IO
 
ušt32_t
 
DR9
;

211 
__IO
 
ušt32_t
 
DR10
;

212 
__IO
 
ušt32_t
 
RTCCR
;

213 
__IO
 
ušt32_t
 
CR
;

214 
__IO
 
ušt32_t
 
CSR
;

215 } 
	tBKP_Ty³Def
;

223 
__IO
 
ušt32_t
 
TIR
;

224 
__IO
 
ušt32_t
 
TDTR
;

225 
__IO
 
ušt32_t
 
TDLR
;

226 
__IO
 
ušt32_t
 
TDHR
;

227 } 
	tCAN_TxMažBox_Ty³Def
;

235 
__IO
 
ušt32_t
 
RIR
;

236 
__IO
 
ušt32_t
 
RDTR
;

237 
__IO
 
ušt32_t
 
RDLR
;

238 
__IO
 
ušt32_t
 
RDHR
;

239 } 
	tCAN_FIFOMažBox_Ty³Def
;

247 
__IO
 
ušt32_t
 
FR1
;

248 
__IO
 
ušt32_t
 
FR2
;

249 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

257 
__IO
 
ušt32_t
 
MCR
;

258 
__IO
 
ušt32_t
 
MSR
;

259 
__IO
 
ušt32_t
 
TSR
;

260 
__IO
 
ušt32_t
 
RF0R
;

261 
__IO
 
ušt32_t
 
RF1R
;

262 
__IO
 
ušt32_t
 
IER
;

263 
__IO
 
ušt32_t
 
ESR
;

264 
__IO
 
ušt32_t
 
BTR
;

265 
ušt32_t
 
RESERVED0
[88];

266 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

267 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

268 
ušt32_t
 
RESERVED1
[12];

269 
__IO
 
ušt32_t
 
FMR
;

270 
__IO
 
ušt32_t
 
FM1R
;

271 
ušt32_t
 
RESERVED2
;

272 
__IO
 
ušt32_t
 
FS1R
;

273 
ušt32_t
 
RESERVED3
;

274 
__IO
 
ušt32_t
 
FFA1R
;

275 
ušt32_t
 
RESERVED4
;

276 
__IO
 
ušt32_t
 
FA1R
;

277 
ušt32_t
 
RESERVED5
[8];

278 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[14];

279 } 
	tCAN_Ty³Def
;

287 
__IO
 
ušt32_t
 
DR
;

288 
__IO
 
ušt8_t
 
IDR
;

289 
ušt8_t
 
RESERVED0
;

290 
ušt16_t
 
RESERVED1
;

291 
__IO
 
ušt32_t
 
CR
;

292 } 
	tCRC_Ty³Def
;

301 
__IO
 
ušt32_t
 
IDCODE
;

302 
__IO
 
ušt32_t
 
CR
;

303 }
	tDBGMCU_Ty³Def
;

311 
__IO
 
ušt32_t
 
CCR
;

312 
__IO
 
ušt32_t
 
CNDTR
;

313 
__IO
 
ušt32_t
 
CPAR
;

314 
__IO
 
ušt32_t
 
CMAR
;

315 } 
	tDMA_ChªÃl_Ty³Def
;

319 
__IO
 
ušt32_t
 
ISR
;

320 
__IO
 
ušt32_t
 
IFCR
;

321 } 
	tDMA_Ty³Def
;

331 
__IO
 
ušt32_t
 
IMR
;

332 
__IO
 
ušt32_t
 
EMR
;

333 
__IO
 
ušt32_t
 
RTSR
;

334 
__IO
 
ušt32_t
 
FTSR
;

335 
__IO
 
ušt32_t
 
SWIER
;

336 
__IO
 
ušt32_t
 
PR
;

337 } 
	tEXTI_Ty³Def
;

345 
__IO
 
ušt32_t
 
ACR
;

346 
__IO
 
ušt32_t
 
KEYR
;

347 
__IO
 
ušt32_t
 
OPTKEYR
;

348 
__IO
 
ušt32_t
 
SR
;

349 
__IO
 
ušt32_t
 
CR
;

350 
__IO
 
ušt32_t
 
AR
;

351 
__IO
 
ušt32_t
 
RESERVED
;

352 
__IO
 
ušt32_t
 
OBR
;

353 
__IO
 
ušt32_t
 
WRPR
;

354 } 
	tFLASH_Ty³Def
;

362 
__IO
 
ušt16_t
 
RDP
;

363 
__IO
 
ušt16_t
 
USER
;

364 
__IO
 
ušt16_t
 
D©a0
;

365 
__IO
 
ušt16_t
 
D©a1
;

366 
__IO
 
ušt16_t
 
WRP0
;

367 
__IO
 
ušt16_t
 
WRP1
;

368 
__IO
 
ušt16_t
 
WRP2
;

369 
__IO
 
ušt16_t
 
WRP3
;

370 } 
	tOB_Ty³Def
;

378 
__IO
 
ušt32_t
 
CRL
;

379 
__IO
 
ušt32_t
 
CRH
;

380 
__IO
 
ušt32_t
 
IDR
;

381 
__IO
 
ušt32_t
 
ODR
;

382 
__IO
 
ušt32_t
 
BSRR
;

383 
__IO
 
ušt32_t
 
BRR
;

384 
__IO
 
ušt32_t
 
LCKR
;

385 } 
	tGPIO_Ty³Def
;

393 
__IO
 
ušt32_t
 
EVCR
;

394 
__IO
 
ušt32_t
 
MAPR
;

395 
__IO
 
ušt32_t
 
EXTICR
[4];

396 
ušt32_t
 
RESERVED0
;

397 
__IO
 
ušt32_t
 
MAPR2
;

398 } 
	tAFIO_Ty³Def
;

405 
__IO
 
ušt32_t
 
CR1
;

406 
__IO
 
ušt32_t
 
CR2
;

407 
__IO
 
ušt32_t
 
OAR1
;

408 
__IO
 
ušt32_t
 
OAR2
;

409 
__IO
 
ušt32_t
 
DR
;

410 
__IO
 
ušt32_t
 
SR1
;

411 
__IO
 
ušt32_t
 
SR2
;

412 
__IO
 
ušt32_t
 
CCR
;

413 
__IO
 
ušt32_t
 
TRISE
;

414 } 
	tI2C_Ty³Def
;

422 
__IO
 
ušt32_t
 
KR
;

423 
__IO
 
ušt32_t
 
PR
;

424 
__IO
 
ušt32_t
 
RLR
;

425 
__IO
 
ušt32_t
 
SR
;

426 } 
	tIWDG_Ty³Def
;

434 
__IO
 
ušt32_t
 
CR
;

435 
__IO
 
ušt32_t
 
CSR
;

436 } 
	tPWR_Ty³Def
;

444 
__IO
 
ušt32_t
 
CR
;

445 
__IO
 
ušt32_t
 
CFGR
;

446 
__IO
 
ušt32_t
 
CIR
;

447 
__IO
 
ušt32_t
 
APB2RSTR
;

448 
__IO
 
ušt32_t
 
APB1RSTR
;

449 
__IO
 
ušt32_t
 
AHBENR
;

450 
__IO
 
ušt32_t
 
APB2ENR
;

451 
__IO
 
ušt32_t
 
APB1ENR
;

452 
__IO
 
ušt32_t
 
BDCR
;

453 
__IO
 
ušt32_t
 
CSR
;

456 } 
	tRCC_Ty³Def
;

464 
__IO
 
ušt32_t
 
CRH
;

465 
__IO
 
ušt32_t
 
CRL
;

466 
__IO
 
ušt32_t
 
PRLH
;

467 
__IO
 
ušt32_t
 
PRLL
;

468 
__IO
 
ušt32_t
 
DIVH
;

469 
__IO
 
ušt32_t
 
DIVL
;

470 
__IO
 
ušt32_t
 
CNTH
;

471 
__IO
 
ušt32_t
 
CNTL
;

472 
__IO
 
ušt32_t
 
ALRH
;

473 
__IO
 
ušt32_t
 
ALRL
;

474 } 
	tRTC_Ty³Def
;

482 
__IO
 
ušt32_t
 
POWER
;

483 
__IO
 
ušt32_t
 
CLKCR
;

484 
__IO
 
ušt32_t
 
ARG
;

485 
__IO
 
ušt32_t
 
CMD
;

486 
__I
 
ušt32_t
 
RESPCMD
;

487 
__I
 
ušt32_t
 
RESP1
;

488 
__I
 
ušt32_t
 
RESP2
;

489 
__I
 
ušt32_t
 
RESP3
;

490 
__I
 
ušt32_t
 
RESP4
;

491 
__IO
 
ušt32_t
 
DTIMER
;

492 
__IO
 
ušt32_t
 
DLEN
;

493 
__IO
 
ušt32_t
 
DCTRL
;

494 
__I
 
ušt32_t
 
DCOUNT
;

495 
__I
 
ušt32_t
 
STA
;

496 
__IO
 
ušt32_t
 
ICR
;

497 
__IO
 
ušt32_t
 
MASK
;

498 
ušt32_t
 
RESERVED0
[2];

499 
__I
 
ušt32_t
 
FIFOCNT
;

500 
ušt32_t
 
RESERVED1
[13];

501 
__IO
 
ušt32_t
 
FIFO
;

502 } 
	tSDIO_Ty³Def
;

510 
__IO
 
ušt32_t
 
CR1
;

511 
__IO
 
ušt32_t
 
CR2
;

512 
__IO
 
ušt32_t
 
SR
;

513 
__IO
 
ušt32_t
 
DR
;

514 
__IO
 
ušt32_t
 
CRCPR
;

515 
__IO
 
ušt32_t
 
RXCRCR
;

516 
__IO
 
ušt32_t
 
TXCRCR
;

517 
__IO
 
ušt32_t
 
I2SCFGR
;

518 } 
	tSPI_Ty³Def
;

525 
__IO
 
ušt32_t
 
CR1
;

526 
__IO
 
ušt32_t
 
CR2
;

527 
__IO
 
ušt32_t
 
SMCR
;

528 
__IO
 
ušt32_t
 
DIER
;

529 
__IO
 
ušt32_t
 
SR
;

530 
__IO
 
ušt32_t
 
EGR
;

531 
__IO
 
ušt32_t
 
CCMR1
;

532 
__IO
 
ušt32_t
 
CCMR2
;

533 
__IO
 
ušt32_t
 
CCER
;

534 
__IO
 
ušt32_t
 
CNT
;

535 
__IO
 
ušt32_t
 
PSC
;

536 
__IO
 
ušt32_t
 
ARR
;

537 
__IO
 
ušt32_t
 
RCR
;

538 
__IO
 
ušt32_t
 
CCR1
;

539 
__IO
 
ušt32_t
 
CCR2
;

540 
__IO
 
ušt32_t
 
CCR3
;

541 
__IO
 
ušt32_t
 
CCR4
;

542 
__IO
 
ušt32_t
 
BDTR
;

543 
__IO
 
ušt32_t
 
DCR
;

544 
__IO
 
ušt32_t
 
DMAR
;

545 
__IO
 
ušt32_t
 
OR
;

546 }
	tTIM_Ty³Def
;

555 
__IO
 
ušt32_t
 
SR
;

556 
__IO
 
ušt32_t
 
DR
;

557 
__IO
 
ušt32_t
 
BRR
;

558 
__IO
 
ušt32_t
 
CR1
;

559 
__IO
 
ušt32_t
 
CR2
;

560 
__IO
 
ušt32_t
 
CR3
;

561 
__IO
 
ušt32_t
 
GTPR
;

562 } 
	tUSART_Ty³Def
;

570 
__IO
 
ušt16_t
 
EP0R
;

571 
__IO
 
ušt16_t
 
RESERVED0
;

572 
__IO
 
ušt16_t
 
EP1R
;

573 
__IO
 
ušt16_t
 
RESERVED1
;

574 
__IO
 
ušt16_t
 
EP2R
;

575 
__IO
 
ušt16_t
 
RESERVED2
;

576 
__IO
 
ušt16_t
 
EP3R
;

577 
__IO
 
ušt16_t
 
RESERVED3
;

578 
__IO
 
ušt16_t
 
EP4R
;

579 
__IO
 
ušt16_t
 
RESERVED4
;

580 
__IO
 
ušt16_t
 
EP5R
;

581 
__IO
 
ušt16_t
 
RESERVED5
;

582 
__IO
 
ušt16_t
 
EP6R
;

583 
__IO
 
ušt16_t
 
RESERVED6
;

584 
__IO
 
ušt16_t
 
EP7R
;

585 
__IO
 
ušt16_t
 
RESERVED7
[17];

586 
__IO
 
ušt16_t
 
CNTR
;

587 
__IO
 
ušt16_t
 
RESERVED8
;

588 
__IO
 
ušt16_t
 
ISTR
;

589 
__IO
 
ušt16_t
 
RESERVED9
;

590 
__IO
 
ušt16_t
 
FNR
;

591 
__IO
 
ušt16_t
 
RESERVEDA
;

592 
__IO
 
ušt16_t
 
DADDR
;

593 
__IO
 
ušt16_t
 
RESERVEDB
;

594 
__IO
 
ušt16_t
 
BTABLE
;

595 
__IO
 
ušt16_t
 
RESERVEDC
;

596 } 
	tUSB_Ty³Def
;

605 
__IO
 
ušt32_t
 
CR
;

606 
__IO
 
ušt32_t
 
CFR
;

607 
__IO
 
ušt32_t
 
SR
;

608 } 
	tWWDG_Ty³Def
;

619 
	#FLASH_BASE
 0x08000000U

	)

620 
	#FLASH_BANK1_END
 0x0801FFFFU

	)

621 
	#SRAM_BASE
 0x20000000U

	)

622 
	#PERIPH_BASE
 0x40000000U

	)

624 
	#SRAM_BB_BASE
 0x22000000U

	)

625 
	#PERIPH_BB_BASE
 0x42000000U

	)

629 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

630 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000U)

	)

631 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000U)

	)

633 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x00000000U)

	)

634 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x00000400U)

	)

635 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x00000800U)

	)

636 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x00002800U)

	)

637 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x00002C00U)

	)

638 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x00003000U)

	)

639 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x00003800U)

	)

640 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x00004400U)

	)

641 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x00004800U)

	)

642 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x00005400U)

	)

643 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

644 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x00006400U)

	)

645 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x00006C00U)

	)

646 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x00007000U)

	)

647 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x00000000U)

	)

648 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x00000400U)

	)

649 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x00000800U)

	)

650 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x00000C00U)

	)

651 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x00001000U)

	)

652 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x00001400U)

	)

653 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x00001800U)

	)

654 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x00002400U)

	)

655 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x00002800U)

	)

656 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x00002C00U)

	)

657 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x00003000U)

	)

658 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x00003800U)

	)

660 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x00018000U)

	)

662 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x00000000U)

	)

663 
	#DMA1_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x00000008U)

	)

664 
	#DMA1_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x0000001CU)

	)

665 
	#DMA1_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x00000030U)

	)

666 
	#DMA1_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x00000044U)

	)

667 
	#DMA1_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x00000058U)

	)

668 
	#DMA1_ChªÃl6_BASE
 (
AHBPERIPH_BASE
 + 0x0000006CU)

	)

669 
	#DMA1_ChªÃl7_BASE
 (
AHBPERIPH_BASE
 + 0x00000080U)

	)

670 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x00001000U)

	)

671 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x00003000U)

	)

673 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x00002000Uè

	)

674 
	#FLASHSIZE_BASE
 0x1FFFF7E0U

	)

675 
	#UID_BASE
 0x1FFFF7E8U

	)

676 
	#OB_BASE
 0x1FFFF800U

	)

680 
	#DBGMCU_BASE
 0xE0042000U

	)

683 
	#USB_BASE
 (
APB1PERIPH_BASE
 + 0x00005C00Uè

	)

684 
	#USB_PMAADDR
 (
APB1PERIPH_BASE
 + 0x00006000Uè

	)

695 
	#TIM2
 ((
TIM_Ty³Def
 *)
TIM2_BASE
)

	)

696 
	#TIM3
 ((
TIM_Ty³Def
 *)
TIM3_BASE
)

	)

697 
	#TIM4
 ((
TIM_Ty³Def
 *)
TIM4_BASE
)

	)

698 
	#RTC
 ((
RTC_Ty³Def
 *)
RTC_BASE
)

	)

699 
	#WWDG
 ((
WWDG_Ty³Def
 *)
WWDG_BASE
)

	)

700 
	#IWDG
 ((
IWDG_Ty³Def
 *)
IWDG_BASE
)

	)

701 
	#SPI2
 ((
SPI_Ty³Def
 *)
SPI2_BASE
)

	)

702 
	#USART2
 ((
USART_Ty³Def
 *)
USART2_BASE
)

	)

703 
	#USART3
 ((
USART_Ty³Def
 *)
USART3_BASE
)

	)

704 
	#I2C1
 ((
I2C_Ty³Def
 *)
I2C1_BASE
)

	)

705 
	#I2C2
 ((
I2C_Ty³Def
 *)
I2C2_BASE
)

	)

706 
	#USB
 ((
USB_Ty³Def
 *)
USB_BASE
)

	)

707 
	#CAN1
 ((
CAN_Ty³Def
 *)
CAN1_BASE
)

	)

708 
	#BKP
 ((
BKP_Ty³Def
 *)
BKP_BASE
)

	)

709 
	#PWR
 ((
PWR_Ty³Def
 *)
PWR_BASE
)

	)

710 
	#AFIO
 ((
AFIO_Ty³Def
 *)
AFIO_BASE
)

	)

711 
	#EXTI
 ((
EXTI_Ty³Def
 *)
EXTI_BASE
)

	)

712 
	#GPIOA
 ((
GPIO_Ty³Def
 *)
GPIOA_BASE
)

	)

713 
	#GPIOB
 ((
GPIO_Ty³Def
 *)
GPIOB_BASE
)

	)

714 
	#GPIOC
 ((
GPIO_Ty³Def
 *)
GPIOC_BASE
)

	)

715 
	#GPIOD
 ((
GPIO_Ty³Def
 *)
GPIOD_BASE
)

	)

716 
	#GPIOE
 ((
GPIO_Ty³Def
 *)
GPIOE_BASE
)

	)

717 
	#ADC1
 ((
ADC_Ty³Def
 *)
ADC1_BASE
)

	)

718 
	#ADC2
 ((
ADC_Ty³Def
 *)
ADC2_BASE
)

	)

719 
	#ADC12_COMMON
 ((
ADC_CommÚ_Ty³Def
 *)
ADC1_BASE
)

	)

720 
	#TIM1
 ((
TIM_Ty³Def
 *)
TIM1_BASE
)

	)

721 
	#SPI1
 ((
SPI_Ty³Def
 *)
SPI1_BASE
)

	)

722 
	#USART1
 ((
USART_Ty³Def
 *)
USART1_BASE
)

	)

723 
	#SDIO
 ((
SDIO_Ty³Def
 *)
SDIO_BASE
)

	)

724 
	#DMA1
 ((
DMA_Ty³Def
 *)
DMA1_BASE
)

	)

725 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl1_BASE
)

	)

726 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl2_BASE
)

	)

727 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl3_BASE
)

	)

728 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl4_BASE
)

	)

729 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl5_BASE
)

	)

730 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl6_BASE
)

	)

731 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl7_BASE
)

	)

732 
	#RCC
 ((
RCC_Ty³Def
 *)
RCC_BASE
)

	)

733 
	#CRC
 ((
CRC_Ty³Def
 *)
CRC_BASE
)

	)

734 
	#FLASH
 ((
FLASH_Ty³Def
 *)
FLASH_R_BASE
)

	)

735 
	#OB
 ((
OB_Ty³Def
 *)
OB_BASE
)

	)

736 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *)
DBGMCU_BASE
)

	)

762 
	#CRC_DR_DR_Pos
 (0U)

	)

763 
	#CRC_DR_DR_Msk
 (0xFFFFFFFFU << 
CRC_DR_DR_Pos
è

	)

764 
	#CRC_DR_DR
 
CRC_DR_DR_Msk


	)

767 
	#CRC_IDR_IDR_Pos
 (0U)

	)

768 
	#CRC_IDR_IDR_Msk
 (0xFFU << 
CRC_IDR_IDR_Pos
è

	)

769 
	#CRC_IDR_IDR
 
CRC_IDR_IDR_Msk


	)

772 
	#CRC_CR_RESET_Pos
 (0U)

	)

773 
	#CRC_CR_RESET_Msk
 (0x1U << 
CRC_CR_RESET_Pos
è

	)

774 
	#CRC_CR_RESET
 
CRC_CR_RESET_Msk


	)

783 
	#PWR_CR_LPDS_Pos
 (0U)

	)

784 
	#PWR_CR_LPDS_Msk
 (0x1U << 
PWR_CR_LPDS_Pos
è

	)

785 
	#PWR_CR_LPDS
 
PWR_CR_LPDS_Msk


	)

786 
	#PWR_CR_PDDS_Pos
 (1U)

	)

787 
	#PWR_CR_PDDS_Msk
 (0x1U << 
PWR_CR_PDDS_Pos
è

	)

788 
	#PWR_CR_PDDS
 
PWR_CR_PDDS_Msk


	)

789 
	#PWR_CR_CWUF_Pos
 (2U)

	)

790 
	#PWR_CR_CWUF_Msk
 (0x1U << 
PWR_CR_CWUF_Pos
è

	)

791 
	#PWR_CR_CWUF
 
PWR_CR_CWUF_Msk


	)

792 
	#PWR_CR_CSBF_Pos
 (3U)

	)

793 
	#PWR_CR_CSBF_Msk
 (0x1U << 
PWR_CR_CSBF_Pos
è

	)

794 
	#PWR_CR_CSBF
 
PWR_CR_CSBF_Msk


	)

795 
	#PWR_CR_PVDE_Pos
 (4U)

	)

796 
	#PWR_CR_PVDE_Msk
 (0x1U << 
PWR_CR_PVDE_Pos
è

	)

797 
	#PWR_CR_PVDE
 
PWR_CR_PVDE_Msk


	)

799 
	#PWR_CR_PLS_Pos
 (5U)

	)

800 
	#PWR_CR_PLS_Msk
 (0x7U << 
PWR_CR_PLS_Pos
è

	)

801 
	#PWR_CR_PLS
 
PWR_CR_PLS_Msk


	)

802 
	#PWR_CR_PLS_0
 (0x1U << 
PWR_CR_PLS_Pos
è

	)

803 
	#PWR_CR_PLS_1
 (0x2U << 
PWR_CR_PLS_Pos
è

	)

804 
	#PWR_CR_PLS_2
 (0x4U << 
PWR_CR_PLS_Pos
è

	)

807 
	#PWR_CR_PLS_LEV0
 0x00000000U

	)

808 
	#PWR_CR_PLS_LEV1
 0x00000020U

	)

809 
	#PWR_CR_PLS_LEV2
 0x00000040U

	)

810 
	#PWR_CR_PLS_LEV3
 0x00000060U

	)

811 
	#PWR_CR_PLS_LEV4
 0x00000080U

	)

812 
	#PWR_CR_PLS_LEV5
 0x000000A0U

	)

813 
	#PWR_CR_PLS_LEV6
 0x000000C0U

	)

814 
	#PWR_CR_PLS_LEV7
 0x000000E0U

	)

817 
	#PWR_CR_PLS_2V2
 
PWR_CR_PLS_LEV0


	)

818 
	#PWR_CR_PLS_2V3
 
PWR_CR_PLS_LEV1


	)

819 
	#PWR_CR_PLS_2V4
 
PWR_CR_PLS_LEV2


	)

820 
	#PWR_CR_PLS_2V5
 
PWR_CR_PLS_LEV3


	)

821 
	#PWR_CR_PLS_2V6
 
PWR_CR_PLS_LEV4


	)

822 
	#PWR_CR_PLS_2V7
 
PWR_CR_PLS_LEV5


	)

823 
	#PWR_CR_PLS_2V8
 
PWR_CR_PLS_LEV6


	)

824 
	#PWR_CR_PLS_2V9
 
PWR_CR_PLS_LEV7


	)

826 
	#PWR_CR_DBP_Pos
 (8U)

	)

827 
	#PWR_CR_DBP_Msk
 (0x1U << 
PWR_CR_DBP_Pos
è

	)

828 
	#PWR_CR_DBP
 
PWR_CR_DBP_Msk


	)

832 
	#PWR_CSR_WUF_Pos
 (0U)

	)

833 
	#PWR_CSR_WUF_Msk
 (0x1U << 
PWR_CSR_WUF_Pos
è

	)

834 
	#PWR_CSR_WUF
 
PWR_CSR_WUF_Msk


	)

835 
	#PWR_CSR_SBF_Pos
 (1U)

	)

836 
	#PWR_CSR_SBF_Msk
 (0x1U << 
PWR_CSR_SBF_Pos
è

	)

837 
	#PWR_CSR_SBF
 
PWR_CSR_SBF_Msk


	)

838 
	#PWR_CSR_PVDO_Pos
 (2U)

	)

839 
	#PWR_CSR_PVDO_Msk
 (0x1U << 
PWR_CSR_PVDO_Pos
è

	)

840 
	#PWR_CSR_PVDO
 
PWR_CSR_PVDO_Msk


	)

841 
	#PWR_CSR_EWUP_Pos
 (8U)

	)

842 
	#PWR_CSR_EWUP_Msk
 (0x1U << 
PWR_CSR_EWUP_Pos
è

	)

843 
	#PWR_CSR_EWUP
 
PWR_CSR_EWUP_Msk


	)

852 
	#BKP_DR1_D_Pos
 (0U)

	)

853 
	#BKP_DR1_D_Msk
 (0xFFFFU << 
BKP_DR1_D_Pos
è

	)

854 
	#BKP_DR1_D
 
BKP_DR1_D_Msk


	)

857 
	#BKP_DR2_D_Pos
 (0U)

	)

858 
	#BKP_DR2_D_Msk
 (0xFFFFU << 
BKP_DR2_D_Pos
è

	)

859 
	#BKP_DR2_D
 
BKP_DR2_D_Msk


	)

862 
	#BKP_DR3_D_Pos
 (0U)

	)

863 
	#BKP_DR3_D_Msk
 (0xFFFFU << 
BKP_DR3_D_Pos
è

	)

864 
	#BKP_DR3_D
 
BKP_DR3_D_Msk


	)

867 
	#BKP_DR4_D_Pos
 (0U)

	)

868 
	#BKP_DR4_D_Msk
 (0xFFFFU << 
BKP_DR4_D_Pos
è

	)

869 
	#BKP_DR4_D
 
BKP_DR4_D_Msk


	)

872 
	#BKP_DR5_D_Pos
 (0U)

	)

873 
	#BKP_DR5_D_Msk
 (0xFFFFU << 
BKP_DR5_D_Pos
è

	)

874 
	#BKP_DR5_D
 
BKP_DR5_D_Msk


	)

877 
	#BKP_DR6_D_Pos
 (0U)

	)

878 
	#BKP_DR6_D_Msk
 (0xFFFFU << 
BKP_DR6_D_Pos
è

	)

879 
	#BKP_DR6_D
 
BKP_DR6_D_Msk


	)

882 
	#BKP_DR7_D_Pos
 (0U)

	)

883 
	#BKP_DR7_D_Msk
 (0xFFFFU << 
BKP_DR7_D_Pos
è

	)

884 
	#BKP_DR7_D
 
BKP_DR7_D_Msk


	)

887 
	#BKP_DR8_D_Pos
 (0U)

	)

888 
	#BKP_DR8_D_Msk
 (0xFFFFU << 
BKP_DR8_D_Pos
è

	)

889 
	#BKP_DR8_D
 
BKP_DR8_D_Msk


	)

892 
	#BKP_DR9_D_Pos
 (0U)

	)

893 
	#BKP_DR9_D_Msk
 (0xFFFFU << 
BKP_DR9_D_Pos
è

	)

894 
	#BKP_DR9_D
 
BKP_DR9_D_Msk


	)

897 
	#BKP_DR10_D_Pos
 (0U)

	)

898 
	#BKP_DR10_D_Msk
 (0xFFFFU << 
BKP_DR10_D_Pos
è

	)

899 
	#BKP_DR10_D
 
BKP_DR10_D_Msk


	)

901 
	#RTC_BKP_NUMBER
 10

	)

904 
	#BKP_RTCCR_CAL_Pos
 (0U)

	)

905 
	#BKP_RTCCR_CAL_Msk
 (0x7FU << 
BKP_RTCCR_CAL_Pos
è

	)

906 
	#BKP_RTCCR_CAL
 
BKP_RTCCR_CAL_Msk


	)

907 
	#BKP_RTCCR_CCO_Pos
 (7U)

	)

908 
	#BKP_RTCCR_CCO_Msk
 (0x1U << 
BKP_RTCCR_CCO_Pos
è

	)

909 
	#BKP_RTCCR_CCO
 
BKP_RTCCR_CCO_Msk


	)

910 
	#BKP_RTCCR_ASOE_Pos
 (8U)

	)

911 
	#BKP_RTCCR_ASOE_Msk
 (0x1U << 
BKP_RTCCR_ASOE_Pos
è

	)

912 
	#BKP_RTCCR_ASOE
 
BKP_RTCCR_ASOE_Msk


	)

913 
	#BKP_RTCCR_ASOS_Pos
 (9U)

	)

914 
	#BKP_RTCCR_ASOS_Msk
 (0x1U << 
BKP_RTCCR_ASOS_Pos
è

	)

915 
	#BKP_RTCCR_ASOS
 
BKP_RTCCR_ASOS_Msk


	)

918 
	#BKP_CR_TPE_Pos
 (0U)

	)

919 
	#BKP_CR_TPE_Msk
 (0x1U << 
BKP_CR_TPE_Pos
è

	)

920 
	#BKP_CR_TPE
 
BKP_CR_TPE_Msk


	)

921 
	#BKP_CR_TPAL_Pos
 (1U)

	)

922 
	#BKP_CR_TPAL_Msk
 (0x1U << 
BKP_CR_TPAL_Pos
è

	)

923 
	#BKP_CR_TPAL
 
BKP_CR_TPAL_Msk


	)

926 
	#BKP_CSR_CTE_Pos
 (0U)

	)

927 
	#BKP_CSR_CTE_Msk
 (0x1U << 
BKP_CSR_CTE_Pos
è

	)

928 
	#BKP_CSR_CTE
 
BKP_CSR_CTE_Msk


	)

929 
	#BKP_CSR_CTI_Pos
 (1U)

	)

930 
	#BKP_CSR_CTI_Msk
 (0x1U << 
BKP_CSR_CTI_Pos
è

	)

931 
	#BKP_CSR_CTI
 
BKP_CSR_CTI_Msk


	)

932 
	#BKP_CSR_TPIE_Pos
 (2U)

	)

933 
	#BKP_CSR_TPIE_Msk
 (0x1U << 
BKP_CSR_TPIE_Pos
è

	)

934 
	#BKP_CSR_TPIE
 
BKP_CSR_TPIE_Msk


	)

935 
	#BKP_CSR_TEF_Pos
 (8U)

	)

936 
	#BKP_CSR_TEF_Msk
 (0x1U << 
BKP_CSR_TEF_Pos
è

	)

937 
	#BKP_CSR_TEF
 
BKP_CSR_TEF_Msk


	)

938 
	#BKP_CSR_TIF_Pos
 (9U)

	)

939 
	#BKP_CSR_TIF_Msk
 (0x1U << 
BKP_CSR_TIF_Pos
è

	)

940 
	#BKP_CSR_TIF
 
BKP_CSR_TIF_Msk


	)

949 
	#RCC_CR_HSION_Pos
 (0U)

	)

950 
	#RCC_CR_HSION_Msk
 (0x1U << 
RCC_CR_HSION_Pos
è

	)

951 
	#RCC_CR_HSION
 
RCC_CR_HSION_Msk


	)

952 
	#RCC_CR_HSIRDY_Pos
 (1U)

	)

953 
	#RCC_CR_HSIRDY_Msk
 (0x1U << 
RCC_CR_HSIRDY_Pos
è

	)

954 
	#RCC_CR_HSIRDY
 
RCC_CR_HSIRDY_Msk


	)

955 
	#RCC_CR_HSITRIM_Pos
 (3U)

	)

956 
	#RCC_CR_HSITRIM_Msk
 (0x1FU << 
RCC_CR_HSITRIM_Pos
è

	)

957 
	#RCC_CR_HSITRIM
 
RCC_CR_HSITRIM_Msk


	)

958 
	#RCC_CR_HSICAL_Pos
 (8U)

	)

959 
	#RCC_CR_HSICAL_Msk
 (0xFFU << 
RCC_CR_HSICAL_Pos
è

	)

960 
	#RCC_CR_HSICAL
 
RCC_CR_HSICAL_Msk


	)

961 
	#RCC_CR_HSEON_Pos
 (16U)

	)

962 
	#RCC_CR_HSEON_Msk
 (0x1U << 
RCC_CR_HSEON_Pos
è

	)

963 
	#RCC_CR_HSEON
 
RCC_CR_HSEON_Msk


	)

964 
	#RCC_CR_HSERDY_Pos
 (17U)

	)

965 
	#RCC_CR_HSERDY_Msk
 (0x1U << 
RCC_CR_HSERDY_Pos
è

	)

966 
	#RCC_CR_HSERDY
 
RCC_CR_HSERDY_Msk


	)

967 
	#RCC_CR_HSEBYP_Pos
 (18U)

	)

968 
	#RCC_CR_HSEBYP_Msk
 (0x1U << 
RCC_CR_HSEBYP_Pos
è

	)

969 
	#RCC_CR_HSEBYP
 
RCC_CR_HSEBYP_Msk


	)

970 
	#RCC_CR_CSSON_Pos
 (19U)

	)

971 
	#RCC_CR_CSSON_Msk
 (0x1U << 
RCC_CR_CSSON_Pos
è

	)

972 
	#RCC_CR_CSSON
 
RCC_CR_CSSON_Msk


	)

973 
	#RCC_CR_PLLON_Pos
 (24U)

	)

974 
	#RCC_CR_PLLON_Msk
 (0x1U << 
RCC_CR_PLLON_Pos
è

	)

975 
	#RCC_CR_PLLON
 
RCC_CR_PLLON_Msk


	)

976 
	#RCC_CR_PLLRDY_Pos
 (25U)

	)

977 
	#RCC_CR_PLLRDY_Msk
 (0x1U << 
RCC_CR_PLLRDY_Pos
è

	)

978 
	#RCC_CR_PLLRDY
 
RCC_CR_PLLRDY_Msk


	)

983 
	#RCC_CFGR_SW_Pos
 (0U)

	)

984 
	#RCC_CFGR_SW_Msk
 (0x3U << 
RCC_CFGR_SW_Pos
è

	)

985 
	#RCC_CFGR_SW
 
RCC_CFGR_SW_Msk


	)

986 
	#RCC_CFGR_SW_0
 (0x1U << 
RCC_CFGR_SW_Pos
è

	)

987 
	#RCC_CFGR_SW_1
 (0x2U << 
RCC_CFGR_SW_Pos
è

	)

989 
	#RCC_CFGR_SW_HSI
 0x00000000U

	)

990 
	#RCC_CFGR_SW_HSE
 0x00000001U

	)

991 
	#RCC_CFGR_SW_PLL
 0x00000002U

	)

994 
	#RCC_CFGR_SWS_Pos
 (2U)

	)

995 
	#RCC_CFGR_SWS_Msk
 (0x3U << 
RCC_CFGR_SWS_Pos
è

	)

996 
	#RCC_CFGR_SWS
 
RCC_CFGR_SWS_Msk


	)

997 
	#RCC_CFGR_SWS_0
 (0x1U << 
RCC_CFGR_SWS_Pos
è

	)

998 
	#RCC_CFGR_SWS_1
 (0x2U << 
RCC_CFGR_SWS_Pos
è

	)

1000 
	#RCC_CFGR_SWS_HSI
 0x00000000U

	)

1001 
	#RCC_CFGR_SWS_HSE
 0x00000004U

	)

1002 
	#RCC_CFGR_SWS_PLL
 0x00000008U

	)

1005 
	#RCC_CFGR_HPRE_Pos
 (4U)

	)

1006 
	#RCC_CFGR_HPRE_Msk
 (0xFU << 
RCC_CFGR_HPRE_Pos
è

	)

1007 
	#RCC_CFGR_HPRE
 
RCC_CFGR_HPRE_Msk


	)

1008 
	#RCC_CFGR_HPRE_0
 (0x1U << 
RCC_CFGR_HPRE_Pos
è

	)

1009 
	#RCC_CFGR_HPRE_1
 (0x2U << 
RCC_CFGR_HPRE_Pos
è

	)

1010 
	#RCC_CFGR_HPRE_2
 (0x4U << 
RCC_CFGR_HPRE_Pos
è

	)

1011 
	#RCC_CFGR_HPRE_3
 (0x8U << 
RCC_CFGR_HPRE_Pos
è

	)

1013 
	#RCC_CFGR_HPRE_DIV1
 0x00000000U

	)

1014 
	#RCC_CFGR_HPRE_DIV2
 0x00000080U

	)

1015 
	#RCC_CFGR_HPRE_DIV4
 0x00000090U

	)

1016 
	#RCC_CFGR_HPRE_DIV8
 0x000000A0U

	)

1017 
	#RCC_CFGR_HPRE_DIV16
 0x000000B0U

	)

1018 
	#RCC_CFGR_HPRE_DIV64
 0x000000C0U

	)

1019 
	#RCC_CFGR_HPRE_DIV128
 0x000000D0U

	)

1020 
	#RCC_CFGR_HPRE_DIV256
 0x000000E0U

	)

1021 
	#RCC_CFGR_HPRE_DIV512
 0x000000F0U

	)

1024 
	#RCC_CFGR_PPRE1_Pos
 (8U)

	)

1025 
	#RCC_CFGR_PPRE1_Msk
 (0x7U << 
RCC_CFGR_PPRE1_Pos
è

	)

1026 
	#RCC_CFGR_PPRE1
 
RCC_CFGR_PPRE1_Msk


	)

1027 
	#RCC_CFGR_PPRE1_0
 (0x1U << 
RCC_CFGR_PPRE1_Pos
è

	)

1028 
	#RCC_CFGR_PPRE1_1
 (0x2U << 
RCC_CFGR_PPRE1_Pos
è

	)

1029 
	#RCC_CFGR_PPRE1_2
 (0x4U << 
RCC_CFGR_PPRE1_Pos
è

	)

1031 
	#RCC_CFGR_PPRE1_DIV1
 0x00000000U

	)

1032 
	#RCC_CFGR_PPRE1_DIV2
 0x00000400U

	)

1033 
	#RCC_CFGR_PPRE1_DIV4
 0x00000500U

	)

1034 
	#RCC_CFGR_PPRE1_DIV8
 0x00000600U

	)

1035 
	#RCC_CFGR_PPRE1_DIV16
 0x00000700U

	)

1038 
	#RCC_CFGR_PPRE2_Pos
 (11U)

	)

1039 
	#RCC_CFGR_PPRE2_Msk
 (0x7U << 
RCC_CFGR_PPRE2_Pos
è

	)

1040 
	#RCC_CFGR_PPRE2
 
RCC_CFGR_PPRE2_Msk


	)

1041 
	#RCC_CFGR_PPRE2_0
 (0x1U << 
RCC_CFGR_PPRE2_Pos
è

	)

1042 
	#RCC_CFGR_PPRE2_1
 (0x2U << 
RCC_CFGR_PPRE2_Pos
è

	)

1043 
	#RCC_CFGR_PPRE2_2
 (0x4U << 
RCC_CFGR_PPRE2_Pos
è

	)

1045 
	#RCC_CFGR_PPRE2_DIV1
 0x00000000U

	)

1046 
	#RCC_CFGR_PPRE2_DIV2
 0x00002000U

	)

1047 
	#RCC_CFGR_PPRE2_DIV4
 0x00002800U

	)

1048 
	#RCC_CFGR_PPRE2_DIV8
 0x00003000U

	)

1049 
	#RCC_CFGR_PPRE2_DIV16
 0x00003800U

	)

1052 
	#RCC_CFGR_ADCPRE_Pos
 (14U)

	)

1053 
	#RCC_CFGR_ADCPRE_Msk
 (0x3U << 
RCC_CFGR_ADCPRE_Pos
è

	)

1054 
	#RCC_CFGR_ADCPRE
 
RCC_CFGR_ADCPRE_Msk


	)

1055 
	#RCC_CFGR_ADCPRE_0
 (0x1U << 
RCC_CFGR_ADCPRE_Pos
è

	)

1056 
	#RCC_CFGR_ADCPRE_1
 (0x2U << 
RCC_CFGR_ADCPRE_Pos
è

	)

1058 
	#RCC_CFGR_ADCPRE_DIV2
 0x00000000U

	)

1059 
	#RCC_CFGR_ADCPRE_DIV4
 0x00004000U

	)

1060 
	#RCC_CFGR_ADCPRE_DIV6
 0x00008000U

	)

1061 
	#RCC_CFGR_ADCPRE_DIV8
 0x0000C000U

	)

1063 
	#RCC_CFGR_PLLSRC_Pos
 (16U)

	)

1064 
	#RCC_CFGR_PLLSRC_Msk
 (0x1U << 
RCC_CFGR_PLLSRC_Pos
è

	)

1065 
	#RCC_CFGR_PLLSRC
 
RCC_CFGR_PLLSRC_Msk


	)

1067 
	#RCC_CFGR_PLLXTPRE_Pos
 (17U)

	)

1068 
	#RCC_CFGR_PLLXTPRE_Msk
 (0x1U << 
RCC_CFGR_PLLXTPRE_Pos
è

	)

1069 
	#RCC_CFGR_PLLXTPRE
 
RCC_CFGR_PLLXTPRE_Msk


	)

1072 
	#RCC_CFGR_PLLMULL_Pos
 (18U)

	)

1073 
	#RCC_CFGR_PLLMULL_Msk
 (0xFU << 
RCC_CFGR_PLLMULL_Pos
è

	)

1074 
	#RCC_CFGR_PLLMULL
 
RCC_CFGR_PLLMULL_Msk


	)

1075 
	#RCC_CFGR_PLLMULL_0
 (0x1U << 
RCC_CFGR_PLLMULL_Pos
è

	)

1076 
	#RCC_CFGR_PLLMULL_1
 (0x2U << 
RCC_CFGR_PLLMULL_Pos
è

	)

1077 
	#RCC_CFGR_PLLMULL_2
 (0x4U << 
RCC_CFGR_PLLMULL_Pos
è

	)

1078 
	#RCC_CFGR_PLLMULL_3
 (0x8U << 
RCC_CFGR_PLLMULL_Pos
è

	)

1080 
	#RCC_CFGR_PLLXTPRE_HSE
 0x00000000U

	)

1081 
	#RCC_CFGR_PLLXTPRE_HSE_DIV2
 0x00020000U

	)

1083 
	#RCC_CFGR_PLLMULL2
 0x00000000U

	)

1084 
	#RCC_CFGR_PLLMULL3_Pos
 (18U)

	)

1085 
	#RCC_CFGR_PLLMULL3_Msk
 (0x1U << 
RCC_CFGR_PLLMULL3_Pos
è

	)

1086 
	#RCC_CFGR_PLLMULL3
 
RCC_CFGR_PLLMULL3_Msk


	)

1087 
	#RCC_CFGR_PLLMULL4_Pos
 (19U)

	)

1088 
	#RCC_CFGR_PLLMULL4_Msk
 (0x1U << 
RCC_CFGR_PLLMULL4_Pos
è

	)

1089 
	#RCC_CFGR_PLLMULL4
 
RCC_CFGR_PLLMULL4_Msk


	)

1090 
	#RCC_CFGR_PLLMULL5_Pos
 (18U)

	)

1091 
	#RCC_CFGR_PLLMULL5_Msk
 (0x3U << 
RCC_CFGR_PLLMULL5_Pos
è

	)

1092 
	#RCC_CFGR_PLLMULL5
 
RCC_CFGR_PLLMULL5_Msk


	)

1093 
	#RCC_CFGR_PLLMULL6_Pos
 (20U)

	)

1094 
	#RCC_CFGR_PLLMULL6_Msk
 (0x1U << 
RCC_CFGR_PLLMULL6_Pos
è

	)

1095 
	#RCC_CFGR_PLLMULL6
 
RCC_CFGR_PLLMULL6_Msk


	)

1096 
	#RCC_CFGR_PLLMULL7_Pos
 (18U)

	)

1097 
	#RCC_CFGR_PLLMULL7_Msk
 (0x5U << 
RCC_CFGR_PLLMULL7_Pos
è

	)

1098 
	#RCC_CFGR_PLLMULL7
 
RCC_CFGR_PLLMULL7_Msk


	)

1099 
	#RCC_CFGR_PLLMULL8_Pos
 (19U)

	)

1100 
	#RCC_CFGR_PLLMULL8_Msk
 (0x3U << 
RCC_CFGR_PLLMULL8_Pos
è

	)

1101 
	#RCC_CFGR_PLLMULL8
 
RCC_CFGR_PLLMULL8_Msk


	)

1102 
	#RCC_CFGR_PLLMULL9_Pos
 (18U)

	)

1103 
	#RCC_CFGR_PLLMULL9_Msk
 (0x7U << 
RCC_CFGR_PLLMULL9_Pos
è

	)

1104 
	#RCC_CFGR_PLLMULL9
 
RCC_CFGR_PLLMULL9_Msk


	)

1105 
	#RCC_CFGR_PLLMULL10_Pos
 (21U)

	)

1106 
	#RCC_CFGR_PLLMULL10_Msk
 (0x1U << 
RCC_CFGR_PLLMULL10_Pos
è

	)

1107 
	#RCC_CFGR_PLLMULL10
 
RCC_CFGR_PLLMULL10_Msk


	)

1108 
	#RCC_CFGR_PLLMULL11_Pos
 (18U)

	)

1109 
	#RCC_CFGR_PLLMULL11_Msk
 (0x9U << 
RCC_CFGR_PLLMULL11_Pos
è

	)

1110 
	#RCC_CFGR_PLLMULL11
 
RCC_CFGR_PLLMULL11_Msk


	)

1111 
	#RCC_CFGR_PLLMULL12_Pos
 (19U)

	)

1112 
	#RCC_CFGR_PLLMULL12_Msk
 (0x5U << 
RCC_CFGR_PLLMULL12_Pos
è

	)

1113 
	#RCC_CFGR_PLLMULL12
 
RCC_CFGR_PLLMULL12_Msk


	)

1114 
	#RCC_CFGR_PLLMULL13_Pos
 (18U)

	)

1115 
	#RCC_CFGR_PLLMULL13_Msk
 (0xBU << 
RCC_CFGR_PLLMULL13_Pos
è

	)

1116 
	#RCC_CFGR_PLLMULL13
 
RCC_CFGR_PLLMULL13_Msk


	)

1117 
	#RCC_CFGR_PLLMULL14_Pos
 (20U)

	)

1118 
	#RCC_CFGR_PLLMULL14_Msk
 (0x3U << 
RCC_CFGR_PLLMULL14_Pos
è

	)

1119 
	#RCC_CFGR_PLLMULL14
 
RCC_CFGR_PLLMULL14_Msk


	)

1120 
	#RCC_CFGR_PLLMULL15_Pos
 (18U)

	)

1121 
	#RCC_CFGR_PLLMULL15_Msk
 (0xDU << 
RCC_CFGR_PLLMULL15_Pos
è

	)

1122 
	#RCC_CFGR_PLLMULL15
 
RCC_CFGR_PLLMULL15_Msk


	)

1123 
	#RCC_CFGR_PLLMULL16_Pos
 (19U)

	)

1124 
	#RCC_CFGR_PLLMULL16_Msk
 (0x7U << 
RCC_CFGR_PLLMULL16_Pos
è

	)

1125 
	#RCC_CFGR_PLLMULL16
 
RCC_CFGR_PLLMULL16_Msk


	)

1126 
	#RCC_CFGR_USBPRE_Pos
 (22U)

	)

1127 
	#RCC_CFGR_USBPRE_Msk
 (0x1U << 
RCC_CFGR_USBPRE_Pos
è

	)

1128 
	#RCC_CFGR_USBPRE
 
RCC_CFGR_USBPRE_Msk


	)

1131 
	#RCC_CFGR_MCO_Pos
 (24U)

	)

1132 
	#RCC_CFGR_MCO_Msk
 (0x7U << 
RCC_CFGR_MCO_Pos
è

	)

1133 
	#RCC_CFGR_MCO
 
RCC_CFGR_MCO_Msk


	)

1134 
	#RCC_CFGR_MCO_0
 (0x1U << 
RCC_CFGR_MCO_Pos
è

	)

1135 
	#RCC_CFGR_MCO_1
 (0x2U << 
RCC_CFGR_MCO_Pos
è

	)

1136 
	#RCC_CFGR_MCO_2
 (0x4U << 
RCC_CFGR_MCO_Pos
è

	)

1138 
	#RCC_CFGR_MCO_NOCLOCK
 0x00000000U

	)

1139 
	#RCC_CFGR_MCO_SYSCLK
 0x04000000U

	)

1140 
	#RCC_CFGR_MCO_HSI
 0x05000000U

	)

1141 
	#RCC_CFGR_MCO_HSE
 0x06000000U

	)

1142 
	#RCC_CFGR_MCO_PLLCLK_DIV2
 0x07000000U

	)

1145 
	#RCC_CFGR_MCOSEL
 
RCC_CFGR_MCO


	)

1146 
	#RCC_CFGR_MCOSEL_0
 
RCC_CFGR_MCO_0


	)

1147 
	#RCC_CFGR_MCOSEL_1
 
RCC_CFGR_MCO_1


	)

1148 
	#RCC_CFGR_MCOSEL_2
 
RCC_CFGR_MCO_2


	)

1149 
	#RCC_CFGR_MCOSEL_NOCLOCK
 
RCC_CFGR_MCO_NOCLOCK


	)

1150 
	#RCC_CFGR_MCOSEL_SYSCLK
 
RCC_CFGR_MCO_SYSCLK


	)

1151 
	#RCC_CFGR_MCOSEL_HSI
 
RCC_CFGR_MCO_HSI


	)

1152 
	#RCC_CFGR_MCOSEL_HSE
 
RCC_CFGR_MCO_HSE


	)

1153 
	#RCC_CFGR_MCOSEL_PLL_DIV2
 
RCC_CFGR_MCO_PLLCLK_DIV2


	)

1156 
	#RCC_CIR_LSIRDYF_Pos
 (0U)

	)

1157 
	#RCC_CIR_LSIRDYF_Msk
 (0x1U << 
RCC_CIR_LSIRDYF_Pos
è

	)

1158 
	#RCC_CIR_LSIRDYF
 
RCC_CIR_LSIRDYF_Msk


	)

1159 
	#RCC_CIR_LSERDYF_Pos
 (1U)

	)

1160 
	#RCC_CIR_LSERDYF_Msk
 (0x1U << 
RCC_CIR_LSERDYF_Pos
è

	)

1161 
	#RCC_CIR_LSERDYF
 
RCC_CIR_LSERDYF_Msk


	)

1162 
	#RCC_CIR_HSIRDYF_Pos
 (2U)

	)

1163 
	#RCC_CIR_HSIRDYF_Msk
 (0x1U << 
RCC_CIR_HSIRDYF_Pos
è

	)

1164 
	#RCC_CIR_HSIRDYF
 
RCC_CIR_HSIRDYF_Msk


	)

1165 
	#RCC_CIR_HSERDYF_Pos
 (3U)

	)

1166 
	#RCC_CIR_HSERDYF_Msk
 (0x1U << 
RCC_CIR_HSERDYF_Pos
è

	)

1167 
	#RCC_CIR_HSERDYF
 
RCC_CIR_HSERDYF_Msk


	)

1168 
	#RCC_CIR_PLLRDYF_Pos
 (4U)

	)

1169 
	#RCC_CIR_PLLRDYF_Msk
 (0x1U << 
RCC_CIR_PLLRDYF_Pos
è

	)

1170 
	#RCC_CIR_PLLRDYF
 
RCC_CIR_PLLRDYF_Msk


	)

1171 
	#RCC_CIR_CSSF_Pos
 (7U)

	)

1172 
	#RCC_CIR_CSSF_Msk
 (0x1U << 
RCC_CIR_CSSF_Pos
è

	)

1173 
	#RCC_CIR_CSSF
 
RCC_CIR_CSSF_Msk


	)

1174 
	#RCC_CIR_LSIRDYIE_Pos
 (8U)

	)

1175 
	#RCC_CIR_LSIRDYIE_Msk
 (0x1U << 
RCC_CIR_LSIRDYIE_Pos
è

	)

1176 
	#RCC_CIR_LSIRDYIE
 
RCC_CIR_LSIRDYIE_Msk


	)

1177 
	#RCC_CIR_LSERDYIE_Pos
 (9U)

	)

1178 
	#RCC_CIR_LSERDYIE_Msk
 (0x1U << 
RCC_CIR_LSERDYIE_Pos
è

	)

1179 
	#RCC_CIR_LSERDYIE
 
RCC_CIR_LSERDYIE_Msk


	)

1180 
	#RCC_CIR_HSIRDYIE_Pos
 (10U)

	)

1181 
	#RCC_CIR_HSIRDYIE_Msk
 (0x1U << 
RCC_CIR_HSIRDYIE_Pos
è

	)

1182 
	#RCC_CIR_HSIRDYIE
 
RCC_CIR_HSIRDYIE_Msk


	)

1183 
	#RCC_CIR_HSERDYIE_Pos
 (11U)

	)

1184 
	#RCC_CIR_HSERDYIE_Msk
 (0x1U << 
RCC_CIR_HSERDYIE_Pos
è

	)

1185 
	#RCC_CIR_HSERDYIE
 
RCC_CIR_HSERDYIE_Msk


	)

1186 
	#RCC_CIR_PLLRDYIE_Pos
 (12U)

	)

1187 
	#RCC_CIR_PLLRDYIE_Msk
 (0x1U << 
RCC_CIR_PLLRDYIE_Pos
è

	)

1188 
	#RCC_CIR_PLLRDYIE
 
RCC_CIR_PLLRDYIE_Msk


	)

1189 
	#RCC_CIR_LSIRDYC_Pos
 (16U)

	)

1190 
	#RCC_CIR_LSIRDYC_Msk
 (0x1U << 
RCC_CIR_LSIRDYC_Pos
è

	)

1191 
	#RCC_CIR_LSIRDYC
 
RCC_CIR_LSIRDYC_Msk


	)

1192 
	#RCC_CIR_LSERDYC_Pos
 (17U)

	)

1193 
	#RCC_CIR_LSERDYC_Msk
 (0x1U << 
RCC_CIR_LSERDYC_Pos
è

	)

1194 
	#RCC_CIR_LSERDYC
 
RCC_CIR_LSERDYC_Msk


	)

1195 
	#RCC_CIR_HSIRDYC_Pos
 (18U)

	)

1196 
	#RCC_CIR_HSIRDYC_Msk
 (0x1U << 
RCC_CIR_HSIRDYC_Pos
è

	)

1197 
	#RCC_CIR_HSIRDYC
 
RCC_CIR_HSIRDYC_Msk


	)

1198 
	#RCC_CIR_HSERDYC_Pos
 (19U)

	)

1199 
	#RCC_CIR_HSERDYC_Msk
 (0x1U << 
RCC_CIR_HSERDYC_Pos
è

	)

1200 
	#RCC_CIR_HSERDYC
 
RCC_CIR_HSERDYC_Msk


	)

1201 
	#RCC_CIR_PLLRDYC_Pos
 (20U)

	)

1202 
	#RCC_CIR_PLLRDYC_Msk
 (0x1U << 
RCC_CIR_PLLRDYC_Pos
è

	)

1203 
	#RCC_CIR_PLLRDYC
 
RCC_CIR_PLLRDYC_Msk


	)

1204 
	#RCC_CIR_CSSC_Pos
 (23U)

	)

1205 
	#RCC_CIR_CSSC_Msk
 (0x1U << 
RCC_CIR_CSSC_Pos
è

	)

1206 
	#RCC_CIR_CSSC
 
RCC_CIR_CSSC_Msk


	)

1210 
	#RCC_APB2RSTR_AFIORST_Pos
 (0U)

	)

1211 
	#RCC_APB2RSTR_AFIORST_Msk
 (0x1U << 
RCC_APB2RSTR_AFIORST_Pos
è

	)

1212 
	#RCC_APB2RSTR_AFIORST
 
RCC_APB2RSTR_AFIORST_Msk


	)

1213 
	#RCC_APB2RSTR_IOPARST_Pos
 (2U)

	)

1214 
	#RCC_APB2RSTR_IOPARST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPARST_Pos
è

	)

1215 
	#RCC_APB2RSTR_IOPARST
 
RCC_APB2RSTR_IOPARST_Msk


	)

1216 
	#RCC_APB2RSTR_IOPBRST_Pos
 (3U)

	)

1217 
	#RCC_APB2RSTR_IOPBRST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPBRST_Pos
è

	)

1218 
	#RCC_APB2RSTR_IOPBRST
 
RCC_APB2RSTR_IOPBRST_Msk


	)

1219 
	#RCC_APB2RSTR_IOPCRST_Pos
 (4U)

	)

1220 
	#RCC_APB2RSTR_IOPCRST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPCRST_Pos
è

	)

1221 
	#RCC_APB2RSTR_IOPCRST
 
RCC_APB2RSTR_IOPCRST_Msk


	)

1222 
	#RCC_APB2RSTR_IOPDRST_Pos
 (5U)

	)

1223 
	#RCC_APB2RSTR_IOPDRST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPDRST_Pos
è

	)

1224 
	#RCC_APB2RSTR_IOPDRST
 
RCC_APB2RSTR_IOPDRST_Msk


	)

1225 
	#RCC_APB2RSTR_ADC1RST_Pos
 (9U)

	)

1226 
	#RCC_APB2RSTR_ADC1RST_Msk
 (0x1U << 
RCC_APB2RSTR_ADC1RST_Pos
è

	)

1227 
	#RCC_APB2RSTR_ADC1RST
 
RCC_APB2RSTR_ADC1RST_Msk


	)

1229 
	#RCC_APB2RSTR_ADC2RST_Pos
 (10U)

	)

1230 
	#RCC_APB2RSTR_ADC2RST_Msk
 (0x1U << 
RCC_APB2RSTR_ADC2RST_Pos
è

	)

1231 
	#RCC_APB2RSTR_ADC2RST
 
RCC_APB2RSTR_ADC2RST_Msk


	)

1233 
	#RCC_APB2RSTR_TIM1RST_Pos
 (11U)

	)

1234 
	#RCC_APB2RSTR_TIM1RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM1RST_Pos
è

	)

1235 
	#RCC_APB2RSTR_TIM1RST
 
RCC_APB2RSTR_TIM1RST_Msk


	)

1236 
	#RCC_APB2RSTR_SPI1RST_Pos
 (12U)

	)

1237 
	#RCC_APB2RSTR_SPI1RST_Msk
 (0x1U << 
RCC_APB2RSTR_SPI1RST_Pos
è

	)

1238 
	#RCC_APB2RSTR_SPI1RST
 
RCC_APB2RSTR_SPI1RST_Msk


	)

1239 
	#RCC_APB2RSTR_USART1RST_Pos
 (14U)

	)

1240 
	#RCC_APB2RSTR_USART1RST_Msk
 (0x1U << 
RCC_APB2RSTR_USART1RST_Pos
è

	)

1241 
	#RCC_APB2RSTR_USART1RST
 
RCC_APB2RSTR_USART1RST_Msk


	)

1244 
	#RCC_APB2RSTR_IOPERST_Pos
 (6U)

	)

1245 
	#RCC_APB2RSTR_IOPERST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPERST_Pos
è

	)

1246 
	#RCC_APB2RSTR_IOPERST
 
RCC_APB2RSTR_IOPERST_Msk


	)

1252 
	#RCC_APB1RSTR_TIM2RST_Pos
 (0U)

	)

1253 
	#RCC_APB1RSTR_TIM2RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM2RST_Pos
è

	)

1254 
	#RCC_APB1RSTR_TIM2RST
 
RCC_APB1RSTR_TIM2RST_Msk


	)

1255 
	#RCC_APB1RSTR_TIM3RST_Pos
 (1U)

	)

1256 
	#RCC_APB1RSTR_TIM3RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM3RST_Pos
è

	)

1257 
	#RCC_APB1RSTR_TIM3RST
 
RCC_APB1RSTR_TIM3RST_Msk


	)

1258 
	#RCC_APB1RSTR_WWDGRST_Pos
 (11U)

	)

1259 
	#RCC_APB1RSTR_WWDGRST_Msk
 (0x1U << 
RCC_APB1RSTR_WWDGRST_Pos
è

	)

1260 
	#RCC_APB1RSTR_WWDGRST
 
RCC_APB1RSTR_WWDGRST_Msk


	)

1261 
	#RCC_APB1RSTR_USART2RST_Pos
 (17U)

	)

1262 
	#RCC_APB1RSTR_USART2RST_Msk
 (0x1U << 
RCC_APB1RSTR_USART2RST_Pos
è

	)

1263 
	#RCC_APB1RSTR_USART2RST
 
RCC_APB1RSTR_USART2RST_Msk


	)

1264 
	#RCC_APB1RSTR_I2C1RST_Pos
 (21U)

	)

1265 
	#RCC_APB1RSTR_I2C1RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C1RST_Pos
è

	)

1266 
	#RCC_APB1RSTR_I2C1RST
 
RCC_APB1RSTR_I2C1RST_Msk


	)

1268 
	#RCC_APB1RSTR_CAN1RST_Pos
 (25U)

	)

1269 
	#RCC_APB1RSTR_CAN1RST_Msk
 (0x1U << 
RCC_APB1RSTR_CAN1RST_Pos
è

	)

1270 
	#RCC_APB1RSTR_CAN1RST
 
RCC_APB1RSTR_CAN1RST_Msk


	)

1272 
	#RCC_APB1RSTR_BKPRST_Pos
 (27U)

	)

1273 
	#RCC_APB1RSTR_BKPRST_Msk
 (0x1U << 
RCC_APB1RSTR_BKPRST_Pos
è

	)

1274 
	#RCC_APB1RSTR_BKPRST
 
RCC_APB1RSTR_BKPRST_Msk


	)

1275 
	#RCC_APB1RSTR_PWRRST_Pos
 (28U)

	)

1276 
	#RCC_APB1RSTR_PWRRST_Msk
 (0x1U << 
RCC_APB1RSTR_PWRRST_Pos
è

	)

1277 
	#RCC_APB1RSTR_PWRRST
 
RCC_APB1RSTR_PWRRST_Msk


	)

1279 
	#RCC_APB1RSTR_TIM4RST_Pos
 (2U)

	)

1280 
	#RCC_APB1RSTR_TIM4RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM4RST_Pos
è

	)

1281 
	#RCC_APB1RSTR_TIM4RST
 
RCC_APB1RSTR_TIM4RST_Msk


	)

1282 
	#RCC_APB1RSTR_SPI2RST_Pos
 (14U)

	)

1283 
	#RCC_APB1RSTR_SPI2RST_Msk
 (0x1U << 
RCC_APB1RSTR_SPI2RST_Pos
è

	)

1284 
	#RCC_APB1RSTR_SPI2RST
 
RCC_APB1RSTR_SPI2RST_Msk


	)

1285 
	#RCC_APB1RSTR_USART3RST_Pos
 (18U)

	)

1286 
	#RCC_APB1RSTR_USART3RST_Msk
 (0x1U << 
RCC_APB1RSTR_USART3RST_Pos
è

	)

1287 
	#RCC_APB1RSTR_USART3RST
 
RCC_APB1RSTR_USART3RST_Msk


	)

1288 
	#RCC_APB1RSTR_I2C2RST_Pos
 (22U)

	)

1289 
	#RCC_APB1RSTR_I2C2RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C2RST_Pos
è

	)

1290 
	#RCC_APB1RSTR_I2C2RST
 
RCC_APB1RSTR_I2C2RST_Msk


	)

1292 
	#RCC_APB1RSTR_USBRST_Pos
 (23U)

	)

1293 
	#RCC_APB1RSTR_USBRST_Msk
 (0x1U << 
RCC_APB1RSTR_USBRST_Pos
è

	)

1294 
	#RCC_APB1RSTR_USBRST
 
RCC_APB1RSTR_USBRST_Msk


	)

1302 
	#RCC_AHBENR_DMA1EN_Pos
 (0U)

	)

1303 
	#RCC_AHBENR_DMA1EN_Msk
 (0x1U << 
RCC_AHBENR_DMA1EN_Pos
è

	)

1304 
	#RCC_AHBENR_DMA1EN
 
RCC_AHBENR_DMA1EN_Msk


	)

1305 
	#RCC_AHBENR_SRAMEN_Pos
 (2U)

	)

1306 
	#RCC_AHBENR_SRAMEN_Msk
 (0x1U << 
RCC_AHBENR_SRAMEN_Pos
è

	)

1307 
	#RCC_AHBENR_SRAMEN
 
RCC_AHBENR_SRAMEN_Msk


	)

1308 
	#RCC_AHBENR_FLITFEN_Pos
 (4U)

	)

1309 
	#RCC_AHBENR_FLITFEN_Msk
 (0x1U << 
RCC_AHBENR_FLITFEN_Pos
è

	)

1310 
	#RCC_AHBENR_FLITFEN
 
RCC_AHBENR_FLITFEN_Msk


	)

1311 
	#RCC_AHBENR_CRCEN_Pos
 (6U)

	)

1312 
	#RCC_AHBENR_CRCEN_Msk
 (0x1U << 
RCC_AHBENR_CRCEN_Pos
è

	)

1313 
	#RCC_AHBENR_CRCEN
 
RCC_AHBENR_CRCEN_Msk


	)

1319 
	#RCC_APB2ENR_AFIOEN_Pos
 (0U)

	)

1320 
	#RCC_APB2ENR_AFIOEN_Msk
 (0x1U << 
RCC_APB2ENR_AFIOEN_Pos
è

	)

1321 
	#RCC_APB2ENR_AFIOEN
 
RCC_APB2ENR_AFIOEN_Msk


	)

1322 
	#RCC_APB2ENR_IOPAEN_Pos
 (2U)

	)

1323 
	#RCC_APB2ENR_IOPAEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPAEN_Pos
è

	)

1324 
	#RCC_APB2ENR_IOPAEN
 
RCC_APB2ENR_IOPAEN_Msk


	)

1325 
	#RCC_APB2ENR_IOPBEN_Pos
 (3U)

	)

1326 
	#RCC_APB2ENR_IOPBEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPBEN_Pos
è

	)

1327 
	#RCC_APB2ENR_IOPBEN
 
RCC_APB2ENR_IOPBEN_Msk


	)

1328 
	#RCC_APB2ENR_IOPCEN_Pos
 (4U)

	)

1329 
	#RCC_APB2ENR_IOPCEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPCEN_Pos
è

	)

1330 
	#RCC_APB2ENR_IOPCEN
 
RCC_APB2ENR_IOPCEN_Msk


	)

1331 
	#RCC_APB2ENR_IOPDEN_Pos
 (5U)

	)

1332 
	#RCC_APB2ENR_IOPDEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPDEN_Pos
è

	)

1333 
	#RCC_APB2ENR_IOPDEN
 
RCC_APB2ENR_IOPDEN_Msk


	)

1334 
	#RCC_APB2ENR_ADC1EN_Pos
 (9U)

	)

1335 
	#RCC_APB2ENR_ADC1EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC1EN_Pos
è

	)

1336 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADC1EN_Msk


	)

1338 
	#RCC_APB2ENR_ADC2EN_Pos
 (10U)

	)

1339 
	#RCC_APB2ENR_ADC2EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC2EN_Pos
è

	)

1340 
	#RCC_APB2ENR_ADC2EN
 
RCC_APB2ENR_ADC2EN_Msk


	)

1342 
	#RCC_APB2ENR_TIM1EN_Pos
 (11U)

	)

1343 
	#RCC_APB2ENR_TIM1EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM1EN_Pos
è

	)

1344 
	#RCC_APB2ENR_TIM1EN
 
RCC_APB2ENR_TIM1EN_Msk


	)

1345 
	#RCC_APB2ENR_SPI1EN_Pos
 (12U)

	)

1346 
	#RCC_APB2ENR_SPI1EN_Msk
 (0x1U << 
RCC_APB2ENR_SPI1EN_Pos
è

	)

1347 
	#RCC_APB2ENR_SPI1EN
 
RCC_APB2ENR_SPI1EN_Msk


	)

1348 
	#RCC_APB2ENR_USART1EN_Pos
 (14U)

	)

1349 
	#RCC_APB2ENR_USART1EN_Msk
 (0x1U << 
RCC_APB2ENR_USART1EN_Pos
è

	)

1350 
	#RCC_APB2ENR_USART1EN
 
RCC_APB2ENR_USART1EN_Msk


	)

1353 
	#RCC_APB2ENR_IOPEEN_Pos
 (6U)

	)

1354 
	#RCC_APB2ENR_IOPEEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPEEN_Pos
è

	)

1355 
	#RCC_APB2ENR_IOPEEN
 
RCC_APB2ENR_IOPEEN_Msk


	)

1361 
	#RCC_APB1ENR_TIM2EN_Pos
 (0U)

	)

1362 
	#RCC_APB1ENR_TIM2EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM2EN_Pos
è

	)

1363 
	#RCC_APB1ENR_TIM2EN
 
RCC_APB1ENR_TIM2EN_Msk


	)

1364 
	#RCC_APB1ENR_TIM3EN_Pos
 (1U)

	)

1365 
	#RCC_APB1ENR_TIM3EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM3EN_Pos
è

	)

1366 
	#RCC_APB1ENR_TIM3EN
 
RCC_APB1ENR_TIM3EN_Msk


	)

1367 
	#RCC_APB1ENR_WWDGEN_Pos
 (11U)

	)

1368 
	#RCC_APB1ENR_WWDGEN_Msk
 (0x1U << 
RCC_APB1ENR_WWDGEN_Pos
è

	)

1369 
	#RCC_APB1ENR_WWDGEN
 
RCC_APB1ENR_WWDGEN_Msk


	)

1370 
	#RCC_APB1ENR_USART2EN_Pos
 (17U)

	)

1371 
	#RCC_APB1ENR_USART2EN_Msk
 (0x1U << 
RCC_APB1ENR_USART2EN_Pos
è

	)

1372 
	#RCC_APB1ENR_USART2EN
 
RCC_APB1ENR_USART2EN_Msk


	)

1373 
	#RCC_APB1ENR_I2C1EN_Pos
 (21U)

	)

1374 
	#RCC_APB1ENR_I2C1EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C1EN_Pos
è

	)

1375 
	#RCC_APB1ENR_I2C1EN
 
RCC_APB1ENR_I2C1EN_Msk


	)

1377 
	#RCC_APB1ENR_CAN1EN_Pos
 (25U)

	)

1378 
	#RCC_APB1ENR_CAN1EN_Msk
 (0x1U << 
RCC_APB1ENR_CAN1EN_Pos
è

	)

1379 
	#RCC_APB1ENR_CAN1EN
 
RCC_APB1ENR_CAN1EN_Msk


	)

1381 
	#RCC_APB1ENR_BKPEN_Pos
 (27U)

	)

1382 
	#RCC_APB1ENR_BKPEN_Msk
 (0x1U << 
RCC_APB1ENR_BKPEN_Pos
è

	)

1383 
	#RCC_APB1ENR_BKPEN
 
RCC_APB1ENR_BKPEN_Msk


	)

1384 
	#RCC_APB1ENR_PWREN_Pos
 (28U)

	)

1385 
	#RCC_APB1ENR_PWREN_Msk
 (0x1U << 
RCC_APB1ENR_PWREN_Pos
è

	)

1386 
	#RCC_APB1ENR_PWREN
 
RCC_APB1ENR_PWREN_Msk


	)

1388 
	#RCC_APB1ENR_TIM4EN_Pos
 (2U)

	)

1389 
	#RCC_APB1ENR_TIM4EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM4EN_Pos
è

	)

1390 
	#RCC_APB1ENR_TIM4EN
 
RCC_APB1ENR_TIM4EN_Msk


	)

1391 
	#RCC_APB1ENR_SPI2EN_Pos
 (14U)

	)

1392 
	#RCC_APB1ENR_SPI2EN_Msk
 (0x1U << 
RCC_APB1ENR_SPI2EN_Pos
è

	)

1393 
	#RCC_APB1ENR_SPI2EN
 
RCC_APB1ENR_SPI2EN_Msk


	)

1394 
	#RCC_APB1ENR_USART3EN_Pos
 (18U)

	)

1395 
	#RCC_APB1ENR_USART3EN_Msk
 (0x1U << 
RCC_APB1ENR_USART3EN_Pos
è

	)

1396 
	#RCC_APB1ENR_USART3EN
 
RCC_APB1ENR_USART3EN_Msk


	)

1397 
	#RCC_APB1ENR_I2C2EN_Pos
 (22U)

	)

1398 
	#RCC_APB1ENR_I2C2EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C2EN_Pos
è

	)

1399 
	#RCC_APB1ENR_I2C2EN
 
RCC_APB1ENR_I2C2EN_Msk


	)

1401 
	#RCC_APB1ENR_USBEN_Pos
 (23U)

	)

1402 
	#RCC_APB1ENR_USBEN_Msk
 (0x1U << 
RCC_APB1ENR_USBEN_Pos
è

	)

1403 
	#RCC_APB1ENR_USBEN
 
RCC_APB1ENR_USBEN_Msk


	)

1411 
	#RCC_BDCR_LSEON_Pos
 (0U)

	)

1412 
	#RCC_BDCR_LSEON_Msk
 (0x1U << 
RCC_BDCR_LSEON_Pos
è

	)

1413 
	#RCC_BDCR_LSEON
 
RCC_BDCR_LSEON_Msk


	)

1414 
	#RCC_BDCR_LSERDY_Pos
 (1U)

	)

1415 
	#RCC_BDCR_LSERDY_Msk
 (0x1U << 
RCC_BDCR_LSERDY_Pos
è

	)

1416 
	#RCC_BDCR_LSERDY
 
RCC_BDCR_LSERDY_Msk


	)

1417 
	#RCC_BDCR_LSEBYP_Pos
 (2U)

	)

1418 
	#RCC_BDCR_LSEBYP_Msk
 (0x1U << 
RCC_BDCR_LSEBYP_Pos
è

	)

1419 
	#RCC_BDCR_LSEBYP
 
RCC_BDCR_LSEBYP_Msk


	)

1421 
	#RCC_BDCR_RTCSEL_Pos
 (8U)

	)

1422 
	#RCC_BDCR_RTCSEL_Msk
 (0x3U << 
RCC_BDCR_RTCSEL_Pos
è

	)

1423 
	#RCC_BDCR_RTCSEL
 
RCC_BDCR_RTCSEL_Msk


	)

1424 
	#RCC_BDCR_RTCSEL_0
 (0x1U << 
RCC_BDCR_RTCSEL_Pos
è

	)

1425 
	#RCC_BDCR_RTCSEL_1
 (0x2U << 
RCC_BDCR_RTCSEL_Pos
è

	)

1428 
	#RCC_BDCR_RTCSEL_NOCLOCK
 0x00000000U

	)

1429 
	#RCC_BDCR_RTCSEL_LSE
 0x00000100U

	)

1430 
	#RCC_BDCR_RTCSEL_LSI
 0x00000200U

	)

1431 
	#RCC_BDCR_RTCSEL_HSE
 0x00000300U

	)

1433 
	#RCC_BDCR_RTCEN_Pos
 (15U)

	)

1434 
	#RCC_BDCR_RTCEN_Msk
 (0x1U << 
RCC_BDCR_RTCEN_Pos
è

	)

1435 
	#RCC_BDCR_RTCEN
 
RCC_BDCR_RTCEN_Msk


	)

1436 
	#RCC_BDCR_BDRST_Pos
 (16U)

	)

1437 
	#RCC_BDCR_BDRST_Msk
 (0x1U << 
RCC_BDCR_BDRST_Pos
è

	)

1438 
	#RCC_BDCR_BDRST
 
RCC_BDCR_BDRST_Msk


	)

1441 
	#RCC_CSR_LSION_Pos
 (0U)

	)

1442 
	#RCC_CSR_LSION_Msk
 (0x1U << 
RCC_CSR_LSION_Pos
è

	)

1443 
	#RCC_CSR_LSION
 
RCC_CSR_LSION_Msk


	)

1444 
	#RCC_CSR_LSIRDY_Pos
 (1U)

	)

1445 
	#RCC_CSR_LSIRDY_Msk
 (0x1U << 
RCC_CSR_LSIRDY_Pos
è

	)

1446 
	#RCC_CSR_LSIRDY
 
RCC_CSR_LSIRDY_Msk


	)

1447 
	#RCC_CSR_RMVF_Pos
 (24U)

	)

1448 
	#RCC_CSR_RMVF_Msk
 (0x1U << 
RCC_CSR_RMVF_Pos
è

	)

1449 
	#RCC_CSR_RMVF
 
RCC_CSR_RMVF_Msk


	)

1450 
	#RCC_CSR_PINRSTF_Pos
 (26U)

	)

1451 
	#RCC_CSR_PINRSTF_Msk
 (0x1U << 
RCC_CSR_PINRSTF_Pos
è

	)

1452 
	#RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF_Msk


	)

1453 
	#RCC_CSR_PORRSTF_Pos
 (27U)

	)

1454 
	#RCC_CSR_PORRSTF_Msk
 (0x1U << 
RCC_CSR_PORRSTF_Pos
è

	)

1455 
	#RCC_CSR_PORRSTF
 
RCC_CSR_PORRSTF_Msk


	)

1456 
	#RCC_CSR_SFTRSTF_Pos
 (28U)

	)

1457 
	#RCC_CSR_SFTRSTF_Msk
 (0x1U << 
RCC_CSR_SFTRSTF_Pos
è

	)

1458 
	#RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF_Msk


	)

1459 
	#RCC_CSR_IWDGRSTF_Pos
 (29U)

	)

1460 
	#RCC_CSR_IWDGRSTF_Msk
 (0x1U << 
RCC_CSR_IWDGRSTF_Pos
è

	)

1461 
	#RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF_Msk


	)

1462 
	#RCC_CSR_WWDGRSTF_Pos
 (30U)

	)

1463 
	#RCC_CSR_WWDGRSTF_Msk
 (0x1U << 
RCC_CSR_WWDGRSTF_Pos
è

	)

1464 
	#RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF_Msk


	)

1465 
	#RCC_CSR_LPWRRSTF_Pos
 (31U)

	)

1466 
	#RCC_CSR_LPWRRSTF_Msk
 (0x1U << 
RCC_CSR_LPWRRSTF_Pos
è

	)

1467 
	#RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF_Msk


	)

1478 
	#GPIO_CRL_MODE_Pos
 (0U)

	)

1479 
	#GPIO_CRL_MODE_Msk
 (0x33333333U << 
GPIO_CRL_MODE_Pos
è

	)

1480 
	#GPIO_CRL_MODE
 
GPIO_CRL_MODE_Msk


	)

1482 
	#GPIO_CRL_MODE0_Pos
 (0U)

	)

1483 
	#GPIO_CRL_MODE0_Msk
 (0x3U << 
GPIO_CRL_MODE0_Pos
è

	)

1484 
	#GPIO_CRL_MODE0
 
GPIO_CRL_MODE0_Msk


	)

1485 
	#GPIO_CRL_MODE0_0
 (0x1U << 
GPIO_CRL_MODE0_Pos
è

	)

1486 
	#GPIO_CRL_MODE0_1
 (0x2U << 
GPIO_CRL_MODE0_Pos
è

	)

1488 
	#GPIO_CRL_MODE1_Pos
 (4U)

	)

1489 
	#GPIO_CRL_MODE1_Msk
 (0x3U << 
GPIO_CRL_MODE1_Pos
è

	)

1490 
	#GPIO_CRL_MODE1
 
GPIO_CRL_MODE1_Msk


	)

1491 
	#GPIO_CRL_MODE1_0
 (0x1U << 
GPIO_CRL_MODE1_Pos
è

	)

1492 
	#GPIO_CRL_MODE1_1
 (0x2U << 
GPIO_CRL_MODE1_Pos
è

	)

1494 
	#GPIO_CRL_MODE2_Pos
 (8U)

	)

1495 
	#GPIO_CRL_MODE2_Msk
 (0x3U << 
GPIO_CRL_MODE2_Pos
è

	)

1496 
	#GPIO_CRL_MODE2
 
GPIO_CRL_MODE2_Msk


	)

1497 
	#GPIO_CRL_MODE2_0
 (0x1U << 
GPIO_CRL_MODE2_Pos
è

	)

1498 
	#GPIO_CRL_MODE2_1
 (0x2U << 
GPIO_CRL_MODE2_Pos
è

	)

1500 
	#GPIO_CRL_MODE3_Pos
 (12U)

	)

1501 
	#GPIO_CRL_MODE3_Msk
 (0x3U << 
GPIO_CRL_MODE3_Pos
è

	)

1502 
	#GPIO_CRL_MODE3
 
GPIO_CRL_MODE3_Msk


	)

1503 
	#GPIO_CRL_MODE3_0
 (0x1U << 
GPIO_CRL_MODE3_Pos
è

	)

1504 
	#GPIO_CRL_MODE3_1
 (0x2U << 
GPIO_CRL_MODE3_Pos
è

	)

1506 
	#GPIO_CRL_MODE4_Pos
 (16U)

	)

1507 
	#GPIO_CRL_MODE4_Msk
 (0x3U << 
GPIO_CRL_MODE4_Pos
è

	)

1508 
	#GPIO_CRL_MODE4
 
GPIO_CRL_MODE4_Msk


	)

1509 
	#GPIO_CRL_MODE4_0
 (0x1U << 
GPIO_CRL_MODE4_Pos
è

	)

1510 
	#GPIO_CRL_MODE4_1
 (0x2U << 
GPIO_CRL_MODE4_Pos
è

	)

1512 
	#GPIO_CRL_MODE5_Pos
 (20U)

	)

1513 
	#GPIO_CRL_MODE5_Msk
 (0x3U << 
GPIO_CRL_MODE5_Pos
è

	)

1514 
	#GPIO_CRL_MODE5
 
GPIO_CRL_MODE5_Msk


	)

1515 
	#GPIO_CRL_MODE5_0
 (0x1U << 
GPIO_CRL_MODE5_Pos
è

	)

1516 
	#GPIO_CRL_MODE5_1
 (0x2U << 
GPIO_CRL_MODE5_Pos
è

	)

1518 
	#GPIO_CRL_MODE6_Pos
 (24U)

	)

1519 
	#GPIO_CRL_MODE6_Msk
 (0x3U << 
GPIO_CRL_MODE6_Pos
è

	)

1520 
	#GPIO_CRL_MODE6
 
GPIO_CRL_MODE6_Msk


	)

1521 
	#GPIO_CRL_MODE6_0
 (0x1U << 
GPIO_CRL_MODE6_Pos
è

	)

1522 
	#GPIO_CRL_MODE6_1
 (0x2U << 
GPIO_CRL_MODE6_Pos
è

	)

1524 
	#GPIO_CRL_MODE7_Pos
 (28U)

	)

1525 
	#GPIO_CRL_MODE7_Msk
 (0x3U << 
GPIO_CRL_MODE7_Pos
è

	)

1526 
	#GPIO_CRL_MODE7
 
GPIO_CRL_MODE7_Msk


	)

1527 
	#GPIO_CRL_MODE7_0
 (0x1U << 
GPIO_CRL_MODE7_Pos
è

	)

1528 
	#GPIO_CRL_MODE7_1
 (0x2U << 
GPIO_CRL_MODE7_Pos
è

	)

1530 
	#GPIO_CRL_CNF_Pos
 (2U)

	)

1531 
	#GPIO_CRL_CNF_Msk
 (0x33333333U << 
GPIO_CRL_CNF_Pos
è

	)

1532 
	#GPIO_CRL_CNF
 
GPIO_CRL_CNF_Msk


	)

1534 
	#GPIO_CRL_CNF0_Pos
 (2U)

	)

1535 
	#GPIO_CRL_CNF0_Msk
 (0x3U << 
GPIO_CRL_CNF0_Pos
è

	)

1536 
	#GPIO_CRL_CNF0
 
GPIO_CRL_CNF0_Msk


	)

1537 
	#GPIO_CRL_CNF0_0
 (0x1U << 
GPIO_CRL_CNF0_Pos
è

	)

1538 
	#GPIO_CRL_CNF0_1
 (0x2U << 
GPIO_CRL_CNF0_Pos
è

	)

1540 
	#GPIO_CRL_CNF1_Pos
 (6U)

	)

1541 
	#GPIO_CRL_CNF1_Msk
 (0x3U << 
GPIO_CRL_CNF1_Pos
è

	)

1542 
	#GPIO_CRL_CNF1
 
GPIO_CRL_CNF1_Msk


	)

1543 
	#GPIO_CRL_CNF1_0
 (0x1U << 
GPIO_CRL_CNF1_Pos
è

	)

1544 
	#GPIO_CRL_CNF1_1
 (0x2U << 
GPIO_CRL_CNF1_Pos
è

	)

1546 
	#GPIO_CRL_CNF2_Pos
 (10U)

	)

1547 
	#GPIO_CRL_CNF2_Msk
 (0x3U << 
GPIO_CRL_CNF2_Pos
è

	)

1548 
	#GPIO_CRL_CNF2
 
GPIO_CRL_CNF2_Msk


	)

1549 
	#GPIO_CRL_CNF2_0
 (0x1U << 
GPIO_CRL_CNF2_Pos
è

	)

1550 
	#GPIO_CRL_CNF2_1
 (0x2U << 
GPIO_CRL_CNF2_Pos
è

	)

1552 
	#GPIO_CRL_CNF3_Pos
 (14U)

	)

1553 
	#GPIO_CRL_CNF3_Msk
 (0x3U << 
GPIO_CRL_CNF3_Pos
è

	)

1554 
	#GPIO_CRL_CNF3
 
GPIO_CRL_CNF3_Msk


	)

1555 
	#GPIO_CRL_CNF3_0
 (0x1U << 
GPIO_CRL_CNF3_Pos
è

	)

1556 
	#GPIO_CRL_CNF3_1
 (0x2U << 
GPIO_CRL_CNF3_Pos
è

	)

1558 
	#GPIO_CRL_CNF4_Pos
 (18U)

	)

1559 
	#GPIO_CRL_CNF4_Msk
 (0x3U << 
GPIO_CRL_CNF4_Pos
è

	)

1560 
	#GPIO_CRL_CNF4
 
GPIO_CRL_CNF4_Msk


	)

1561 
	#GPIO_CRL_CNF4_0
 (0x1U << 
GPIO_CRL_CNF4_Pos
è

	)

1562 
	#GPIO_CRL_CNF4_1
 (0x2U << 
GPIO_CRL_CNF4_Pos
è

	)

1564 
	#GPIO_CRL_CNF5_Pos
 (22U)

	)

1565 
	#GPIO_CRL_CNF5_Msk
 (0x3U << 
GPIO_CRL_CNF5_Pos
è

	)

1566 
	#GPIO_CRL_CNF5
 
GPIO_CRL_CNF5_Msk


	)

1567 
	#GPIO_CRL_CNF5_0
 (0x1U << 
GPIO_CRL_CNF5_Pos
è

	)

1568 
	#GPIO_CRL_CNF5_1
 (0x2U << 
GPIO_CRL_CNF5_Pos
è

	)

1570 
	#GPIO_CRL_CNF6_Pos
 (26U)

	)

1571 
	#GPIO_CRL_CNF6_Msk
 (0x3U << 
GPIO_CRL_CNF6_Pos
è

	)

1572 
	#GPIO_CRL_CNF6
 
GPIO_CRL_CNF6_Msk


	)

1573 
	#GPIO_CRL_CNF6_0
 (0x1U << 
GPIO_CRL_CNF6_Pos
è

	)

1574 
	#GPIO_CRL_CNF6_1
 (0x2U << 
GPIO_CRL_CNF6_Pos
è

	)

1576 
	#GPIO_CRL_CNF7_Pos
 (30U)

	)

1577 
	#GPIO_CRL_CNF7_Msk
 (0x3U << 
GPIO_CRL_CNF7_Pos
è

	)

1578 
	#GPIO_CRL_CNF7
 
GPIO_CRL_CNF7_Msk


	)

1579 
	#GPIO_CRL_CNF7_0
 (0x1U << 
GPIO_CRL_CNF7_Pos
è

	)

1580 
	#GPIO_CRL_CNF7_1
 (0x2U << 
GPIO_CRL_CNF7_Pos
è

	)

1583 
	#GPIO_CRH_MODE_Pos
 (0U)

	)

1584 
	#GPIO_CRH_MODE_Msk
 (0x33333333U << 
GPIO_CRH_MODE_Pos
è

	)

1585 
	#GPIO_CRH_MODE
 
GPIO_CRH_MODE_Msk


	)

1587 
	#GPIO_CRH_MODE8_Pos
 (0U)

	)

1588 
	#GPIO_CRH_MODE8_Msk
 (0x3U << 
GPIO_CRH_MODE8_Pos
è

	)

1589 
	#GPIO_CRH_MODE8
 
GPIO_CRH_MODE8_Msk


	)

1590 
	#GPIO_CRH_MODE8_0
 (0x1U << 
GPIO_CRH_MODE8_Pos
è

	)

1591 
	#GPIO_CRH_MODE8_1
 (0x2U << 
GPIO_CRH_MODE8_Pos
è

	)

1593 
	#GPIO_CRH_MODE9_Pos
 (4U)

	)

1594 
	#GPIO_CRH_MODE9_Msk
 (0x3U << 
GPIO_CRH_MODE9_Pos
è

	)

1595 
	#GPIO_CRH_MODE9
 
GPIO_CRH_MODE9_Msk


	)

1596 
	#GPIO_CRH_MODE9_0
 (0x1U << 
GPIO_CRH_MODE9_Pos
è

	)

1597 
	#GPIO_CRH_MODE9_1
 (0x2U << 
GPIO_CRH_MODE9_Pos
è

	)

1599 
	#GPIO_CRH_MODE10_Pos
 (8U)

	)

1600 
	#GPIO_CRH_MODE10_Msk
 (0x3U << 
GPIO_CRH_MODE10_Pos
è

	)

1601 
	#GPIO_CRH_MODE10
 
GPIO_CRH_MODE10_Msk


	)

1602 
	#GPIO_CRH_MODE10_0
 (0x1U << 
GPIO_CRH_MODE10_Pos
è

	)

1603 
	#GPIO_CRH_MODE10_1
 (0x2U << 
GPIO_CRH_MODE10_Pos
è

	)

1605 
	#GPIO_CRH_MODE11_Pos
 (12U)

	)

1606 
	#GPIO_CRH_MODE11_Msk
 (0x3U << 
GPIO_CRH_MODE11_Pos
è

	)

1607 
	#GPIO_CRH_MODE11
 
GPIO_CRH_MODE11_Msk


	)

1608 
	#GPIO_CRH_MODE11_0
 (0x1U << 
GPIO_CRH_MODE11_Pos
è

	)

1609 
	#GPIO_CRH_MODE11_1
 (0x2U << 
GPIO_CRH_MODE11_Pos
è

	)

1611 
	#GPIO_CRH_MODE12_Pos
 (16U)

	)

1612 
	#GPIO_CRH_MODE12_Msk
 (0x3U << 
GPIO_CRH_MODE12_Pos
è

	)

1613 
	#GPIO_CRH_MODE12
 
GPIO_CRH_MODE12_Msk


	)

1614 
	#GPIO_CRH_MODE12_0
 (0x1U << 
GPIO_CRH_MODE12_Pos
è

	)

1615 
	#GPIO_CRH_MODE12_1
 (0x2U << 
GPIO_CRH_MODE12_Pos
è

	)

1617 
	#GPIO_CRH_MODE13_Pos
 (20U)

	)

1618 
	#GPIO_CRH_MODE13_Msk
 (0x3U << 
GPIO_CRH_MODE13_Pos
è

	)

1619 
	#GPIO_CRH_MODE13
 
GPIO_CRH_MODE13_Msk


	)

1620 
	#GPIO_CRH_MODE13_0
 (0x1U << 
GPIO_CRH_MODE13_Pos
è

	)

1621 
	#GPIO_CRH_MODE13_1
 (0x2U << 
GPIO_CRH_MODE13_Pos
è

	)

1623 
	#GPIO_CRH_MODE14_Pos
 (24U)

	)

1624 
	#GPIO_CRH_MODE14_Msk
 (0x3U << 
GPIO_CRH_MODE14_Pos
è

	)

1625 
	#GPIO_CRH_MODE14
 
GPIO_CRH_MODE14_Msk


	)

1626 
	#GPIO_CRH_MODE14_0
 (0x1U << 
GPIO_CRH_MODE14_Pos
è

	)

1627 
	#GPIO_CRH_MODE14_1
 (0x2U << 
GPIO_CRH_MODE14_Pos
è

	)

1629 
	#GPIO_CRH_MODE15_Pos
 (28U)

	)

1630 
	#GPIO_CRH_MODE15_Msk
 (0x3U << 
GPIO_CRH_MODE15_Pos
è

	)

1631 
	#GPIO_CRH_MODE15
 
GPIO_CRH_MODE15_Msk


	)

1632 
	#GPIO_CRH_MODE15_0
 (0x1U << 
GPIO_CRH_MODE15_Pos
è

	)

1633 
	#GPIO_CRH_MODE15_1
 (0x2U << 
GPIO_CRH_MODE15_Pos
è

	)

1635 
	#GPIO_CRH_CNF_Pos
 (2U)

	)

1636 
	#GPIO_CRH_CNF_Msk
 (0x33333333U << 
GPIO_CRH_CNF_Pos
è

	)

1637 
	#GPIO_CRH_CNF
 
GPIO_CRH_CNF_Msk


	)

1639 
	#GPIO_CRH_CNF8_Pos
 (2U)

	)

1640 
	#GPIO_CRH_CNF8_Msk
 (0x3U << 
GPIO_CRH_CNF8_Pos
è

	)

1641 
	#GPIO_CRH_CNF8
 
GPIO_CRH_CNF8_Msk


	)

1642 
	#GPIO_CRH_CNF8_0
 (0x1U << 
GPIO_CRH_CNF8_Pos
è

	)

1643 
	#GPIO_CRH_CNF8_1
 (0x2U << 
GPIO_CRH_CNF8_Pos
è

	)

1645 
	#GPIO_CRH_CNF9_Pos
 (6U)

	)

1646 
	#GPIO_CRH_CNF9_Msk
 (0x3U << 
GPIO_CRH_CNF9_Pos
è

	)

1647 
	#GPIO_CRH_CNF9
 
GPIO_CRH_CNF9_Msk


	)

1648 
	#GPIO_CRH_CNF9_0
 (0x1U << 
GPIO_CRH_CNF9_Pos
è

	)

1649 
	#GPIO_CRH_CNF9_1
 (0x2U << 
GPIO_CRH_CNF9_Pos
è

	)

1651 
	#GPIO_CRH_CNF10_Pos
 (10U)

	)

1652 
	#GPIO_CRH_CNF10_Msk
 (0x3U << 
GPIO_CRH_CNF10_Pos
è

	)

1653 
	#GPIO_CRH_CNF10
 
GPIO_CRH_CNF10_Msk


	)

1654 
	#GPIO_CRH_CNF10_0
 (0x1U << 
GPIO_CRH_CNF10_Pos
è

	)

1655 
	#GPIO_CRH_CNF10_1
 (0x2U << 
GPIO_CRH_CNF10_Pos
è

	)

1657 
	#GPIO_CRH_CNF11_Pos
 (14U)

	)

1658 
	#GPIO_CRH_CNF11_Msk
 (0x3U << 
GPIO_CRH_CNF11_Pos
è

	)

1659 
	#GPIO_CRH_CNF11
 
GPIO_CRH_CNF11_Msk


	)

1660 
	#GPIO_CRH_CNF11_0
 (0x1U << 
GPIO_CRH_CNF11_Pos
è

	)

1661 
	#GPIO_CRH_CNF11_1
 (0x2U << 
GPIO_CRH_CNF11_Pos
è

	)

1663 
	#GPIO_CRH_CNF12_Pos
 (18U)

	)

1664 
	#GPIO_CRH_CNF12_Msk
 (0x3U << 
GPIO_CRH_CNF12_Pos
è

	)

1665 
	#GPIO_CRH_CNF12
 
GPIO_CRH_CNF12_Msk


	)

1666 
	#GPIO_CRH_CNF12_0
 (0x1U << 
GPIO_CRH_CNF12_Pos
è

	)

1667 
	#GPIO_CRH_CNF12_1
 (0x2U << 
GPIO_CRH_CNF12_Pos
è

	)

1669 
	#GPIO_CRH_CNF13_Pos
 (22U)

	)

1670 
	#GPIO_CRH_CNF13_Msk
 (0x3U << 
GPIO_CRH_CNF13_Pos
è

	)

1671 
	#GPIO_CRH_CNF13
 
GPIO_CRH_CNF13_Msk


	)

1672 
	#GPIO_CRH_CNF13_0
 (0x1U << 
GPIO_CRH_CNF13_Pos
è

	)

1673 
	#GPIO_CRH_CNF13_1
 (0x2U << 
GPIO_CRH_CNF13_Pos
è

	)

1675 
	#GPIO_CRH_CNF14_Pos
 (26U)

	)

1676 
	#GPIO_CRH_CNF14_Msk
 (0x3U << 
GPIO_CRH_CNF14_Pos
è

	)

1677 
	#GPIO_CRH_CNF14
 
GPIO_CRH_CNF14_Msk


	)

1678 
	#GPIO_CRH_CNF14_0
 (0x1U << 
GPIO_CRH_CNF14_Pos
è

	)

1679 
	#GPIO_CRH_CNF14_1
 (0x2U << 
GPIO_CRH_CNF14_Pos
è

	)

1681 
	#GPIO_CRH_CNF15_Pos
 (30U)

	)

1682 
	#GPIO_CRH_CNF15_Msk
 (0x3U << 
GPIO_CRH_CNF15_Pos
è

	)

1683 
	#GPIO_CRH_CNF15
 
GPIO_CRH_CNF15_Msk


	)

1684 
	#GPIO_CRH_CNF15_0
 (0x1U << 
GPIO_CRH_CNF15_Pos
è

	)

1685 
	#GPIO_CRH_CNF15_1
 (0x2U << 
GPIO_CRH_CNF15_Pos
è

	)

1688 
	#GPIO_IDR_IDR0_Pos
 (0U)

	)

1689 
	#GPIO_IDR_IDR0_Msk
 (0x1U << 
GPIO_IDR_IDR0_Pos
è

	)

1690 
	#GPIO_IDR_IDR0
 
GPIO_IDR_IDR0_Msk


	)

1691 
	#GPIO_IDR_IDR1_Pos
 (1U)

	)

1692 
	#GPIO_IDR_IDR1_Msk
 (0x1U << 
GPIO_IDR_IDR1_Pos
è

	)

1693 
	#GPIO_IDR_IDR1
 
GPIO_IDR_IDR1_Msk


	)

1694 
	#GPIO_IDR_IDR2_Pos
 (2U)

	)

1695 
	#GPIO_IDR_IDR2_Msk
 (0x1U << 
GPIO_IDR_IDR2_Pos
è

	)

1696 
	#GPIO_IDR_IDR2
 
GPIO_IDR_IDR2_Msk


	)

1697 
	#GPIO_IDR_IDR3_Pos
 (3U)

	)

1698 
	#GPIO_IDR_IDR3_Msk
 (0x1U << 
GPIO_IDR_IDR3_Pos
è

	)

1699 
	#GPIO_IDR_IDR3
 
GPIO_IDR_IDR3_Msk


	)

1700 
	#GPIO_IDR_IDR4_Pos
 (4U)

	)

1701 
	#GPIO_IDR_IDR4_Msk
 (0x1U << 
GPIO_IDR_IDR4_Pos
è

	)

1702 
	#GPIO_IDR_IDR4
 
GPIO_IDR_IDR4_Msk


	)

1703 
	#GPIO_IDR_IDR5_Pos
 (5U)

	)

1704 
	#GPIO_IDR_IDR5_Msk
 (0x1U << 
GPIO_IDR_IDR5_Pos
è

	)

1705 
	#GPIO_IDR_IDR5
 
GPIO_IDR_IDR5_Msk


	)

1706 
	#GPIO_IDR_IDR6_Pos
 (6U)

	)

1707 
	#GPIO_IDR_IDR6_Msk
 (0x1U << 
GPIO_IDR_IDR6_Pos
è

	)

1708 
	#GPIO_IDR_IDR6
 
GPIO_IDR_IDR6_Msk


	)

1709 
	#GPIO_IDR_IDR7_Pos
 (7U)

	)

1710 
	#GPIO_IDR_IDR7_Msk
 (0x1U << 
GPIO_IDR_IDR7_Pos
è

	)

1711 
	#GPIO_IDR_IDR7
 
GPIO_IDR_IDR7_Msk


	)

1712 
	#GPIO_IDR_IDR8_Pos
 (8U)

	)

1713 
	#GPIO_IDR_IDR8_Msk
 (0x1U << 
GPIO_IDR_IDR8_Pos
è

	)

1714 
	#GPIO_IDR_IDR8
 
GPIO_IDR_IDR8_Msk


	)

1715 
	#GPIO_IDR_IDR9_Pos
 (9U)

	)

1716 
	#GPIO_IDR_IDR9_Msk
 (0x1U << 
GPIO_IDR_IDR9_Pos
è

	)

1717 
	#GPIO_IDR_IDR9
 
GPIO_IDR_IDR9_Msk


	)

1718 
	#GPIO_IDR_IDR10_Pos
 (10U)

	)

1719 
	#GPIO_IDR_IDR10_Msk
 (0x1U << 
GPIO_IDR_IDR10_Pos
è

	)

1720 
	#GPIO_IDR_IDR10
 
GPIO_IDR_IDR10_Msk


	)

1721 
	#GPIO_IDR_IDR11_Pos
 (11U)

	)

1722 
	#GPIO_IDR_IDR11_Msk
 (0x1U << 
GPIO_IDR_IDR11_Pos
è

	)

1723 
	#GPIO_IDR_IDR11
 
GPIO_IDR_IDR11_Msk


	)

1724 
	#GPIO_IDR_IDR12_Pos
 (12U)

	)

1725 
	#GPIO_IDR_IDR12_Msk
 (0x1U << 
GPIO_IDR_IDR12_Pos
è

	)

1726 
	#GPIO_IDR_IDR12
 
GPIO_IDR_IDR12_Msk


	)

1727 
	#GPIO_IDR_IDR13_Pos
 (13U)

	)

1728 
	#GPIO_IDR_IDR13_Msk
 (0x1U << 
GPIO_IDR_IDR13_Pos
è

	)

1729 
	#GPIO_IDR_IDR13
 
GPIO_IDR_IDR13_Msk


	)

1730 
	#GPIO_IDR_IDR14_Pos
 (14U)

	)

1731 
	#GPIO_IDR_IDR14_Msk
 (0x1U << 
GPIO_IDR_IDR14_Pos
è

	)

1732 
	#GPIO_IDR_IDR14
 
GPIO_IDR_IDR14_Msk


	)

1733 
	#GPIO_IDR_IDR15_Pos
 (15U)

	)

1734 
	#GPIO_IDR_IDR15_Msk
 (0x1U << 
GPIO_IDR_IDR15_Pos
è

	)

1735 
	#GPIO_IDR_IDR15
 
GPIO_IDR_IDR15_Msk


	)

1738 
	#GPIO_ODR_ODR0_Pos
 (0U)

	)

1739 
	#GPIO_ODR_ODR0_Msk
 (0x1U << 
GPIO_ODR_ODR0_Pos
è

	)

1740 
	#GPIO_ODR_ODR0
 
GPIO_ODR_ODR0_Msk


	)

1741 
	#GPIO_ODR_ODR1_Pos
 (1U)

	)

1742 
	#GPIO_ODR_ODR1_Msk
 (0x1U << 
GPIO_ODR_ODR1_Pos
è

	)

1743 
	#GPIO_ODR_ODR1
 
GPIO_ODR_ODR1_Msk


	)

1744 
	#GPIO_ODR_ODR2_Pos
 (2U)

	)

1745 
	#GPIO_ODR_ODR2_Msk
 (0x1U << 
GPIO_ODR_ODR2_Pos
è

	)

1746 
	#GPIO_ODR_ODR2
 
GPIO_ODR_ODR2_Msk


	)

1747 
	#GPIO_ODR_ODR3_Pos
 (3U)

	)

1748 
	#GPIO_ODR_ODR3_Msk
 (0x1U << 
GPIO_ODR_ODR3_Pos
è

	)

1749 
	#GPIO_ODR_ODR3
 
GPIO_ODR_ODR3_Msk


	)

1750 
	#GPIO_ODR_ODR4_Pos
 (4U)

	)

1751 
	#GPIO_ODR_ODR4_Msk
 (0x1U << 
GPIO_ODR_ODR4_Pos
è

	)

1752 
	#GPIO_ODR_ODR4
 
GPIO_ODR_ODR4_Msk


	)

1753 
	#GPIO_ODR_ODR5_Pos
 (5U)

	)

1754 
	#GPIO_ODR_ODR5_Msk
 (0x1U << 
GPIO_ODR_ODR5_Pos
è

	)

1755 
	#GPIO_ODR_ODR5
 
GPIO_ODR_ODR5_Msk


	)

1756 
	#GPIO_ODR_ODR6_Pos
 (6U)

	)

1757 
	#GPIO_ODR_ODR6_Msk
 (0x1U << 
GPIO_ODR_ODR6_Pos
è

	)

1758 
	#GPIO_ODR_ODR6
 
GPIO_ODR_ODR6_Msk


	)

1759 
	#GPIO_ODR_ODR7_Pos
 (7U)

	)

1760 
	#GPIO_ODR_ODR7_Msk
 (0x1U << 
GPIO_ODR_ODR7_Pos
è

	)

1761 
	#GPIO_ODR_ODR7
 
GPIO_ODR_ODR7_Msk


	)

1762 
	#GPIO_ODR_ODR8_Pos
 (8U)

	)

1763 
	#GPIO_ODR_ODR8_Msk
 (0x1U << 
GPIO_ODR_ODR8_Pos
è

	)

1764 
	#GPIO_ODR_ODR8
 
GPIO_ODR_ODR8_Msk


	)

1765 
	#GPIO_ODR_ODR9_Pos
 (9U)

	)

1766 
	#GPIO_ODR_ODR9_Msk
 (0x1U << 
GPIO_ODR_ODR9_Pos
è

	)

1767 
	#GPIO_ODR_ODR9
 
GPIO_ODR_ODR9_Msk


	)

1768 
	#GPIO_ODR_ODR10_Pos
 (10U)

	)

1769 
	#GPIO_ODR_ODR10_Msk
 (0x1U << 
GPIO_ODR_ODR10_Pos
è

	)

1770 
	#GPIO_ODR_ODR10
 
GPIO_ODR_ODR10_Msk


	)

1771 
	#GPIO_ODR_ODR11_Pos
 (11U)

	)

1772 
	#GPIO_ODR_ODR11_Msk
 (0x1U << 
GPIO_ODR_ODR11_Pos
è

	)

1773 
	#GPIO_ODR_ODR11
 
GPIO_ODR_ODR11_Msk


	)

1774 
	#GPIO_ODR_ODR12_Pos
 (12U)

	)

1775 
	#GPIO_ODR_ODR12_Msk
 (0x1U << 
GPIO_ODR_ODR12_Pos
è

	)

1776 
	#GPIO_ODR_ODR12
 
GPIO_ODR_ODR12_Msk


	)

1777 
	#GPIO_ODR_ODR13_Pos
 (13U)

	)

1778 
	#GPIO_ODR_ODR13_Msk
 (0x1U << 
GPIO_ODR_ODR13_Pos
è

	)

1779 
	#GPIO_ODR_ODR13
 
GPIO_ODR_ODR13_Msk


	)

1780 
	#GPIO_ODR_ODR14_Pos
 (14U)

	)

1781 
	#GPIO_ODR_ODR14_Msk
 (0x1U << 
GPIO_ODR_ODR14_Pos
è

	)

1782 
	#GPIO_ODR_ODR14
 
GPIO_ODR_ODR14_Msk


	)

1783 
	#GPIO_ODR_ODR15_Pos
 (15U)

	)

1784 
	#GPIO_ODR_ODR15_Msk
 (0x1U << 
GPIO_ODR_ODR15_Pos
è

	)

1785 
	#GPIO_ODR_ODR15
 
GPIO_ODR_ODR15_Msk


	)

1788 
	#GPIO_BSRR_BS0_Pos
 (0U)

	)

1789 
	#GPIO_BSRR_BS0_Msk
 (0x1U << 
GPIO_BSRR_BS0_Pos
è

	)

1790 
	#GPIO_BSRR_BS0
 
GPIO_BSRR_BS0_Msk


	)

1791 
	#GPIO_BSRR_BS1_Pos
 (1U)

	)

1792 
	#GPIO_BSRR_BS1_Msk
 (0x1U << 
GPIO_BSRR_BS1_Pos
è

	)

1793 
	#GPIO_BSRR_BS1
 
GPIO_BSRR_BS1_Msk


	)

1794 
	#GPIO_BSRR_BS2_Pos
 (2U)

	)

1795 
	#GPIO_BSRR_BS2_Msk
 (0x1U << 
GPIO_BSRR_BS2_Pos
è

	)

1796 
	#GPIO_BSRR_BS2
 
GPIO_BSRR_BS2_Msk


	)

1797 
	#GPIO_BSRR_BS3_Pos
 (3U)

	)

1798 
	#GPIO_BSRR_BS3_Msk
 (0x1U << 
GPIO_BSRR_BS3_Pos
è

	)

1799 
	#GPIO_BSRR_BS3
 
GPIO_BSRR_BS3_Msk


	)

1800 
	#GPIO_BSRR_BS4_Pos
 (4U)

	)

1801 
	#GPIO_BSRR_BS4_Msk
 (0x1U << 
GPIO_BSRR_BS4_Pos
è

	)

1802 
	#GPIO_BSRR_BS4
 
GPIO_BSRR_BS4_Msk


	)

1803 
	#GPIO_BSRR_BS5_Pos
 (5U)

	)

1804 
	#GPIO_BSRR_BS5_Msk
 (0x1U << 
GPIO_BSRR_BS5_Pos
è

	)

1805 
	#GPIO_BSRR_BS5
 
GPIO_BSRR_BS5_Msk


	)

1806 
	#GPIO_BSRR_BS6_Pos
 (6U)

	)

1807 
	#GPIO_BSRR_BS6_Msk
 (0x1U << 
GPIO_BSRR_BS6_Pos
è

	)

1808 
	#GPIO_BSRR_BS6
 
GPIO_BSRR_BS6_Msk


	)

1809 
	#GPIO_BSRR_BS7_Pos
 (7U)

	)

1810 
	#GPIO_BSRR_BS7_Msk
 (0x1U << 
GPIO_BSRR_BS7_Pos
è

	)

1811 
	#GPIO_BSRR_BS7
 
GPIO_BSRR_BS7_Msk


	)

1812 
	#GPIO_BSRR_BS8_Pos
 (8U)

	)

1813 
	#GPIO_BSRR_BS8_Msk
 (0x1U << 
GPIO_BSRR_BS8_Pos
è

	)

1814 
	#GPIO_BSRR_BS8
 
GPIO_BSRR_BS8_Msk


	)

1815 
	#GPIO_BSRR_BS9_Pos
 (9U)

	)

1816 
	#GPIO_BSRR_BS9_Msk
 (0x1U << 
GPIO_BSRR_BS9_Pos
è

	)

1817 
	#GPIO_BSRR_BS9
 
GPIO_BSRR_BS9_Msk


	)

1818 
	#GPIO_BSRR_BS10_Pos
 (10U)

	)

1819 
	#GPIO_BSRR_BS10_Msk
 (0x1U << 
GPIO_BSRR_BS10_Pos
è

	)

1820 
	#GPIO_BSRR_BS10
 
GPIO_BSRR_BS10_Msk


	)

1821 
	#GPIO_BSRR_BS11_Pos
 (11U)

	)

1822 
	#GPIO_BSRR_BS11_Msk
 (0x1U << 
GPIO_BSRR_BS11_Pos
è

	)

1823 
	#GPIO_BSRR_BS11
 
GPIO_BSRR_BS11_Msk


	)

1824 
	#GPIO_BSRR_BS12_Pos
 (12U)

	)

1825 
	#GPIO_BSRR_BS12_Msk
 (0x1U << 
GPIO_BSRR_BS12_Pos
è

	)

1826 
	#GPIO_BSRR_BS12
 
GPIO_BSRR_BS12_Msk


	)

1827 
	#GPIO_BSRR_BS13_Pos
 (13U)

	)

1828 
	#GPIO_BSRR_BS13_Msk
 (0x1U << 
GPIO_BSRR_BS13_Pos
è

	)

1829 
	#GPIO_BSRR_BS13
 
GPIO_BSRR_BS13_Msk


	)

1830 
	#GPIO_BSRR_BS14_Pos
 (14U)

	)

1831 
	#GPIO_BSRR_BS14_Msk
 (0x1U << 
GPIO_BSRR_BS14_Pos
è

	)

1832 
	#GPIO_BSRR_BS14
 
GPIO_BSRR_BS14_Msk


	)

1833 
	#GPIO_BSRR_BS15_Pos
 (15U)

	)

1834 
	#GPIO_BSRR_BS15_Msk
 (0x1U << 
GPIO_BSRR_BS15_Pos
è

	)

1835 
	#GPIO_BSRR_BS15
 
GPIO_BSRR_BS15_Msk


	)

1837 
	#GPIO_BSRR_BR0_Pos
 (16U)

	)

1838 
	#GPIO_BSRR_BR0_Msk
 (0x1U << 
GPIO_BSRR_BR0_Pos
è

	)

1839 
	#GPIO_BSRR_BR0
 
GPIO_BSRR_BR0_Msk


	)

1840 
	#GPIO_BSRR_BR1_Pos
 (17U)

	)

1841 
	#GPIO_BSRR_BR1_Msk
 (0x1U << 
GPIO_BSRR_BR1_Pos
è

	)

1842 
	#GPIO_BSRR_BR1
 
GPIO_BSRR_BR1_Msk


	)

1843 
	#GPIO_BSRR_BR2_Pos
 (18U)

	)

1844 
	#GPIO_BSRR_BR2_Msk
 (0x1U << 
GPIO_BSRR_BR2_Pos
è

	)

1845 
	#GPIO_BSRR_BR2
 
GPIO_BSRR_BR2_Msk


	)

1846 
	#GPIO_BSRR_BR3_Pos
 (19U)

	)

1847 
	#GPIO_BSRR_BR3_Msk
 (0x1U << 
GPIO_BSRR_BR3_Pos
è

	)

1848 
	#GPIO_BSRR_BR3
 
GPIO_BSRR_BR3_Msk


	)

1849 
	#GPIO_BSRR_BR4_Pos
 (20U)

	)

1850 
	#GPIO_BSRR_BR4_Msk
 (0x1U << 
GPIO_BSRR_BR4_Pos
è

	)

1851 
	#GPIO_BSRR_BR4
 
GPIO_BSRR_BR4_Msk


	)

1852 
	#GPIO_BSRR_BR5_Pos
 (21U)

	)

1853 
	#GPIO_BSRR_BR5_Msk
 (0x1U << 
GPIO_BSRR_BR5_Pos
è

	)

1854 
	#GPIO_BSRR_BR5
 
GPIO_BSRR_BR5_Msk


	)

1855 
	#GPIO_BSRR_BR6_Pos
 (22U)

	)

1856 
	#GPIO_BSRR_BR6_Msk
 (0x1U << 
GPIO_BSRR_BR6_Pos
è

	)

1857 
	#GPIO_BSRR_BR6
 
GPIO_BSRR_BR6_Msk


	)

1858 
	#GPIO_BSRR_BR7_Pos
 (23U)

	)

1859 
	#GPIO_BSRR_BR7_Msk
 (0x1U << 
GPIO_BSRR_BR7_Pos
è

	)

1860 
	#GPIO_BSRR_BR7
 
GPIO_BSRR_BR7_Msk


	)

1861 
	#GPIO_BSRR_BR8_Pos
 (24U)

	)

1862 
	#GPIO_BSRR_BR8_Msk
 (0x1U << 
GPIO_BSRR_BR8_Pos
è

	)

1863 
	#GPIO_BSRR_BR8
 
GPIO_BSRR_BR8_Msk


	)

1864 
	#GPIO_BSRR_BR9_Pos
 (25U)

	)

1865 
	#GPIO_BSRR_BR9_Msk
 (0x1U << 
GPIO_BSRR_BR9_Pos
è

	)

1866 
	#GPIO_BSRR_BR9
 
GPIO_BSRR_BR9_Msk


	)

1867 
	#GPIO_BSRR_BR10_Pos
 (26U)

	)

1868 
	#GPIO_BSRR_BR10_Msk
 (0x1U << 
GPIO_BSRR_BR10_Pos
è

	)

1869 
	#GPIO_BSRR_BR10
 
GPIO_BSRR_BR10_Msk


	)

1870 
	#GPIO_BSRR_BR11_Pos
 (27U)

	)

1871 
	#GPIO_BSRR_BR11_Msk
 (0x1U << 
GPIO_BSRR_BR11_Pos
è

	)

1872 
	#GPIO_BSRR_BR11
 
GPIO_BSRR_BR11_Msk


	)

1873 
	#GPIO_BSRR_BR12_Pos
 (28U)

	)

1874 
	#GPIO_BSRR_BR12_Msk
 (0x1U << 
GPIO_BSRR_BR12_Pos
è

	)

1875 
	#GPIO_BSRR_BR12
 
GPIO_BSRR_BR12_Msk


	)

1876 
	#GPIO_BSRR_BR13_Pos
 (29U)

	)

1877 
	#GPIO_BSRR_BR13_Msk
 (0x1U << 
GPIO_BSRR_BR13_Pos
è

	)

1878 
	#GPIO_BSRR_BR13
 
GPIO_BSRR_BR13_Msk


	)

1879 
	#GPIO_BSRR_BR14_Pos
 (30U)

	)

1880 
	#GPIO_BSRR_BR14_Msk
 (0x1U << 
GPIO_BSRR_BR14_Pos
è

	)

1881 
	#GPIO_BSRR_BR14
 
GPIO_BSRR_BR14_Msk


	)

1882 
	#GPIO_BSRR_BR15_Pos
 (31U)

	)

1883 
	#GPIO_BSRR_BR15_Msk
 (0x1U << 
GPIO_BSRR_BR15_Pos
è

	)

1884 
	#GPIO_BSRR_BR15
 
GPIO_BSRR_BR15_Msk


	)

1887 
	#GPIO_BRR_BR0_Pos
 (0U)

	)

1888 
	#GPIO_BRR_BR0_Msk
 (0x1U << 
GPIO_BRR_BR0_Pos
è

	)

1889 
	#GPIO_BRR_BR0
 
GPIO_BRR_BR0_Msk


	)

1890 
	#GPIO_BRR_BR1_Pos
 (1U)

	)

1891 
	#GPIO_BRR_BR1_Msk
 (0x1U << 
GPIO_BRR_BR1_Pos
è

	)

1892 
	#GPIO_BRR_BR1
 
GPIO_BRR_BR1_Msk


	)

1893 
	#GPIO_BRR_BR2_Pos
 (2U)

	)

1894 
	#GPIO_BRR_BR2_Msk
 (0x1U << 
GPIO_BRR_BR2_Pos
è

	)

1895 
	#GPIO_BRR_BR2
 
GPIO_BRR_BR2_Msk


	)

1896 
	#GPIO_BRR_BR3_Pos
 (3U)

	)

1897 
	#GPIO_BRR_BR3_Msk
 (0x1U << 
GPIO_BRR_BR3_Pos
è

	)

1898 
	#GPIO_BRR_BR3
 
GPIO_BRR_BR3_Msk


	)

1899 
	#GPIO_BRR_BR4_Pos
 (4U)

	)

1900 
	#GPIO_BRR_BR4_Msk
 (0x1U << 
GPIO_BRR_BR4_Pos
è

	)

1901 
	#GPIO_BRR_BR4
 
GPIO_BRR_BR4_Msk


	)

1902 
	#GPIO_BRR_BR5_Pos
 (5U)

	)

1903 
	#GPIO_BRR_BR5_Msk
 (0x1U << 
GPIO_BRR_BR5_Pos
è

	)

1904 
	#GPIO_BRR_BR5
 
GPIO_BRR_BR5_Msk


	)

1905 
	#GPIO_BRR_BR6_Pos
 (6U)

	)

1906 
	#GPIO_BRR_BR6_Msk
 (0x1U << 
GPIO_BRR_BR6_Pos
è

	)

1907 
	#GPIO_BRR_BR6
 
GPIO_BRR_BR6_Msk


	)

1908 
	#GPIO_BRR_BR7_Pos
 (7U)

	)

1909 
	#GPIO_BRR_BR7_Msk
 (0x1U << 
GPIO_BRR_BR7_Pos
è

	)

1910 
	#GPIO_BRR_BR7
 
GPIO_BRR_BR7_Msk


	)

1911 
	#GPIO_BRR_BR8_Pos
 (8U)

	)

1912 
	#GPIO_BRR_BR8_Msk
 (0x1U << 
GPIO_BRR_BR8_Pos
è

	)

1913 
	#GPIO_BRR_BR8
 
GPIO_BRR_BR8_Msk


	)

1914 
	#GPIO_BRR_BR9_Pos
 (9U)

	)

1915 
	#GPIO_BRR_BR9_Msk
 (0x1U << 
GPIO_BRR_BR9_Pos
è

	)

1916 
	#GPIO_BRR_BR9
 
GPIO_BRR_BR9_Msk


	)

1917 
	#GPIO_BRR_BR10_Pos
 (10U)

	)

1918 
	#GPIO_BRR_BR10_Msk
 (0x1U << 
GPIO_BRR_BR10_Pos
è

	)

1919 
	#GPIO_BRR_BR10
 
GPIO_BRR_BR10_Msk


	)

1920 
	#GPIO_BRR_BR11_Pos
 (11U)

	)

1921 
	#GPIO_BRR_BR11_Msk
 (0x1U << 
GPIO_BRR_BR11_Pos
è

	)

1922 
	#GPIO_BRR_BR11
 
GPIO_BRR_BR11_Msk


	)

1923 
	#GPIO_BRR_BR12_Pos
 (12U)

	)

1924 
	#GPIO_BRR_BR12_Msk
 (0x1U << 
GPIO_BRR_BR12_Pos
è

	)

1925 
	#GPIO_BRR_BR12
 
GPIO_BRR_BR12_Msk


	)

1926 
	#GPIO_BRR_BR13_Pos
 (13U)

	)

1927 
	#GPIO_BRR_BR13_Msk
 (0x1U << 
GPIO_BRR_BR13_Pos
è

	)

1928 
	#GPIO_BRR_BR13
 
GPIO_BRR_BR13_Msk


	)

1929 
	#GPIO_BRR_BR14_Pos
 (14U)

	)

1930 
	#GPIO_BRR_BR14_Msk
 (0x1U << 
GPIO_BRR_BR14_Pos
è

	)

1931 
	#GPIO_BRR_BR14
 
GPIO_BRR_BR14_Msk


	)

1932 
	#GPIO_BRR_BR15_Pos
 (15U)

	)

1933 
	#GPIO_BRR_BR15_Msk
 (0x1U << 
GPIO_BRR_BR15_Pos
è

	)

1934 
	#GPIO_BRR_BR15
 
GPIO_BRR_BR15_Msk


	)

1937 
	#GPIO_LCKR_LCK0_Pos
 (0U)

	)

1938 
	#GPIO_LCKR_LCK0_Msk
 (0x1U << 
GPIO_LCKR_LCK0_Pos
è

	)

1939 
	#GPIO_LCKR_LCK0
 
GPIO_LCKR_LCK0_Msk


	)

1940 
	#GPIO_LCKR_LCK1_Pos
 (1U)

	)

1941 
	#GPIO_LCKR_LCK1_Msk
 (0x1U << 
GPIO_LCKR_LCK1_Pos
è

	)

1942 
	#GPIO_LCKR_LCK1
 
GPIO_LCKR_LCK1_Msk


	)

1943 
	#GPIO_LCKR_LCK2_Pos
 (2U)

	)

1944 
	#GPIO_LCKR_LCK2_Msk
 (0x1U << 
GPIO_LCKR_LCK2_Pos
è

	)

1945 
	#GPIO_LCKR_LCK2
 
GPIO_LCKR_LCK2_Msk


	)

1946 
	#GPIO_LCKR_LCK3_Pos
 (3U)

	)

1947 
	#GPIO_LCKR_LCK3_Msk
 (0x1U << 
GPIO_LCKR_LCK3_Pos
è

	)

1948 
	#GPIO_LCKR_LCK3
 
GPIO_LCKR_LCK3_Msk


	)

1949 
	#GPIO_LCKR_LCK4_Pos
 (4U)

	)

1950 
	#GPIO_LCKR_LCK4_Msk
 (0x1U << 
GPIO_LCKR_LCK4_Pos
è

	)

1951 
	#GPIO_LCKR_LCK4
 
GPIO_LCKR_LCK4_Msk


	)

1952 
	#GPIO_LCKR_LCK5_Pos
 (5U)

	)

1953 
	#GPIO_LCKR_LCK5_Msk
 (0x1U << 
GPIO_LCKR_LCK5_Pos
è

	)

1954 
	#GPIO_LCKR_LCK5
 
GPIO_LCKR_LCK5_Msk


	)

1955 
	#GPIO_LCKR_LCK6_Pos
 (6U)

	)

1956 
	#GPIO_LCKR_LCK6_Msk
 (0x1U << 
GPIO_LCKR_LCK6_Pos
è

	)

1957 
	#GPIO_LCKR_LCK6
 
GPIO_LCKR_LCK6_Msk


	)

1958 
	#GPIO_LCKR_LCK7_Pos
 (7U)

	)

1959 
	#GPIO_LCKR_LCK7_Msk
 (0x1U << 
GPIO_LCKR_LCK7_Pos
è

	)

1960 
	#GPIO_LCKR_LCK7
 
GPIO_LCKR_LCK7_Msk


	)

1961 
	#GPIO_LCKR_LCK8_Pos
 (8U)

	)

1962 
	#GPIO_LCKR_LCK8_Msk
 (0x1U << 
GPIO_LCKR_LCK8_Pos
è

	)

1963 
	#GPIO_LCKR_LCK8
 
GPIO_LCKR_LCK8_Msk


	)

1964 
	#GPIO_LCKR_LCK9_Pos
 (9U)

	)

1965 
	#GPIO_LCKR_LCK9_Msk
 (0x1U << 
GPIO_LCKR_LCK9_Pos
è

	)

1966 
	#GPIO_LCKR_LCK9
 
GPIO_LCKR_LCK9_Msk


	)

1967 
	#GPIO_LCKR_LCK10_Pos
 (10U)

	)

1968 
	#GPIO_LCKR_LCK10_Msk
 (0x1U << 
GPIO_LCKR_LCK10_Pos
è

	)

1969 
	#GPIO_LCKR_LCK10
 
GPIO_LCKR_LCK10_Msk


	)

1970 
	#GPIO_LCKR_LCK11_Pos
 (11U)

	)

1971 
	#GPIO_LCKR_LCK11_Msk
 (0x1U << 
GPIO_LCKR_LCK11_Pos
è

	)

1972 
	#GPIO_LCKR_LCK11
 
GPIO_LCKR_LCK11_Msk


	)

1973 
	#GPIO_LCKR_LCK12_Pos
 (12U)

	)

1974 
	#GPIO_LCKR_LCK12_Msk
 (0x1U << 
GPIO_LCKR_LCK12_Pos
è

	)

1975 
	#GPIO_LCKR_LCK12
 
GPIO_LCKR_LCK12_Msk


	)

1976 
	#GPIO_LCKR_LCK13_Pos
 (13U)

	)

1977 
	#GPIO_LCKR_LCK13_Msk
 (0x1U << 
GPIO_LCKR_LCK13_Pos
è

	)

1978 
	#GPIO_LCKR_LCK13
 
GPIO_LCKR_LCK13_Msk


	)

1979 
	#GPIO_LCKR_LCK14_Pos
 (14U)

	)

1980 
	#GPIO_LCKR_LCK14_Msk
 (0x1U << 
GPIO_LCKR_LCK14_Pos
è

	)

1981 
	#GPIO_LCKR_LCK14
 
GPIO_LCKR_LCK14_Msk


	)

1982 
	#GPIO_LCKR_LCK15_Pos
 (15U)

	)

1983 
	#GPIO_LCKR_LCK15_Msk
 (0x1U << 
GPIO_LCKR_LCK15_Pos
è

	)

1984 
	#GPIO_LCKR_LCK15
 
GPIO_LCKR_LCK15_Msk


	)

1985 
	#GPIO_LCKR_LCKK_Pos
 (16U)

	)

1986 
	#GPIO_LCKR_LCKK_Msk
 (0x1U << 
GPIO_LCKR_LCKK_Pos
è

	)

1987 
	#GPIO_LCKR_LCKK
 
GPIO_LCKR_LCKK_Msk


	)

1992 
	#AFIO_EVCR_PIN_Pos
 (0U)

	)

1993 
	#AFIO_EVCR_PIN_Msk
 (0xFU << 
AFIO_EVCR_PIN_Pos
è

	)

1994 
	#AFIO_EVCR_PIN
 
AFIO_EVCR_PIN_Msk


	)

1995 
	#AFIO_EVCR_PIN_0
 (0x1U << 
AFIO_EVCR_PIN_Pos
è

	)

1996 
	#AFIO_EVCR_PIN_1
 (0x2U << 
AFIO_EVCR_PIN_Pos
è

	)

1997 
	#AFIO_EVCR_PIN_2
 (0x4U << 
AFIO_EVCR_PIN_Pos
è

	)

1998 
	#AFIO_EVCR_PIN_3
 (0x8U << 
AFIO_EVCR_PIN_Pos
è

	)

2001 
	#AFIO_EVCR_PIN_PX0
 0x00000000U

	)

2002 
	#AFIO_EVCR_PIN_PX1_Pos
 (0U)

	)

2003 
	#AFIO_EVCR_PIN_PX1_Msk
 (0x1U << 
AFIO_EVCR_PIN_PX1_Pos
è

	)

2004 
	#AFIO_EVCR_PIN_PX1
 
AFIO_EVCR_PIN_PX1_Msk


	)

2005 
	#AFIO_EVCR_PIN_PX2_Pos
 (1U)

	)

2006 
	#AFIO_EVCR_PIN_PX2_Msk
 (0x1U << 
AFIO_EVCR_PIN_PX2_Pos
è

	)

2007 
	#AFIO_EVCR_PIN_PX2
 
AFIO_EVCR_PIN_PX2_Msk


	)

2008 
	#AFIO_EVCR_PIN_PX3_Pos
 (0U)

	)

2009 
	#AFIO_EVCR_PIN_PX3_Msk
 (0x3U << 
AFIO_EVCR_PIN_PX3_Pos
è

	)

2010 
	#AFIO_EVCR_PIN_PX3
 
AFIO_EVCR_PIN_PX3_Msk


	)

2011 
	#AFIO_EVCR_PIN_PX4_Pos
 (2U)

	)

2012 
	#AFIO_EVCR_PIN_PX4_Msk
 (0x1U << 
AFIO_EVCR_PIN_PX4_Pos
è

	)

2013 
	#AFIO_EVCR_PIN_PX4
 
AFIO_EVCR_PIN_PX4_Msk


	)

2014 
	#AFIO_EVCR_PIN_PX5_Pos
 (0U)

	)

2015 
	#AFIO_EVCR_PIN_PX5_Msk
 (0x5U << 
AFIO_EVCR_PIN_PX5_Pos
è

	)

2016 
	#AFIO_EVCR_PIN_PX5
 
AFIO_EVCR_PIN_PX5_Msk


	)

2017 
	#AFIO_EVCR_PIN_PX6_Pos
 (1U)

	)

2018 
	#AFIO_EVCR_PIN_PX6_Msk
 (0x3U << 
AFIO_EVCR_PIN_PX6_Pos
è

	)

2019 
	#AFIO_EVCR_PIN_PX6
 
AFIO_EVCR_PIN_PX6_Msk


	)

2020 
	#AFIO_EVCR_PIN_PX7_Pos
 (0U)

	)

2021 
	#AFIO_EVCR_PIN_PX7_Msk
 (0x7U << 
AFIO_EVCR_PIN_PX7_Pos
è

	)

2022 
	#AFIO_EVCR_PIN_PX7
 
AFIO_EVCR_PIN_PX7_Msk


	)

2023 
	#AFIO_EVCR_PIN_PX8_Pos
 (3U)

	)

2024 
	#AFIO_EVCR_PIN_PX8_Msk
 (0x1U << 
AFIO_EVCR_PIN_PX8_Pos
è

	)

2025 
	#AFIO_EVCR_PIN_PX8
 
AFIO_EVCR_PIN_PX8_Msk


	)

2026 
	#AFIO_EVCR_PIN_PX9_Pos
 (0U)

	)

2027 
	#AFIO_EVCR_PIN_PX9_Msk
 (0x9U << 
AFIO_EVCR_PIN_PX9_Pos
è

	)

2028 
	#AFIO_EVCR_PIN_PX9
 
AFIO_EVCR_PIN_PX9_Msk


	)

2029 
	#AFIO_EVCR_PIN_PX10_Pos
 (1U)

	)

2030 
	#AFIO_EVCR_PIN_PX10_Msk
 (0x5U << 
AFIO_EVCR_PIN_PX10_Pos
è

	)

2031 
	#AFIO_EVCR_PIN_PX10
 
AFIO_EVCR_PIN_PX10_Msk


	)

2032 
	#AFIO_EVCR_PIN_PX11_Pos
 (0U)

	)

2033 
	#AFIO_EVCR_PIN_PX11_Msk
 (0xBU << 
AFIO_EVCR_PIN_PX11_Pos
è

	)

2034 
	#AFIO_EVCR_PIN_PX11
 
AFIO_EVCR_PIN_PX11_Msk


	)

2035 
	#AFIO_EVCR_PIN_PX12_Pos
 (2U)

	)

2036 
	#AFIO_EVCR_PIN_PX12_Msk
 (0x3U << 
AFIO_EVCR_PIN_PX12_Pos
è

	)

2037 
	#AFIO_EVCR_PIN_PX12
 
AFIO_EVCR_PIN_PX12_Msk


	)

2038 
	#AFIO_EVCR_PIN_PX13_Pos
 (0U)

	)

2039 
	#AFIO_EVCR_PIN_PX13_Msk
 (0xDU << 
AFIO_EVCR_PIN_PX13_Pos
è

	)

2040 
	#AFIO_EVCR_PIN_PX13
 
AFIO_EVCR_PIN_PX13_Msk


	)

2041 
	#AFIO_EVCR_PIN_PX14_Pos
 (1U)

	)

2042 
	#AFIO_EVCR_PIN_PX14_Msk
 (0x7U << 
AFIO_EVCR_PIN_PX14_Pos
è

	)

2043 
	#AFIO_EVCR_PIN_PX14
 
AFIO_EVCR_PIN_PX14_Msk


	)

2044 
	#AFIO_EVCR_PIN_PX15_Pos
 (0U)

	)

2045 
	#AFIO_EVCR_PIN_PX15_Msk
 (0xFU << 
AFIO_EVCR_PIN_PX15_Pos
è

	)

2046 
	#AFIO_EVCR_PIN_PX15
 
AFIO_EVCR_PIN_PX15_Msk


	)

2048 
	#AFIO_EVCR_PORT_Pos
 (4U)

	)

2049 
	#AFIO_EVCR_PORT_Msk
 (0x7U << 
AFIO_EVCR_PORT_Pos
è

	)

2050 
	#AFIO_EVCR_PORT
 
AFIO_EVCR_PORT_Msk


	)

2051 
	#AFIO_EVCR_PORT_0
 (0x1U << 
AFIO_EVCR_PORT_Pos
è

	)

2052 
	#AFIO_EVCR_PORT_1
 (0x2U << 
AFIO_EVCR_PORT_Pos
è

	)

2053 
	#AFIO_EVCR_PORT_2
 (0x4U << 
AFIO_EVCR_PORT_Pos
è

	)

2056 
	#AFIO_EVCR_PORT_PA
 0x00000000

	)

2057 
	#AFIO_EVCR_PORT_PB_Pos
 (4U)

	)

2058 
	#AFIO_EVCR_PORT_PB_Msk
 (0x1U << 
AFIO_EVCR_PORT_PB_Pos
è

	)

2059 
	#AFIO_EVCR_PORT_PB
 
AFIO_EVCR_PORT_PB_Msk


	)

2060 
	#AFIO_EVCR_PORT_PC_Pos
 (5U)

	)

2061 
	#AFIO_EVCR_PORT_PC_Msk
 (0x1U << 
AFIO_EVCR_PORT_PC_Pos
è

	)

2062 
	#AFIO_EVCR_PORT_PC
 
AFIO_EVCR_PORT_PC_Msk


	)

2063 
	#AFIO_EVCR_PORT_PD_Pos
 (4U)

	)

2064 
	#AFIO_EVCR_PORT_PD_Msk
 (0x3U << 
AFIO_EVCR_PORT_PD_Pos
è

	)

2065 
	#AFIO_EVCR_PORT_PD
 
AFIO_EVCR_PORT_PD_Msk


	)

2066 
	#AFIO_EVCR_PORT_PE_Pos
 (6U)

	)

2067 
	#AFIO_EVCR_PORT_PE_Msk
 (0x1U << 
AFIO_EVCR_PORT_PE_Pos
è

	)

2068 
	#AFIO_EVCR_PORT_PE
 
AFIO_EVCR_PORT_PE_Msk


	)

2070 
	#AFIO_EVCR_EVOE_Pos
 (7U)

	)

2071 
	#AFIO_EVCR_EVOE_Msk
 (0x1U << 
AFIO_EVCR_EVOE_Pos
è

	)

2072 
	#AFIO_EVCR_EVOE
 
AFIO_EVCR_EVOE_Msk


	)

2075 
	#AFIO_MAPR_SPI1_REMAP_Pos
 (0U)

	)

2076 
	#AFIO_MAPR_SPI1_REMAP_Msk
 (0x1U << 
AFIO_MAPR_SPI1_REMAP_Pos
è

	)

2077 
	#AFIO_MAPR_SPI1_REMAP
 
AFIO_MAPR_SPI1_REMAP_Msk


	)

2078 
	#AFIO_MAPR_I2C1_REMAP_Pos
 (1U)

	)

2079 
	#AFIO_MAPR_I2C1_REMAP_Msk
 (0x1U << 
AFIO_MAPR_I2C1_REMAP_Pos
è

	)

2080 
	#AFIO_MAPR_I2C1_REMAP
 
AFIO_MAPR_I2C1_REMAP_Msk


	)

2081 
	#AFIO_MAPR_USART1_REMAP_Pos
 (2U)

	)

2082 
	#AFIO_MAPR_USART1_REMAP_Msk
 (0x1U << 
AFIO_MAPR_USART1_REMAP_Pos
è

	)

2083 
	#AFIO_MAPR_USART1_REMAP
 
AFIO_MAPR_USART1_REMAP_Msk


	)

2084 
	#AFIO_MAPR_USART2_REMAP_Pos
 (3U)

	)

2085 
	#AFIO_MAPR_USART2_REMAP_Msk
 (0x1U << 
AFIO_MAPR_USART2_REMAP_Pos
è

	)

2086 
	#AFIO_MAPR_USART2_REMAP
 
AFIO_MAPR_USART2_REMAP_Msk


	)

2088 
	#AFIO_MAPR_USART3_REMAP_Pos
 (4U)

	)

2089 
	#AFIO_MAPR_USART3_REMAP_Msk
 (0x3U << 
AFIO_MAPR_USART3_REMAP_Pos
è

	)

2090 
	#AFIO_MAPR_USART3_REMAP
 
AFIO_MAPR_USART3_REMAP_Msk


	)

2091 
	#AFIO_MAPR_USART3_REMAP_0
 (0x1U << 
AFIO_MAPR_USART3_REMAP_Pos
è

	)

2092 
	#AFIO_MAPR_USART3_REMAP_1
 (0x2U << 
AFIO_MAPR_USART3_REMAP_Pos
è

	)

2095 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 0x00000000U

	)

2096 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos
 (4U)

	)

2097 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk
 (0x1U << 
AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos
è

	)

2098 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 
AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk


	)

2099 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos
 (4U)

	)

2100 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk
 (0x3U << 
AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos
è

	)

2101 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 
AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk


	)

2103 
	#AFIO_MAPR_TIM1_REMAP_Pos
 (6U)

	)

2104 
	#AFIO_MAPR_TIM1_REMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM1_REMAP_Pos
è

	)

2105 
	#AFIO_MAPR_TIM1_REMAP
 
AFIO_MAPR_TIM1_REMAP_Msk


	)

2106 
	#AFIO_MAPR_TIM1_REMAP_0
 (0x1U << 
AFIO_MAPR_TIM1_REMAP_Pos
è

	)

2107 
	#AFIO_MAPR_TIM1_REMAP_1
 (0x2U << 
AFIO_MAPR_TIM1_REMAP_Pos
è

	)

2110 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 0x00000000U

	)

2111 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos
 (6U)

	)

2112 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk
 (0x1U << 
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos
è

	)

2113 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk


	)

2114 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos
 (6U)

	)

2115 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos
è

	)

2116 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 
AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk


	)

2118 
	#AFIO_MAPR_TIM2_REMAP_Pos
 (8U)

	)

2119 
	#AFIO_MAPR_TIM2_REMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM2_REMAP_Pos
è

	)

2120 
	#AFIO_MAPR_TIM2_REMAP
 
AFIO_MAPR_TIM2_REMAP_Msk


	)

2121 
	#AFIO_MAPR_TIM2_REMAP_0
 (0x1U << 
AFIO_MAPR_TIM2_REMAP_Pos
è

	)

2122 
	#AFIO_MAPR_TIM2_REMAP_1
 (0x2U << 
AFIO_MAPR_TIM2_REMAP_Pos
è

	)

2125 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 0x00000000U

	)

2126 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos
 (8U)

	)

2127 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk
 (0x1U << 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos
è

	)

2128 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk


	)

2129 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos
 (9U)

	)

2130 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk
 (0x1U << 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos
è

	)

2131 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk


	)

2132 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos
 (8U)

	)

2133 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos
è

	)

2134 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 
AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk


	)

2136 
	#AFIO_MAPR_TIM3_REMAP_Pos
 (10U)

	)

2137 
	#AFIO_MAPR_TIM3_REMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM3_REMAP_Pos
è

	)

2138 
	#AFIO_MAPR_TIM3_REMAP
 
AFIO_MAPR_TIM3_REMAP_Msk


	)

2139 
	#AFIO_MAPR_TIM3_REMAP_0
 (0x1U << 
AFIO_MAPR_TIM3_REMAP_Pos
è

	)

2140 
	#AFIO_MAPR_TIM3_REMAP_1
 (0x2U << 
AFIO_MAPR_TIM3_REMAP_Pos
è

	)

2143 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 0x00000000U

	)

2144 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos
 (11U)

	)

2145 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk
 (0x1U << 
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos
è

	)

2146 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk


	)

2147 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos
 (10U)

	)

2148 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos
è

	)

2149 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 
AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk


	)

2151 
	#AFIO_MAPR_TIM4_REMAP_Pos
 (12U)

	)

2152 
	#AFIO_MAPR_TIM4_REMAP_Msk
 (0x1U << 
AFIO_MAPR_TIM4_REMAP_Pos
è

	)

2153 
	#AFIO_MAPR_TIM4_REMAP
 
AFIO_MAPR_TIM4_REMAP_Msk


	)

2155 
	#AFIO_MAPR_CAN_REMAP_Pos
 (13U)

	)

2156 
	#AFIO_MAPR_CAN_REMAP_Msk
 (0x3U << 
AFIO_MAPR_CAN_REMAP_Pos
è

	)

2157 
	#AFIO_MAPR_CAN_REMAP
 
AFIO_MAPR_CAN_REMAP_Msk


	)

2158 
	#AFIO_MAPR_CAN_REMAP_0
 (0x1U << 
AFIO_MAPR_CAN_REMAP_Pos
è

	)

2159 
	#AFIO_MAPR_CAN_REMAP_1
 (0x2U << 
AFIO_MAPR_CAN_REMAP_Pos
è

	)

2162 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 0x00000000U

	)

2163 
	#AFIO_MAPR_CAN_REMAP_REMAP2_Pos
 (14U)

	)

2164 
	#AFIO_MAPR_CAN_REMAP_REMAP2_Msk
 (0x1U << 
AFIO_MAPR_CAN_REMAP_REMAP2_Pos
è

	)

2165 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 
AFIO_MAPR_CAN_REMAP_REMAP2_Msk


	)

2166 
	#AFIO_MAPR_CAN_REMAP_REMAP3_Pos
 (13U)

	)

2167 
	#AFIO_MAPR_CAN_REMAP_REMAP3_Msk
 (0x3U << 
AFIO_MAPR_CAN_REMAP_REMAP3_Pos
è

	)

2168 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 
AFIO_MAPR_CAN_REMAP_REMAP3_Msk


	)

2170 
	#AFIO_MAPR_PD01_REMAP_Pos
 (15U)

	)

2171 
	#AFIO_MAPR_PD01_REMAP_Msk
 (0x1U << 
AFIO_MAPR_PD01_REMAP_Pos
è

	)

2172 
	#AFIO_MAPR_PD01_REMAP
 
AFIO_MAPR_PD01_REMAP_Msk


	)

2175 
	#AFIO_MAPR_SWJ_CFG_Pos
 (24U)

	)

2176 
	#AFIO_MAPR_SWJ_CFG_Msk
 (0x7U << 
AFIO_MAPR_SWJ_CFG_Pos
è

	)

2177 
	#AFIO_MAPR_SWJ_CFG
 
AFIO_MAPR_SWJ_CFG_Msk


	)

2178 
	#AFIO_MAPR_SWJ_CFG_0
 (0x1U << 
AFIO_MAPR_SWJ_CFG_Pos
è

	)

2179 
	#AFIO_MAPR_SWJ_CFG_1
 (0x2U << 
AFIO_MAPR_SWJ_CFG_Pos
è

	)

2180 
	#AFIO_MAPR_SWJ_CFG_2
 (0x4U << 
AFIO_MAPR_SWJ_CFG_Pos
è

	)

2182 
	#AFIO_MAPR_SWJ_CFG_RESET
 0x00000000U

	)

2183 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos
 (24U)

	)

2184 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk
 (0x1U << 
AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos
è

	)

2185 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 
AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk


	)

2186 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos
 (25U)

	)

2187 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk
 (0x1U << 
AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos
è

	)

2188 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 
AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk


	)

2189 
	#AFIO_MAPR_SWJ_CFG_DISABLE_Pos
 (26U)

	)

2190 
	#AFIO_MAPR_SWJ_CFG_DISABLE_Msk
 (0x1U << 
AFIO_MAPR_SWJ_CFG_DISABLE_Pos
è

	)

2191 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 
AFIO_MAPR_SWJ_CFG_DISABLE_Msk


	)

2195 
	#AFIO_EXTICR1_EXTI0_Pos
 (0U)

	)

2196 
	#AFIO_EXTICR1_EXTI0_Msk
 (0xFU << 
AFIO_EXTICR1_EXTI0_Pos
è

	)

2197 
	#AFIO_EXTICR1_EXTI0
 
AFIO_EXTICR1_EXTI0_Msk


	)

2198 
	#AFIO_EXTICR1_EXTI1_Pos
 (4U)

	)

2199 
	#AFIO_EXTICR1_EXTI1_Msk
 (0xFU << 
AFIO_EXTICR1_EXTI1_Pos
è

	)

2200 
	#AFIO_EXTICR1_EXTI1
 
AFIO_EXTICR1_EXTI1_Msk


	)

2201 
	#AFIO_EXTICR1_EXTI2_Pos
 (8U)

	)

2202 
	#AFIO_EXTICR1_EXTI2_Msk
 (0xFU << 
AFIO_EXTICR1_EXTI2_Pos
è

	)

2203 
	#AFIO_EXTICR1_EXTI2
 
AFIO_EXTICR1_EXTI2_Msk


	)

2204 
	#AFIO_EXTICR1_EXTI3_Pos
 (12U)

	)

2205 
	#AFIO_EXTICR1_EXTI3_Msk
 (0xFU << 
AFIO_EXTICR1_EXTI3_Pos
è

	)

2206 
	#AFIO_EXTICR1_EXTI3
 
AFIO_EXTICR1_EXTI3_Msk


	)

2209 
	#AFIO_EXTICR1_EXTI0_PA
 0x00000000U

	)

2210 
	#AFIO_EXTICR1_EXTI0_PB_Pos
 (0U)

	)

2211 
	#AFIO_EXTICR1_EXTI0_PB_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI0_PB_Pos
è

	)

2212 
	#AFIO_EXTICR1_EXTI0_PB
 
AFIO_EXTICR1_EXTI0_PB_Msk


	)

2213 
	#AFIO_EXTICR1_EXTI0_PC_Pos
 (1U)

	)

2214 
	#AFIO_EXTICR1_EXTI0_PC_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI0_PC_Pos
è

	)

2215 
	#AFIO_EXTICR1_EXTI0_PC
 
AFIO_EXTICR1_EXTI0_PC_Msk


	)

2216 
	#AFIO_EXTICR1_EXTI0_PD_Pos
 (0U)

	)

2217 
	#AFIO_EXTICR1_EXTI0_PD_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI0_PD_Pos
è

	)

2218 
	#AFIO_EXTICR1_EXTI0_PD
 
AFIO_EXTICR1_EXTI0_PD_Msk


	)

2219 
	#AFIO_EXTICR1_EXTI0_PE_Pos
 (2U)

	)

2220 
	#AFIO_EXTICR1_EXTI0_PE_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI0_PE_Pos
è

	)

2221 
	#AFIO_EXTICR1_EXTI0_PE
 
AFIO_EXTICR1_EXTI0_PE_Msk


	)

2222 
	#AFIO_EXTICR1_EXTI0_PF_Pos
 (0U)

	)

2223 
	#AFIO_EXTICR1_EXTI0_PF_Msk
 (0x5U << 
AFIO_EXTICR1_EXTI0_PF_Pos
è

	)

2224 
	#AFIO_EXTICR1_EXTI0_PF
 
AFIO_EXTICR1_EXTI0_PF_Msk


	)

2225 
	#AFIO_EXTICR1_EXTI0_PG_Pos
 (1U)

	)

2226 
	#AFIO_EXTICR1_EXTI0_PG_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI0_PG_Pos
è

	)

2227 
	#AFIO_EXTICR1_EXTI0_PG
 
AFIO_EXTICR1_EXTI0_PG_Msk


	)

2230 
	#AFIO_EXTICR1_EXTI1_PA
 0x00000000U

	)

2231 
	#AFIO_EXTICR1_EXTI1_PB_Pos
 (4U)

	)

2232 
	#AFIO_EXTICR1_EXTI1_PB_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI1_PB_Pos
è

	)

2233 
	#AFIO_EXTICR1_EXTI1_PB
 
AFIO_EXTICR1_EXTI1_PB_Msk


	)

2234 
	#AFIO_EXTICR1_EXTI1_PC_Pos
 (5U)

	)

2235 
	#AFIO_EXTICR1_EXTI1_PC_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI1_PC_Pos
è

	)

2236 
	#AFIO_EXTICR1_EXTI1_PC
 
AFIO_EXTICR1_EXTI1_PC_Msk


	)

2237 
	#AFIO_EXTICR1_EXTI1_PD_Pos
 (4U)

	)

2238 
	#AFIO_EXTICR1_EXTI1_PD_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI1_PD_Pos
è

	)

2239 
	#AFIO_EXTICR1_EXTI1_PD
 
AFIO_EXTICR1_EXTI1_PD_Msk


	)

2240 
	#AFIO_EXTICR1_EXTI1_PE_Pos
 (6U)

	)

2241 
	#AFIO_EXTICR1_EXTI1_PE_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI1_PE_Pos
è

	)

2242 
	#AFIO_EXTICR1_EXTI1_PE
 
AFIO_EXTICR1_EXTI1_PE_Msk


	)

2243 
	#AFIO_EXTICR1_EXTI1_PF_Pos
 (4U)

	)

2244 
	#AFIO_EXTICR1_EXTI1_PF_Msk
 (0x5U << 
AFIO_EXTICR1_EXTI1_PF_Pos
è

	)

2245 
	#AFIO_EXTICR1_EXTI1_PF
 
AFIO_EXTICR1_EXTI1_PF_Msk


	)

2246 
	#AFIO_EXTICR1_EXTI1_PG_Pos
 (5U)

	)

2247 
	#AFIO_EXTICR1_EXTI1_PG_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI1_PG_Pos
è

	)

2248 
	#AFIO_EXTICR1_EXTI1_PG
 
AFIO_EXTICR1_EXTI1_PG_Msk


	)

2251 
	#AFIO_EXTICR1_EXTI2_PA
 0x00000000U

	)

2252 
	#AFIO_EXTICR1_EXTI2_PB_Pos
 (8U)

	)

2253 
	#AFIO_EXTICR1_EXTI2_PB_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI2_PB_Pos
è

	)

2254 
	#AFIO_EXTICR1_EXTI2_PB
 
AFIO_EXTICR1_EXTI2_PB_Msk


	)

2255 
	#AFIO_EXTICR1_EXTI2_PC_Pos
 (9U)

	)

2256 
	#AFIO_EXTICR1_EXTI2_PC_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI2_PC_Pos
è

	)

2257 
	#AFIO_EXTICR1_EXTI2_PC
 
AFIO_EXTICR1_EXTI2_PC_Msk


	)

2258 
	#AFIO_EXTICR1_EXTI2_PD_Pos
 (8U)

	)

2259 
	#AFIO_EXTICR1_EXTI2_PD_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI2_PD_Pos
è

	)

2260 
	#AFIO_EXTICR1_EXTI2_PD
 
AFIO_EXTICR1_EXTI2_PD_Msk


	)

2261 
	#AFIO_EXTICR1_EXTI2_PE_Pos
 (10U)

	)

2262 
	#AFIO_EXTICR1_EXTI2_PE_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI2_PE_Pos
è

	)

2263 
	#AFIO_EXTICR1_EXTI2_PE
 
AFIO_EXTICR1_EXTI2_PE_Msk


	)

2264 
	#AFIO_EXTICR1_EXTI2_PF_Pos
 (8U)

	)

2265 
	#AFIO_EXTICR1_EXTI2_PF_Msk
 (0x5U << 
AFIO_EXTICR1_EXTI2_PF_Pos
è

	)

2266 
	#AFIO_EXTICR1_EXTI2_PF
 
AFIO_EXTICR1_EXTI2_PF_Msk


	)

2267 
	#AFIO_EXTICR1_EXTI2_PG_Pos
 (9U)

	)

2268 
	#AFIO_EXTICR1_EXTI2_PG_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI2_PG_Pos
è

	)

2269 
	#AFIO_EXTICR1_EXTI2_PG
 
AFIO_EXTICR1_EXTI2_PG_Msk


	)

2272 
	#AFIO_EXTICR1_EXTI3_PA
 0x00000000U

	)

2273 
	#AFIO_EXTICR1_EXTI3_PB_Pos
 (12U)

	)

2274 
	#AFIO_EXTICR1_EXTI3_PB_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI3_PB_Pos
è

	)

2275 
	#AFIO_EXTICR1_EXTI3_PB
 
AFIO_EXTICR1_EXTI3_PB_Msk


	)

2276 
	#AFIO_EXTICR1_EXTI3_PC_Pos
 (13U)

	)

2277 
	#AFIO_EXTICR1_EXTI3_PC_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI3_PC_Pos
è

	)

2278 
	#AFIO_EXTICR1_EXTI3_PC
 
AFIO_EXTICR1_EXTI3_PC_Msk


	)

2279 
	#AFIO_EXTICR1_EXTI3_PD_Pos
 (12U)

	)

2280 
	#AFIO_EXTICR1_EXTI3_PD_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI3_PD_Pos
è

	)

2281 
	#AFIO_EXTICR1_EXTI3_PD
 
AFIO_EXTICR1_EXTI3_PD_Msk


	)

2282 
	#AFIO_EXTICR1_EXTI3_PE_Pos
 (14U)

	)

2283 
	#AFIO_EXTICR1_EXTI3_PE_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI3_PE_Pos
è

	)

2284 
	#AFIO_EXTICR1_EXTI3_PE
 
AFIO_EXTICR1_EXTI3_PE_Msk


	)

2285 
	#AFIO_EXTICR1_EXTI3_PF_Pos
 (12U)

	)

2286 
	#AFIO_EXTICR1_EXTI3_PF_Msk
 (0x5U << 
AFIO_EXTICR1_EXTI3_PF_Pos
è

	)

2287 
	#AFIO_EXTICR1_EXTI3_PF
 
AFIO_EXTICR1_EXTI3_PF_Msk


	)

2288 
	#AFIO_EXTICR1_EXTI3_PG_Pos
 (13U)

	)

2289 
	#AFIO_EXTICR1_EXTI3_PG_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI3_PG_Pos
è

	)

2290 
	#AFIO_EXTICR1_EXTI3_PG
 
AFIO_EXTICR1_EXTI3_PG_Msk


	)

2293 
	#AFIO_EXTICR2_EXTI4_Pos
 (0U)

	)

2294 
	#AFIO_EXTICR2_EXTI4_Msk
 (0xFU << 
AFIO_EXTICR2_EXTI4_Pos
è

	)

2295 
	#AFIO_EXTICR2_EXTI4
 
AFIO_EXTICR2_EXTI4_Msk


	)

2296 
	#AFIO_EXTICR2_EXTI5_Pos
 (4U)

	)

2297 
	#AFIO_EXTICR2_EXTI5_Msk
 (0xFU << 
AFIO_EXTICR2_EXTI5_Pos
è

	)

2298 
	#AFIO_EXTICR2_EXTI5
 
AFIO_EXTICR2_EXTI5_Msk


	)

2299 
	#AFIO_EXTICR2_EXTI6_Pos
 (8U)

	)

2300 
	#AFIO_EXTICR2_EXTI6_Msk
 (0xFU << 
AFIO_EXTICR2_EXTI6_Pos
è

	)

2301 
	#AFIO_EXTICR2_EXTI6
 
AFIO_EXTICR2_EXTI6_Msk


	)

2302 
	#AFIO_EXTICR2_EXTI7_Pos
 (12U)

	)

2303 
	#AFIO_EXTICR2_EXTI7_Msk
 (0xFU << 
AFIO_EXTICR2_EXTI7_Pos
è

	)

2304 
	#AFIO_EXTICR2_EXTI7
 
AFIO_EXTICR2_EXTI7_Msk


	)

2307 
	#AFIO_EXTICR2_EXTI4_PA
 0x00000000U

	)

2308 
	#AFIO_EXTICR2_EXTI4_PB_Pos
 (0U)

	)

2309 
	#AFIO_EXTICR2_EXTI4_PB_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI4_PB_Pos
è

	)

2310 
	#AFIO_EXTICR2_EXTI4_PB
 
AFIO_EXTICR2_EXTI4_PB_Msk


	)

2311 
	#AFIO_EXTICR2_EXTI4_PC_Pos
 (1U)

	)

2312 
	#AFIO_EXTICR2_EXTI4_PC_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI4_PC_Pos
è

	)

2313 
	#AFIO_EXTICR2_EXTI4_PC
 
AFIO_EXTICR2_EXTI4_PC_Msk


	)

2314 
	#AFIO_EXTICR2_EXTI4_PD_Pos
 (0U)

	)

2315 
	#AFIO_EXTICR2_EXTI4_PD_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI4_PD_Pos
è

	)

2316 
	#AFIO_EXTICR2_EXTI4_PD
 
AFIO_EXTICR2_EXTI4_PD_Msk


	)

2317 
	#AFIO_EXTICR2_EXTI4_PE_Pos
 (2U)

	)

2318 
	#AFIO_EXTICR2_EXTI4_PE_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI4_PE_Pos
è

	)

2319 
	#AFIO_EXTICR2_EXTI4_PE
 
AFIO_EXTICR2_EXTI4_PE_Msk


	)

2320 
	#AFIO_EXTICR2_EXTI4_PF_Pos
 (0U)

	)

2321 
	#AFIO_EXTICR2_EXTI4_PF_Msk
 (0x5U << 
AFIO_EXTICR2_EXTI4_PF_Pos
è

	)

2322 
	#AFIO_EXTICR2_EXTI4_PF
 
AFIO_EXTICR2_EXTI4_PF_Msk


	)

2323 
	#AFIO_EXTICR2_EXTI4_PG_Pos
 (1U)

	)

2324 
	#AFIO_EXTICR2_EXTI4_PG_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI4_PG_Pos
è

	)

2325 
	#AFIO_EXTICR2_EXTI4_PG
 
AFIO_EXTICR2_EXTI4_PG_Msk


	)

2328 
	#AFIO_EXTICR2_EXTI5_PA
 0x00000000U

	)

2329 
	#AFIO_EXTICR2_EXTI5_PB_Pos
 (4U)

	)

2330 
	#AFIO_EXTICR2_EXTI5_PB_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI5_PB_Pos
è

	)

2331 
	#AFIO_EXTICR2_EXTI5_PB
 
AFIO_EXTICR2_EXTI5_PB_Msk


	)

2332 
	#AFIO_EXTICR2_EXTI5_PC_Pos
 (5U)

	)

2333 
	#AFIO_EXTICR2_EXTI5_PC_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI5_PC_Pos
è

	)

2334 
	#AFIO_EXTICR2_EXTI5_PC
 
AFIO_EXTICR2_EXTI5_PC_Msk


	)

2335 
	#AFIO_EXTICR2_EXTI5_PD_Pos
 (4U)

	)

2336 
	#AFIO_EXTICR2_EXTI5_PD_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI5_PD_Pos
è

	)

2337 
	#AFIO_EXTICR2_EXTI5_PD
 
AFIO_EXTICR2_EXTI5_PD_Msk


	)

2338 
	#AFIO_EXTICR2_EXTI5_PE_Pos
 (6U)

	)

2339 
	#AFIO_EXTICR2_EXTI5_PE_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI5_PE_Pos
è

	)

2340 
	#AFIO_EXTICR2_EXTI5_PE
 
AFIO_EXTICR2_EXTI5_PE_Msk


	)

2341 
	#AFIO_EXTICR2_EXTI5_PF_Pos
 (4U)

	)

2342 
	#AFIO_EXTICR2_EXTI5_PF_Msk
 (0x5U << 
AFIO_EXTICR2_EXTI5_PF_Pos
è

	)

2343 
	#AFIO_EXTICR2_EXTI5_PF
 
AFIO_EXTICR2_EXTI5_PF_Msk


	)

2344 
	#AFIO_EXTICR2_EXTI5_PG_Pos
 (5U)

	)

2345 
	#AFIO_EXTICR2_EXTI5_PG_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI5_PG_Pos
è

	)

2346 
	#AFIO_EXTICR2_EXTI5_PG
 
AFIO_EXTICR2_EXTI5_PG_Msk


	)

2349 
	#AFIO_EXTICR2_EXTI6_PA
 0x00000000U

	)

2350 
	#AFIO_EXTICR2_EXTI6_PB_Pos
 (8U)

	)

2351 
	#AFIO_EXTICR2_EXTI6_PB_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI6_PB_Pos
è

	)

2352 
	#AFIO_EXTICR2_EXTI6_PB
 
AFIO_EXTICR2_EXTI6_PB_Msk


	)

2353 
	#AFIO_EXTICR2_EXTI6_PC_Pos
 (9U)

	)

2354 
	#AFIO_EXTICR2_EXTI6_PC_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI6_PC_Pos
è

	)

2355 
	#AFIO_EXTICR2_EXTI6_PC
 
AFIO_EXTICR2_EXTI6_PC_Msk


	)

2356 
	#AFIO_EXTICR2_EXTI6_PD_Pos
 (8U)

	)

2357 
	#AFIO_EXTICR2_EXTI6_PD_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI6_PD_Pos
è

	)

2358 
	#AFIO_EXTICR2_EXTI6_PD
 
AFIO_EXTICR2_EXTI6_PD_Msk


	)

2359 
	#AFIO_EXTICR2_EXTI6_PE_Pos
 (10U)

	)

2360 
	#AFIO_EXTICR2_EXTI6_PE_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI6_PE_Pos
è

	)

2361 
	#AFIO_EXTICR2_EXTI6_PE
 
AFIO_EXTICR2_EXTI6_PE_Msk


	)

2362 
	#AFIO_EXTICR2_EXTI6_PF_Pos
 (8U)

	)

2363 
	#AFIO_EXTICR2_EXTI6_PF_Msk
 (0x5U << 
AFIO_EXTICR2_EXTI6_PF_Pos
è

	)

2364 
	#AFIO_EXTICR2_EXTI6_PF
 
AFIO_EXTICR2_EXTI6_PF_Msk


	)

2365 
	#AFIO_EXTICR2_EXTI6_PG_Pos
 (9U)

	)

2366 
	#AFIO_EXTICR2_EXTI6_PG_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI6_PG_Pos
è

	)

2367 
	#AFIO_EXTICR2_EXTI6_PG
 
AFIO_EXTICR2_EXTI6_PG_Msk


	)

2370 
	#AFIO_EXTICR2_EXTI7_PA
 0x00000000U

	)

2371 
	#AFIO_EXTICR2_EXTI7_PB_Pos
 (12U)

	)

2372 
	#AFIO_EXTICR2_EXTI7_PB_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI7_PB_Pos
è

	)

2373 
	#AFIO_EXTICR2_EXTI7_PB
 
AFIO_EXTICR2_EXTI7_PB_Msk


	)

2374 
	#AFIO_EXTICR2_EXTI7_PC_Pos
 (13U)

	)

2375 
	#AFIO_EXTICR2_EXTI7_PC_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI7_PC_Pos
è

	)

2376 
	#AFIO_EXTICR2_EXTI7_PC
 
AFIO_EXTICR2_EXTI7_PC_Msk


	)

2377 
	#AFIO_EXTICR2_EXTI7_PD_Pos
 (12U)

	)

2378 
	#AFIO_EXTICR2_EXTI7_PD_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI7_PD_Pos
è

	)

2379 
	#AFIO_EXTICR2_EXTI7_PD
 
AFIO_EXTICR2_EXTI7_PD_Msk


	)

2380 
	#AFIO_EXTICR2_EXTI7_PE_Pos
 (14U)

	)

2381 
	#AFIO_EXTICR2_EXTI7_PE_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI7_PE_Pos
è

	)

2382 
	#AFIO_EXTICR2_EXTI7_PE
 
AFIO_EXTICR2_EXTI7_PE_Msk


	)

2383 
	#AFIO_EXTICR2_EXTI7_PF_Pos
 (12U)

	)

2384 
	#AFIO_EXTICR2_EXTI7_PF_Msk
 (0x5U << 
AFIO_EXTICR2_EXTI7_PF_Pos
è

	)

2385 
	#AFIO_EXTICR2_EXTI7_PF
 
AFIO_EXTICR2_EXTI7_PF_Msk


	)

2386 
	#AFIO_EXTICR2_EXTI7_PG_Pos
 (13U)

	)

2387 
	#AFIO_EXTICR2_EXTI7_PG_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI7_PG_Pos
è

	)

2388 
	#AFIO_EXTICR2_EXTI7_PG
 
AFIO_EXTICR2_EXTI7_PG_Msk


	)

2391 
	#AFIO_EXTICR3_EXTI8_Pos
 (0U)

	)

2392 
	#AFIO_EXTICR3_EXTI8_Msk
 (0xFU << 
AFIO_EXTICR3_EXTI8_Pos
è

	)

2393 
	#AFIO_EXTICR3_EXTI8
 
AFIO_EXTICR3_EXTI8_Msk


	)

2394 
	#AFIO_EXTICR3_EXTI9_Pos
 (4U)

	)

2395 
	#AFIO_EXTICR3_EXTI9_Msk
 (0xFU << 
AFIO_EXTICR3_EXTI9_Pos
è

	)

2396 
	#AFIO_EXTICR3_EXTI9
 
AFIO_EXTICR3_EXTI9_Msk


	)

2397 
	#AFIO_EXTICR3_EXTI10_Pos
 (8U)

	)

2398 
	#AFIO_EXTICR3_EXTI10_Msk
 (0xFU << 
AFIO_EXTICR3_EXTI10_Pos
è

	)

2399 
	#AFIO_EXTICR3_EXTI10
 
AFIO_EXTICR3_EXTI10_Msk


	)

2400 
	#AFIO_EXTICR3_EXTI11_Pos
 (12U)

	)

2401 
	#AFIO_EXTICR3_EXTI11_Msk
 (0xFU << 
AFIO_EXTICR3_EXTI11_Pos
è

	)

2402 
	#AFIO_EXTICR3_EXTI11
 
AFIO_EXTICR3_EXTI11_Msk


	)

2405 
	#AFIO_EXTICR3_EXTI8_PA
 0x00000000U

	)

2406 
	#AFIO_EXTICR3_EXTI8_PB_Pos
 (0U)

	)

2407 
	#AFIO_EXTICR3_EXTI8_PB_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI8_PB_Pos
è

	)

2408 
	#AFIO_EXTICR3_EXTI8_PB
 
AFIO_EXTICR3_EXTI8_PB_Msk


	)

2409 
	#AFIO_EXTICR3_EXTI8_PC_Pos
 (1U)

	)

2410 
	#AFIO_EXTICR3_EXTI8_PC_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI8_PC_Pos
è

	)

2411 
	#AFIO_EXTICR3_EXTI8_PC
 
AFIO_EXTICR3_EXTI8_PC_Msk


	)

2412 
	#AFIO_EXTICR3_EXTI8_PD_Pos
 (0U)

	)

2413 
	#AFIO_EXTICR3_EXTI8_PD_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI8_PD_Pos
è

	)

2414 
	#AFIO_EXTICR3_EXTI8_PD
 
AFIO_EXTICR3_EXTI8_PD_Msk


	)

2415 
	#AFIO_EXTICR3_EXTI8_PE_Pos
 (2U)

	)

2416 
	#AFIO_EXTICR3_EXTI8_PE_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI8_PE_Pos
è

	)

2417 
	#AFIO_EXTICR3_EXTI8_PE
 
AFIO_EXTICR3_EXTI8_PE_Msk


	)

2418 
	#AFIO_EXTICR3_EXTI8_PF_Pos
 (0U)

	)

2419 
	#AFIO_EXTICR3_EXTI8_PF_Msk
 (0x5U << 
AFIO_EXTICR3_EXTI8_PF_Pos
è

	)

2420 
	#AFIO_EXTICR3_EXTI8_PF
 
AFIO_EXTICR3_EXTI8_PF_Msk


	)

2421 
	#AFIO_EXTICR3_EXTI8_PG_Pos
 (1U)

	)

2422 
	#AFIO_EXTICR3_EXTI8_PG_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI8_PG_Pos
è

	)

2423 
	#AFIO_EXTICR3_EXTI8_PG
 
AFIO_EXTICR3_EXTI8_PG_Msk


	)

2426 
	#AFIO_EXTICR3_EXTI9_PA
 0x00000000U

	)

2427 
	#AFIO_EXTICR3_EXTI9_PB_Pos
 (4U)

	)

2428 
	#AFIO_EXTICR3_EXTI9_PB_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI9_PB_Pos
è

	)

2429 
	#AFIO_EXTICR3_EXTI9_PB
 
AFIO_EXTICR3_EXTI9_PB_Msk


	)

2430 
	#AFIO_EXTICR3_EXTI9_PC_Pos
 (5U)

	)

2431 
	#AFIO_EXTICR3_EXTI9_PC_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI9_PC_Pos
è

	)

2432 
	#AFIO_EXTICR3_EXTI9_PC
 
AFIO_EXTICR3_EXTI9_PC_Msk


	)

2433 
	#AFIO_EXTICR3_EXTI9_PD_Pos
 (4U)

	)

2434 
	#AFIO_EXTICR3_EXTI9_PD_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI9_PD_Pos
è

	)

2435 
	#AFIO_EXTICR3_EXTI9_PD
 
AFIO_EXTICR3_EXTI9_PD_Msk


	)

2436 
	#AFIO_EXTICR3_EXTI9_PE_Pos
 (6U)

	)

2437 
	#AFIO_EXTICR3_EXTI9_PE_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI9_PE_Pos
è

	)

2438 
	#AFIO_EXTICR3_EXTI9_PE
 
AFIO_EXTICR3_EXTI9_PE_Msk


	)

2439 
	#AFIO_EXTICR3_EXTI9_PF_Pos
 (4U)

	)

2440 
	#AFIO_EXTICR3_EXTI9_PF_Msk
 (0x5U << 
AFIO_EXTICR3_EXTI9_PF_Pos
è

	)

2441 
	#AFIO_EXTICR3_EXTI9_PF
 
AFIO_EXTICR3_EXTI9_PF_Msk


	)

2442 
	#AFIO_EXTICR3_EXTI9_PG_Pos
 (5U)

	)

2443 
	#AFIO_EXTICR3_EXTI9_PG_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI9_PG_Pos
è

	)

2444 
	#AFIO_EXTICR3_EXTI9_PG
 
AFIO_EXTICR3_EXTI9_PG_Msk


	)

2447 
	#AFIO_EXTICR3_EXTI10_PA
 0x00000000U

	)

2448 
	#AFIO_EXTICR3_EXTI10_PB_Pos
 (8U)

	)

2449 
	#AFIO_EXTICR3_EXTI10_PB_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI10_PB_Pos
è

	)

2450 
	#AFIO_EXTICR3_EXTI10_PB
 
AFIO_EXTICR3_EXTI10_PB_Msk


	)

2451 
	#AFIO_EXTICR3_EXTI10_PC_Pos
 (9U)

	)

2452 
	#AFIO_EXTICR3_EXTI10_PC_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI10_PC_Pos
è

	)

2453 
	#AFIO_EXTICR3_EXTI10_PC
 
AFIO_EXTICR3_EXTI10_PC_Msk


	)

2454 
	#AFIO_EXTICR3_EXTI10_PD_Pos
 (8U)

	)

2455 
	#AFIO_EXTICR3_EXTI10_PD_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI10_PD_Pos
è

	)

2456 
	#AFIO_EXTICR3_EXTI10_PD
 
AFIO_EXTICR3_EXTI10_PD_Msk


	)

2457 
	#AFIO_EXTICR3_EXTI10_PE_Pos
 (10U)

	)

2458 
	#AFIO_EXTICR3_EXTI10_PE_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI10_PE_Pos
è

	)

2459 
	#AFIO_EXTICR3_EXTI10_PE
 
AFIO_EXTICR3_EXTI10_PE_Msk


	)

2460 
	#AFIO_EXTICR3_EXTI10_PF_Pos
 (8U)

	)

2461 
	#AFIO_EXTICR3_EXTI10_PF_Msk
 (0x5U << 
AFIO_EXTICR3_EXTI10_PF_Pos
è

	)

2462 
	#AFIO_EXTICR3_EXTI10_PF
 
AFIO_EXTICR3_EXTI10_PF_Msk


	)

2463 
	#AFIO_EXTICR3_EXTI10_PG_Pos
 (9U)

	)

2464 
	#AFIO_EXTICR3_EXTI10_PG_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI10_PG_Pos
è

	)

2465 
	#AFIO_EXTICR3_EXTI10_PG
 
AFIO_EXTICR3_EXTI10_PG_Msk


	)

2468 
	#AFIO_EXTICR3_EXTI11_PA
 0x00000000U

	)

2469 
	#AFIO_EXTICR3_EXTI11_PB_Pos
 (12U)

	)

2470 
	#AFIO_EXTICR3_EXTI11_PB_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI11_PB_Pos
è

	)

2471 
	#AFIO_EXTICR3_EXTI11_PB
 
AFIO_EXTICR3_EXTI11_PB_Msk


	)

2472 
	#AFIO_EXTICR3_EXTI11_PC_Pos
 (13U)

	)

2473 
	#AFIO_EXTICR3_EXTI11_PC_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI11_PC_Pos
è

	)

2474 
	#AFIO_EXTICR3_EXTI11_PC
 
AFIO_EXTICR3_EXTI11_PC_Msk


	)

2475 
	#AFIO_EXTICR3_EXTI11_PD_Pos
 (12U)

	)

2476 
	#AFIO_EXTICR3_EXTI11_PD_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI11_PD_Pos
è

	)

2477 
	#AFIO_EXTICR3_EXTI11_PD
 
AFIO_EXTICR3_EXTI11_PD_Msk


	)

2478 
	#AFIO_EXTICR3_EXTI11_PE_Pos
 (14U)

	)

2479 
	#AFIO_EXTICR3_EXTI11_PE_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI11_PE_Pos
è

	)

2480 
	#AFIO_EXTICR3_EXTI11_PE
 
AFIO_EXTICR3_EXTI11_PE_Msk


	)

2481 
	#AFIO_EXTICR3_EXTI11_PF_Pos
 (12U)

	)

2482 
	#AFIO_EXTICR3_EXTI11_PF_Msk
 (0x5U << 
AFIO_EXTICR3_EXTI11_PF_Pos
è

	)

2483 
	#AFIO_EXTICR3_EXTI11_PF
 
AFIO_EXTICR3_EXTI11_PF_Msk


	)

2484 
	#AFIO_EXTICR3_EXTI11_PG_Pos
 (13U)

	)

2485 
	#AFIO_EXTICR3_EXTI11_PG_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI11_PG_Pos
è

	)

2486 
	#AFIO_EXTICR3_EXTI11_PG
 
AFIO_EXTICR3_EXTI11_PG_Msk


	)

2489 
	#AFIO_EXTICR4_EXTI12_Pos
 (0U)

	)

2490 
	#AFIO_EXTICR4_EXTI12_Msk
 (0xFU << 
AFIO_EXTICR4_EXTI12_Pos
è

	)

2491 
	#AFIO_EXTICR4_EXTI12
 
AFIO_EXTICR4_EXTI12_Msk


	)

2492 
	#AFIO_EXTICR4_EXTI13_Pos
 (4U)

	)

2493 
	#AFIO_EXTICR4_EXTI13_Msk
 (0xFU << 
AFIO_EXTICR4_EXTI13_Pos
è

	)

2494 
	#AFIO_EXTICR4_EXTI13
 
AFIO_EXTICR4_EXTI13_Msk


	)

2495 
	#AFIO_EXTICR4_EXTI14_Pos
 (8U)

	)

2496 
	#AFIO_EXTICR4_EXTI14_Msk
 (0xFU << 
AFIO_EXTICR4_EXTI14_Pos
è

	)

2497 
	#AFIO_EXTICR4_EXTI14
 
AFIO_EXTICR4_EXTI14_Msk


	)

2498 
	#AFIO_EXTICR4_EXTI15_Pos
 (12U)

	)

2499 
	#AFIO_EXTICR4_EXTI15_Msk
 (0xFU << 
AFIO_EXTICR4_EXTI15_Pos
è

	)

2500 
	#AFIO_EXTICR4_EXTI15
 
AFIO_EXTICR4_EXTI15_Msk


	)

2503 
	#AFIO_EXTICR4_EXTI12_PA
 0x00000000U

	)

2504 
	#AFIO_EXTICR4_EXTI12_PB_Pos
 (0U)

	)

2505 
	#AFIO_EXTICR4_EXTI12_PB_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI12_PB_Pos
è

	)

2506 
	#AFIO_EXTICR4_EXTI12_PB
 
AFIO_EXTICR4_EXTI12_PB_Msk


	)

2507 
	#AFIO_EXTICR4_EXTI12_PC_Pos
 (1U)

	)

2508 
	#AFIO_EXTICR4_EXTI12_PC_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI12_PC_Pos
è

	)

2509 
	#AFIO_EXTICR4_EXTI12_PC
 
AFIO_EXTICR4_EXTI12_PC_Msk


	)

2510 
	#AFIO_EXTICR4_EXTI12_PD_Pos
 (0U)

	)

2511 
	#AFIO_EXTICR4_EXTI12_PD_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI12_PD_Pos
è

	)

2512 
	#AFIO_EXTICR4_EXTI12_PD
 
AFIO_EXTICR4_EXTI12_PD_Msk


	)

2513 
	#AFIO_EXTICR4_EXTI12_PE_Pos
 (2U)

	)

2514 
	#AFIO_EXTICR4_EXTI12_PE_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI12_PE_Pos
è

	)

2515 
	#AFIO_EXTICR4_EXTI12_PE
 
AFIO_EXTICR4_EXTI12_PE_Msk


	)

2516 
	#AFIO_EXTICR4_EXTI12_PF_Pos
 (0U)

	)

2517 
	#AFIO_EXTICR4_EXTI12_PF_Msk
 (0x5U << 
AFIO_EXTICR4_EXTI12_PF_Pos
è

	)

2518 
	#AFIO_EXTICR4_EXTI12_PF
 
AFIO_EXTICR4_EXTI12_PF_Msk


	)

2519 
	#AFIO_EXTICR4_EXTI12_PG_Pos
 (1U)

	)

2520 
	#AFIO_EXTICR4_EXTI12_PG_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI12_PG_Pos
è

	)

2521 
	#AFIO_EXTICR4_EXTI12_PG
 
AFIO_EXTICR4_EXTI12_PG_Msk


	)

2524 
	#AFIO_EXTICR4_EXTI13_PA
 0x00000000U

	)

2525 
	#AFIO_EXTICR4_EXTI13_PB_Pos
 (4U)

	)

2526 
	#AFIO_EXTICR4_EXTI13_PB_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI13_PB_Pos
è

	)

2527 
	#AFIO_EXTICR4_EXTI13_PB
 
AFIO_EXTICR4_EXTI13_PB_Msk


	)

2528 
	#AFIO_EXTICR4_EXTI13_PC_Pos
 (5U)

	)

2529 
	#AFIO_EXTICR4_EXTI13_PC_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI13_PC_Pos
è

	)

2530 
	#AFIO_EXTICR4_EXTI13_PC
 
AFIO_EXTICR4_EXTI13_PC_Msk


	)

2531 
	#AFIO_EXTICR4_EXTI13_PD_Pos
 (4U)

	)

2532 
	#AFIO_EXTICR4_EXTI13_PD_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI13_PD_Pos
è

	)

2533 
	#AFIO_EXTICR4_EXTI13_PD
 
AFIO_EXTICR4_EXTI13_PD_Msk


	)

2534 
	#AFIO_EXTICR4_EXTI13_PE_Pos
 (6U)

	)

2535 
	#AFIO_EXTICR4_EXTI13_PE_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI13_PE_Pos
è

	)

2536 
	#AFIO_EXTICR4_EXTI13_PE
 
AFIO_EXTICR4_EXTI13_PE_Msk


	)

2537 
	#AFIO_EXTICR4_EXTI13_PF_Pos
 (4U)

	)

2538 
	#AFIO_EXTICR4_EXTI13_PF_Msk
 (0x5U << 
AFIO_EXTICR4_EXTI13_PF_Pos
è

	)

2539 
	#AFIO_EXTICR4_EXTI13_PF
 
AFIO_EXTICR4_EXTI13_PF_Msk


	)

2540 
	#AFIO_EXTICR4_EXTI13_PG_Pos
 (5U)

	)

2541 
	#AFIO_EXTICR4_EXTI13_PG_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI13_PG_Pos
è

	)

2542 
	#AFIO_EXTICR4_EXTI13_PG
 
AFIO_EXTICR4_EXTI13_PG_Msk


	)

2545 
	#AFIO_EXTICR4_EXTI14_PA
 0x00000000U

	)

2546 
	#AFIO_EXTICR4_EXTI14_PB_Pos
 (8U)

	)

2547 
	#AFIO_EXTICR4_EXTI14_PB_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI14_PB_Pos
è

	)

2548 
	#AFIO_EXTICR4_EXTI14_PB
 
AFIO_EXTICR4_EXTI14_PB_Msk


	)

2549 
	#AFIO_EXTICR4_EXTI14_PC_Pos
 (9U)

	)

2550 
	#AFIO_EXTICR4_EXTI14_PC_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI14_PC_Pos
è

	)

2551 
	#AFIO_EXTICR4_EXTI14_PC
 
AFIO_EXTICR4_EXTI14_PC_Msk


	)

2552 
	#AFIO_EXTICR4_EXTI14_PD_Pos
 (8U)

	)

2553 
	#AFIO_EXTICR4_EXTI14_PD_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI14_PD_Pos
è

	)

2554 
	#AFIO_EXTICR4_EXTI14_PD
 
AFIO_EXTICR4_EXTI14_PD_Msk


	)

2555 
	#AFIO_EXTICR4_EXTI14_PE_Pos
 (10U)

	)

2556 
	#AFIO_EXTICR4_EXTI14_PE_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI14_PE_Pos
è

	)

2557 
	#AFIO_EXTICR4_EXTI14_PE
 
AFIO_EXTICR4_EXTI14_PE_Msk


	)

2558 
	#AFIO_EXTICR4_EXTI14_PF_Pos
 (8U)

	)

2559 
	#AFIO_EXTICR4_EXTI14_PF_Msk
 (0x5U << 
AFIO_EXTICR4_EXTI14_PF_Pos
è

	)

2560 
	#AFIO_EXTICR4_EXTI14_PF
 
AFIO_EXTICR4_EXTI14_PF_Msk


	)

2561 
	#AFIO_EXTICR4_EXTI14_PG_Pos
 (9U)

	)

2562 
	#AFIO_EXTICR4_EXTI14_PG_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI14_PG_Pos
è

	)

2563 
	#AFIO_EXTICR4_EXTI14_PG
 
AFIO_EXTICR4_EXTI14_PG_Msk


	)

2566 
	#AFIO_EXTICR4_EXTI15_PA
 0x00000000U

	)

2567 
	#AFIO_EXTICR4_EXTI15_PB_Pos
 (12U)

	)

2568 
	#AFIO_EXTICR4_EXTI15_PB_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI15_PB_Pos
è

	)

2569 
	#AFIO_EXTICR4_EXTI15_PB
 
AFIO_EXTICR4_EXTI15_PB_Msk


	)

2570 
	#AFIO_EXTICR4_EXTI15_PC_Pos
 (13U)

	)

2571 
	#AFIO_EXTICR4_EXTI15_PC_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI15_PC_Pos
è

	)

2572 
	#AFIO_EXTICR4_EXTI15_PC
 
AFIO_EXTICR4_EXTI15_PC_Msk


	)

2573 
	#AFIO_EXTICR4_EXTI15_PD_Pos
 (12U)

	)

2574 
	#AFIO_EXTICR4_EXTI15_PD_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI15_PD_Pos
è

	)

2575 
	#AFIO_EXTICR4_EXTI15_PD
 
AFIO_EXTICR4_EXTI15_PD_Msk


	)

2576 
	#AFIO_EXTICR4_EXTI15_PE_Pos
 (14U)

	)

2577 
	#AFIO_EXTICR4_EXTI15_PE_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI15_PE_Pos
è

	)

2578 
	#AFIO_EXTICR4_EXTI15_PE
 
AFIO_EXTICR4_EXTI15_PE_Msk


	)

2579 
	#AFIO_EXTICR4_EXTI15_PF_Pos
 (12U)

	)

2580 
	#AFIO_EXTICR4_EXTI15_PF_Msk
 (0x5U << 
AFIO_EXTICR4_EXTI15_PF_Pos
è

	)

2581 
	#AFIO_EXTICR4_EXTI15_PF
 
AFIO_EXTICR4_EXTI15_PF_Msk


	)

2582 
	#AFIO_EXTICR4_EXTI15_PG_Pos
 (13U)

	)

2583 
	#AFIO_EXTICR4_EXTI15_PG_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI15_PG_Pos
è

	)

2584 
	#AFIO_EXTICR4_EXTI15_PG
 
AFIO_EXTICR4_EXTI15_PG_Msk


	)

2597 
	#EXTI_IMR_MR0_Pos
 (0U)

	)

2598 
	#EXTI_IMR_MR0_Msk
 (0x1U << 
EXTI_IMR_MR0_Pos
è

	)

2599 
	#EXTI_IMR_MR0
 
EXTI_IMR_MR0_Msk


	)

2600 
	#EXTI_IMR_MR1_Pos
 (1U)

	)

2601 
	#EXTI_IMR_MR1_Msk
 (0x1U << 
EXTI_IMR_MR1_Pos
è

	)

2602 
	#EXTI_IMR_MR1
 
EXTI_IMR_MR1_Msk


	)

2603 
	#EXTI_IMR_MR2_Pos
 (2U)

	)

2604 
	#EXTI_IMR_MR2_Msk
 (0x1U << 
EXTI_IMR_MR2_Pos
è

	)

2605 
	#EXTI_IMR_MR2
 
EXTI_IMR_MR2_Msk


	)

2606 
	#EXTI_IMR_MR3_Pos
 (3U)

	)

2607 
	#EXTI_IMR_MR3_Msk
 (0x1U << 
EXTI_IMR_MR3_Pos
è

	)

2608 
	#EXTI_IMR_MR3
 
EXTI_IMR_MR3_Msk


	)

2609 
	#EXTI_IMR_MR4_Pos
 (4U)

	)

2610 
	#EXTI_IMR_MR4_Msk
 (0x1U << 
EXTI_IMR_MR4_Pos
è

	)

2611 
	#EXTI_IMR_MR4
 
EXTI_IMR_MR4_Msk


	)

2612 
	#EXTI_IMR_MR5_Pos
 (5U)

	)

2613 
	#EXTI_IMR_MR5_Msk
 (0x1U << 
EXTI_IMR_MR5_Pos
è

	)

2614 
	#EXTI_IMR_MR5
 
EXTI_IMR_MR5_Msk


	)

2615 
	#EXTI_IMR_MR6_Pos
 (6U)

	)

2616 
	#EXTI_IMR_MR6_Msk
 (0x1U << 
EXTI_IMR_MR6_Pos
è

	)

2617 
	#EXTI_IMR_MR6
 
EXTI_IMR_MR6_Msk


	)

2618 
	#EXTI_IMR_MR7_Pos
 (7U)

	)

2619 
	#EXTI_IMR_MR7_Msk
 (0x1U << 
EXTI_IMR_MR7_Pos
è

	)

2620 
	#EXTI_IMR_MR7
 
EXTI_IMR_MR7_Msk


	)

2621 
	#EXTI_IMR_MR8_Pos
 (8U)

	)

2622 
	#EXTI_IMR_MR8_Msk
 (0x1U << 
EXTI_IMR_MR8_Pos
è

	)

2623 
	#EXTI_IMR_MR8
 
EXTI_IMR_MR8_Msk


	)

2624 
	#EXTI_IMR_MR9_Pos
 (9U)

	)

2625 
	#EXTI_IMR_MR9_Msk
 (0x1U << 
EXTI_IMR_MR9_Pos
è

	)

2626 
	#EXTI_IMR_MR9
 
EXTI_IMR_MR9_Msk


	)

2627 
	#EXTI_IMR_MR10_Pos
 (10U)

	)

2628 
	#EXTI_IMR_MR10_Msk
 (0x1U << 
EXTI_IMR_MR10_Pos
è

	)

2629 
	#EXTI_IMR_MR10
 
EXTI_IMR_MR10_Msk


	)

2630 
	#EXTI_IMR_MR11_Pos
 (11U)

	)

2631 
	#EXTI_IMR_MR11_Msk
 (0x1U << 
EXTI_IMR_MR11_Pos
è

	)

2632 
	#EXTI_IMR_MR11
 
EXTI_IMR_MR11_Msk


	)

2633 
	#EXTI_IMR_MR12_Pos
 (12U)

	)

2634 
	#EXTI_IMR_MR12_Msk
 (0x1U << 
EXTI_IMR_MR12_Pos
è

	)

2635 
	#EXTI_IMR_MR12
 
EXTI_IMR_MR12_Msk


	)

2636 
	#EXTI_IMR_MR13_Pos
 (13U)

	)

2637 
	#EXTI_IMR_MR13_Msk
 (0x1U << 
EXTI_IMR_MR13_Pos
è

	)

2638 
	#EXTI_IMR_MR13
 
EXTI_IMR_MR13_Msk


	)

2639 
	#EXTI_IMR_MR14_Pos
 (14U)

	)

2640 
	#EXTI_IMR_MR14_Msk
 (0x1U << 
EXTI_IMR_MR14_Pos
è

	)

2641 
	#EXTI_IMR_MR14
 
EXTI_IMR_MR14_Msk


	)

2642 
	#EXTI_IMR_MR15_Pos
 (15U)

	)

2643 
	#EXTI_IMR_MR15_Msk
 (0x1U << 
EXTI_IMR_MR15_Pos
è

	)

2644 
	#EXTI_IMR_MR15
 
EXTI_IMR_MR15_Msk


	)

2645 
	#EXTI_IMR_MR16_Pos
 (16U)

	)

2646 
	#EXTI_IMR_MR16_Msk
 (0x1U << 
EXTI_IMR_MR16_Pos
è

	)

2647 
	#EXTI_IMR_MR16
 
EXTI_IMR_MR16_Msk


	)

2648 
	#EXTI_IMR_MR17_Pos
 (17U)

	)

2649 
	#EXTI_IMR_MR17_Msk
 (0x1U << 
EXTI_IMR_MR17_Pos
è

	)

2650 
	#EXTI_IMR_MR17
 
EXTI_IMR_MR17_Msk


	)

2651 
	#EXTI_IMR_MR18_Pos
 (18U)

	)

2652 
	#EXTI_IMR_MR18_Msk
 (0x1U << 
EXTI_IMR_MR18_Pos
è

	)

2653 
	#EXTI_IMR_MR18
 
EXTI_IMR_MR18_Msk


	)

2656 
	#EXTI_IMR_IM0
 
EXTI_IMR_MR0


	)

2657 
	#EXTI_IMR_IM1
 
EXTI_IMR_MR1


	)

2658 
	#EXTI_IMR_IM2
 
EXTI_IMR_MR2


	)

2659 
	#EXTI_IMR_IM3
 
EXTI_IMR_MR3


	)

2660 
	#EXTI_IMR_IM4
 
EXTI_IMR_MR4


	)

2661 
	#EXTI_IMR_IM5
 
EXTI_IMR_MR5


	)

2662 
	#EXTI_IMR_IM6
 
EXTI_IMR_MR6


	)

2663 
	#EXTI_IMR_IM7
 
EXTI_IMR_MR7


	)

2664 
	#EXTI_IMR_IM8
 
EXTI_IMR_MR8


	)

2665 
	#EXTI_IMR_IM9
 
EXTI_IMR_MR9


	)

2666 
	#EXTI_IMR_IM10
 
EXTI_IMR_MR10


	)

2667 
	#EXTI_IMR_IM11
 
EXTI_IMR_MR11


	)

2668 
	#EXTI_IMR_IM12
 
EXTI_IMR_MR12


	)

2669 
	#EXTI_IMR_IM13
 
EXTI_IMR_MR13


	)

2670 
	#EXTI_IMR_IM14
 
EXTI_IMR_MR14


	)

2671 
	#EXTI_IMR_IM15
 
EXTI_IMR_MR15


	)

2672 
	#EXTI_IMR_IM16
 
EXTI_IMR_MR16


	)

2673 
	#EXTI_IMR_IM17
 
EXTI_IMR_MR17


	)

2674 
	#EXTI_IMR_IM18
 
EXTI_IMR_MR18


	)

2675 
	#EXTI_IMR_IM
 0x0007FFFFU

	)

2678 
	#EXTI_EMR_MR0_Pos
 (0U)

	)

2679 
	#EXTI_EMR_MR0_Msk
 (0x1U << 
EXTI_EMR_MR0_Pos
è

	)

2680 
	#EXTI_EMR_MR0
 
EXTI_EMR_MR0_Msk


	)

2681 
	#EXTI_EMR_MR1_Pos
 (1U)

	)

2682 
	#EXTI_EMR_MR1_Msk
 (0x1U << 
EXTI_EMR_MR1_Pos
è

	)

2683 
	#EXTI_EMR_MR1
 
EXTI_EMR_MR1_Msk


	)

2684 
	#EXTI_EMR_MR2_Pos
 (2U)

	)

2685 
	#EXTI_EMR_MR2_Msk
 (0x1U << 
EXTI_EMR_MR2_Pos
è

	)

2686 
	#EXTI_EMR_MR2
 
EXTI_EMR_MR2_Msk


	)

2687 
	#EXTI_EMR_MR3_Pos
 (3U)

	)

2688 
	#EXTI_EMR_MR3_Msk
 (0x1U << 
EXTI_EMR_MR3_Pos
è

	)

2689 
	#EXTI_EMR_MR3
 
EXTI_EMR_MR3_Msk


	)

2690 
	#EXTI_EMR_MR4_Pos
 (4U)

	)

2691 
	#EXTI_EMR_MR4_Msk
 (0x1U << 
EXTI_EMR_MR4_Pos
è

	)

2692 
	#EXTI_EMR_MR4
 
EXTI_EMR_MR4_Msk


	)

2693 
	#EXTI_EMR_MR5_Pos
 (5U)

	)

2694 
	#EXTI_EMR_MR5_Msk
 (0x1U << 
EXTI_EMR_MR5_Pos
è

	)

2695 
	#EXTI_EMR_MR5
 
EXTI_EMR_MR5_Msk


	)

2696 
	#EXTI_EMR_MR6_Pos
 (6U)

	)

2697 
	#EXTI_EMR_MR6_Msk
 (0x1U << 
EXTI_EMR_MR6_Pos
è

	)

2698 
	#EXTI_EMR_MR6
 
EXTI_EMR_MR6_Msk


	)

2699 
	#EXTI_EMR_MR7_Pos
 (7U)

	)

2700 
	#EXTI_EMR_MR7_Msk
 (0x1U << 
EXTI_EMR_MR7_Pos
è

	)

2701 
	#EXTI_EMR_MR7
 
EXTI_EMR_MR7_Msk


	)

2702 
	#EXTI_EMR_MR8_Pos
 (8U)

	)

2703 
	#EXTI_EMR_MR8_Msk
 (0x1U << 
EXTI_EMR_MR8_Pos
è

	)

2704 
	#EXTI_EMR_MR8
 
EXTI_EMR_MR8_Msk


	)

2705 
	#EXTI_EMR_MR9_Pos
 (9U)

	)

2706 
	#EXTI_EMR_MR9_Msk
 (0x1U << 
EXTI_EMR_MR9_Pos
è

	)

2707 
	#EXTI_EMR_MR9
 
EXTI_EMR_MR9_Msk


	)

2708 
	#EXTI_EMR_MR10_Pos
 (10U)

	)

2709 
	#EXTI_EMR_MR10_Msk
 (0x1U << 
EXTI_EMR_MR10_Pos
è

	)

2710 
	#EXTI_EMR_MR10
 
EXTI_EMR_MR10_Msk


	)

2711 
	#EXTI_EMR_MR11_Pos
 (11U)

	)

2712 
	#EXTI_EMR_MR11_Msk
 (0x1U << 
EXTI_EMR_MR11_Pos
è

	)

2713 
	#EXTI_EMR_MR11
 
EXTI_EMR_MR11_Msk


	)

2714 
	#EXTI_EMR_MR12_Pos
 (12U)

	)

2715 
	#EXTI_EMR_MR12_Msk
 (0x1U << 
EXTI_EMR_MR12_Pos
è

	)

2716 
	#EXTI_EMR_MR12
 
EXTI_EMR_MR12_Msk


	)

2717 
	#EXTI_EMR_MR13_Pos
 (13U)

	)

2718 
	#EXTI_EMR_MR13_Msk
 (0x1U << 
EXTI_EMR_MR13_Pos
è

	)

2719 
	#EXTI_EMR_MR13
 
EXTI_EMR_MR13_Msk


	)

2720 
	#EXTI_EMR_MR14_Pos
 (14U)

	)

2721 
	#EXTI_EMR_MR14_Msk
 (0x1U << 
EXTI_EMR_MR14_Pos
è

	)

2722 
	#EXTI_EMR_MR14
 
EXTI_EMR_MR14_Msk


	)

2723 
	#EXTI_EMR_MR15_Pos
 (15U)

	)

2724 
	#EXTI_EMR_MR15_Msk
 (0x1U << 
EXTI_EMR_MR15_Pos
è

	)

2725 
	#EXTI_EMR_MR15
 
EXTI_EMR_MR15_Msk


	)

2726 
	#EXTI_EMR_MR16_Pos
 (16U)

	)

2727 
	#EXTI_EMR_MR16_Msk
 (0x1U << 
EXTI_EMR_MR16_Pos
è

	)

2728 
	#EXTI_EMR_MR16
 
EXTI_EMR_MR16_Msk


	)

2729 
	#EXTI_EMR_MR17_Pos
 (17U)

	)

2730 
	#EXTI_EMR_MR17_Msk
 (0x1U << 
EXTI_EMR_MR17_Pos
è

	)

2731 
	#EXTI_EMR_MR17
 
EXTI_EMR_MR17_Msk


	)

2732 
	#EXTI_EMR_MR18_Pos
 (18U)

	)

2733 
	#EXTI_EMR_MR18_Msk
 (0x1U << 
EXTI_EMR_MR18_Pos
è

	)

2734 
	#EXTI_EMR_MR18
 
EXTI_EMR_MR18_Msk


	)

2737 
	#EXTI_EMR_EM0
 
EXTI_EMR_MR0


	)

2738 
	#EXTI_EMR_EM1
 
EXTI_EMR_MR1


	)

2739 
	#EXTI_EMR_EM2
 
EXTI_EMR_MR2


	)

2740 
	#EXTI_EMR_EM3
 
EXTI_EMR_MR3


	)

2741 
	#EXTI_EMR_EM4
 
EXTI_EMR_MR4


	)

2742 
	#EXTI_EMR_EM5
 
EXTI_EMR_MR5


	)

2743 
	#EXTI_EMR_EM6
 
EXTI_EMR_MR6


	)

2744 
	#EXTI_EMR_EM7
 
EXTI_EMR_MR7


	)

2745 
	#EXTI_EMR_EM8
 
EXTI_EMR_MR8


	)

2746 
	#EXTI_EMR_EM9
 
EXTI_EMR_MR9


	)

2747 
	#EXTI_EMR_EM10
 
EXTI_EMR_MR10


	)

2748 
	#EXTI_EMR_EM11
 
EXTI_EMR_MR11


	)

2749 
	#EXTI_EMR_EM12
 
EXTI_EMR_MR12


	)

2750 
	#EXTI_EMR_EM13
 
EXTI_EMR_MR13


	)

2751 
	#EXTI_EMR_EM14
 
EXTI_EMR_MR14


	)

2752 
	#EXTI_EMR_EM15
 
EXTI_EMR_MR15


	)

2753 
	#EXTI_EMR_EM16
 
EXTI_EMR_MR16


	)

2754 
	#EXTI_EMR_EM17
 
EXTI_EMR_MR17


	)

2755 
	#EXTI_EMR_EM18
 
EXTI_EMR_MR18


	)

2758 
	#EXTI_RTSR_TR0_Pos
 (0U)

	)

2759 
	#EXTI_RTSR_TR0_Msk
 (0x1U << 
EXTI_RTSR_TR0_Pos
è

	)

2760 
	#EXTI_RTSR_TR0
 
EXTI_RTSR_TR0_Msk


	)

2761 
	#EXTI_RTSR_TR1_Pos
 (1U)

	)

2762 
	#EXTI_RTSR_TR1_Msk
 (0x1U << 
EXTI_RTSR_TR1_Pos
è

	)

2763 
	#EXTI_RTSR_TR1
 
EXTI_RTSR_TR1_Msk


	)

2764 
	#EXTI_RTSR_TR2_Pos
 (2U)

	)

2765 
	#EXTI_RTSR_TR2_Msk
 (0x1U << 
EXTI_RTSR_TR2_Pos
è

	)

2766 
	#EXTI_RTSR_TR2
 
EXTI_RTSR_TR2_Msk


	)

2767 
	#EXTI_RTSR_TR3_Pos
 (3U)

	)

2768 
	#EXTI_RTSR_TR3_Msk
 (0x1U << 
EXTI_RTSR_TR3_Pos
è

	)

2769 
	#EXTI_RTSR_TR3
 
EXTI_RTSR_TR3_Msk


	)

2770 
	#EXTI_RTSR_TR4_Pos
 (4U)

	)

2771 
	#EXTI_RTSR_TR4_Msk
 (0x1U << 
EXTI_RTSR_TR4_Pos
è

	)

2772 
	#EXTI_RTSR_TR4
 
EXTI_RTSR_TR4_Msk


	)

2773 
	#EXTI_RTSR_TR5_Pos
 (5U)

	)

2774 
	#EXTI_RTSR_TR5_Msk
 (0x1U << 
EXTI_RTSR_TR5_Pos
è

	)

2775 
	#EXTI_RTSR_TR5
 
EXTI_RTSR_TR5_Msk


	)

2776 
	#EXTI_RTSR_TR6_Pos
 (6U)

	)

2777 
	#EXTI_RTSR_TR6_Msk
 (0x1U << 
EXTI_RTSR_TR6_Pos
è

	)

2778 
	#EXTI_RTSR_TR6
 
EXTI_RTSR_TR6_Msk


	)

2779 
	#EXTI_RTSR_TR7_Pos
 (7U)

	)

2780 
	#EXTI_RTSR_TR7_Msk
 (0x1U << 
EXTI_RTSR_TR7_Pos
è

	)

2781 
	#EXTI_RTSR_TR7
 
EXTI_RTSR_TR7_Msk


	)

2782 
	#EXTI_RTSR_TR8_Pos
 (8U)

	)

2783 
	#EXTI_RTSR_TR8_Msk
 (0x1U << 
EXTI_RTSR_TR8_Pos
è

	)

2784 
	#EXTI_RTSR_TR8
 
EXTI_RTSR_TR8_Msk


	)

2785 
	#EXTI_RTSR_TR9_Pos
 (9U)

	)

2786 
	#EXTI_RTSR_TR9_Msk
 (0x1U << 
EXTI_RTSR_TR9_Pos
è

	)

2787 
	#EXTI_RTSR_TR9
 
EXTI_RTSR_TR9_Msk


	)

2788 
	#EXTI_RTSR_TR10_Pos
 (10U)

	)

2789 
	#EXTI_RTSR_TR10_Msk
 (0x1U << 
EXTI_RTSR_TR10_Pos
è

	)

2790 
	#EXTI_RTSR_TR10
 
EXTI_RTSR_TR10_Msk


	)

2791 
	#EXTI_RTSR_TR11_Pos
 (11U)

	)

2792 
	#EXTI_RTSR_TR11_Msk
 (0x1U << 
EXTI_RTSR_TR11_Pos
è

	)

2793 
	#EXTI_RTSR_TR11
 
EXTI_RTSR_TR11_Msk


	)

2794 
	#EXTI_RTSR_TR12_Pos
 (12U)

	)

2795 
	#EXTI_RTSR_TR12_Msk
 (0x1U << 
EXTI_RTSR_TR12_Pos
è

	)

2796 
	#EXTI_RTSR_TR12
 
EXTI_RTSR_TR12_Msk


	)

2797 
	#EXTI_RTSR_TR13_Pos
 (13U)

	)

2798 
	#EXTI_RTSR_TR13_Msk
 (0x1U << 
EXTI_RTSR_TR13_Pos
è

	)

2799 
	#EXTI_RTSR_TR13
 
EXTI_RTSR_TR13_Msk


	)

2800 
	#EXTI_RTSR_TR14_Pos
 (14U)

	)

2801 
	#EXTI_RTSR_TR14_Msk
 (0x1U << 
EXTI_RTSR_TR14_Pos
è

	)

2802 
	#EXTI_RTSR_TR14
 
EXTI_RTSR_TR14_Msk


	)

2803 
	#EXTI_RTSR_TR15_Pos
 (15U)

	)

2804 
	#EXTI_RTSR_TR15_Msk
 (0x1U << 
EXTI_RTSR_TR15_Pos
è

	)

2805 
	#EXTI_RTSR_TR15
 
EXTI_RTSR_TR15_Msk


	)

2806 
	#EXTI_RTSR_TR16_Pos
 (16U)

	)

2807 
	#EXTI_RTSR_TR16_Msk
 (0x1U << 
EXTI_RTSR_TR16_Pos
è

	)

2808 
	#EXTI_RTSR_TR16
 
EXTI_RTSR_TR16_Msk


	)

2809 
	#EXTI_RTSR_TR17_Pos
 (17U)

	)

2810 
	#EXTI_RTSR_TR17_Msk
 (0x1U << 
EXTI_RTSR_TR17_Pos
è

	)

2811 
	#EXTI_RTSR_TR17
 
EXTI_RTSR_TR17_Msk


	)

2812 
	#EXTI_RTSR_TR18_Pos
 (18U)

	)

2813 
	#EXTI_RTSR_TR18_Msk
 (0x1U << 
EXTI_RTSR_TR18_Pos
è

	)

2814 
	#EXTI_RTSR_TR18
 
EXTI_RTSR_TR18_Msk


	)

2817 
	#EXTI_RTSR_RT0
 
EXTI_RTSR_TR0


	)

2818 
	#EXTI_RTSR_RT1
 
EXTI_RTSR_TR1


	)

2819 
	#EXTI_RTSR_RT2
 
EXTI_RTSR_TR2


	)

2820 
	#EXTI_RTSR_RT3
 
EXTI_RTSR_TR3


	)

2821 
	#EXTI_RTSR_RT4
 
EXTI_RTSR_TR4


	)

2822 
	#EXTI_RTSR_RT5
 
EXTI_RTSR_TR5


	)

2823 
	#EXTI_RTSR_RT6
 
EXTI_RTSR_TR6


	)

2824 
	#EXTI_RTSR_RT7
 
EXTI_RTSR_TR7


	)

2825 
	#EXTI_RTSR_RT8
 
EXTI_RTSR_TR8


	)

2826 
	#EXTI_RTSR_RT9
 
EXTI_RTSR_TR9


	)

2827 
	#EXTI_RTSR_RT10
 
EXTI_RTSR_TR10


	)

2828 
	#EXTI_RTSR_RT11
 
EXTI_RTSR_TR11


	)

2829 
	#EXTI_RTSR_RT12
 
EXTI_RTSR_TR12


	)

2830 
	#EXTI_RTSR_RT13
 
EXTI_RTSR_TR13


	)

2831 
	#EXTI_RTSR_RT14
 
EXTI_RTSR_TR14


	)

2832 
	#EXTI_RTSR_RT15
 
EXTI_RTSR_TR15


	)

2833 
	#EXTI_RTSR_RT16
 
EXTI_RTSR_TR16


	)

2834 
	#EXTI_RTSR_RT17
 
EXTI_RTSR_TR17


	)

2835 
	#EXTI_RTSR_RT18
 
EXTI_RTSR_TR18


	)

2838 
	#EXTI_FTSR_TR0_Pos
 (0U)

	)

2839 
	#EXTI_FTSR_TR0_Msk
 (0x1U << 
EXTI_FTSR_TR0_Pos
è

	)

2840 
	#EXTI_FTSR_TR0
 
EXTI_FTSR_TR0_Msk


	)

2841 
	#EXTI_FTSR_TR1_Pos
 (1U)

	)

2842 
	#EXTI_FTSR_TR1_Msk
 (0x1U << 
EXTI_FTSR_TR1_Pos
è

	)

2843 
	#EXTI_FTSR_TR1
 
EXTI_FTSR_TR1_Msk


	)

2844 
	#EXTI_FTSR_TR2_Pos
 (2U)

	)

2845 
	#EXTI_FTSR_TR2_Msk
 (0x1U << 
EXTI_FTSR_TR2_Pos
è

	)

2846 
	#EXTI_FTSR_TR2
 
EXTI_FTSR_TR2_Msk


	)

2847 
	#EXTI_FTSR_TR3_Pos
 (3U)

	)

2848 
	#EXTI_FTSR_TR3_Msk
 (0x1U << 
EXTI_FTSR_TR3_Pos
è

	)

2849 
	#EXTI_FTSR_TR3
 
EXTI_FTSR_TR3_Msk


	)

2850 
	#EXTI_FTSR_TR4_Pos
 (4U)

	)

2851 
	#EXTI_FTSR_TR4_Msk
 (0x1U << 
EXTI_FTSR_TR4_Pos
è

	)

2852 
	#EXTI_FTSR_TR4
 
EXTI_FTSR_TR4_Msk


	)

2853 
	#EXTI_FTSR_TR5_Pos
 (5U)

	)

2854 
	#EXTI_FTSR_TR5_Msk
 (0x1U << 
EXTI_FTSR_TR5_Pos
è

	)

2855 
	#EXTI_FTSR_TR5
 
EXTI_FTSR_TR5_Msk


	)

2856 
	#EXTI_FTSR_TR6_Pos
 (6U)

	)

2857 
	#EXTI_FTSR_TR6_Msk
 (0x1U << 
EXTI_FTSR_TR6_Pos
è

	)

2858 
	#EXTI_FTSR_TR6
 
EXTI_FTSR_TR6_Msk


	)

2859 
	#EXTI_FTSR_TR7_Pos
 (7U)

	)

2860 
	#EXTI_FTSR_TR7_Msk
 (0x1U << 
EXTI_FTSR_TR7_Pos
è

	)

2861 
	#EXTI_FTSR_TR7
 
EXTI_FTSR_TR7_Msk


	)

2862 
	#EXTI_FTSR_TR8_Pos
 (8U)

	)

2863 
	#EXTI_FTSR_TR8_Msk
 (0x1U << 
EXTI_FTSR_TR8_Pos
è

	)

2864 
	#EXTI_FTSR_TR8
 
EXTI_FTSR_TR8_Msk


	)

2865 
	#EXTI_FTSR_TR9_Pos
 (9U)

	)

2866 
	#EXTI_FTSR_TR9_Msk
 (0x1U << 
EXTI_FTSR_TR9_Pos
è

	)

2867 
	#EXTI_FTSR_TR9
 
EXTI_FTSR_TR9_Msk


	)

2868 
	#EXTI_FTSR_TR10_Pos
 (10U)

	)

2869 
	#EXTI_FTSR_TR10_Msk
 (0x1U << 
EXTI_FTSR_TR10_Pos
è

	)

2870 
	#EXTI_FTSR_TR10
 
EXTI_FTSR_TR10_Msk


	)

2871 
	#EXTI_FTSR_TR11_Pos
 (11U)

	)

2872 
	#EXTI_FTSR_TR11_Msk
 (0x1U << 
EXTI_FTSR_TR11_Pos
è

	)

2873 
	#EXTI_FTSR_TR11
 
EXTI_FTSR_TR11_Msk


	)

2874 
	#EXTI_FTSR_TR12_Pos
 (12U)

	)

2875 
	#EXTI_FTSR_TR12_Msk
 (0x1U << 
EXTI_FTSR_TR12_Pos
è

	)

2876 
	#EXTI_FTSR_TR12
 
EXTI_FTSR_TR12_Msk


	)

2877 
	#EXTI_FTSR_TR13_Pos
 (13U)

	)

2878 
	#EXTI_FTSR_TR13_Msk
 (0x1U << 
EXTI_FTSR_TR13_Pos
è

	)

2879 
	#EXTI_FTSR_TR13
 
EXTI_FTSR_TR13_Msk


	)

2880 
	#EXTI_FTSR_TR14_Pos
 (14U)

	)

2881 
	#EXTI_FTSR_TR14_Msk
 (0x1U << 
EXTI_FTSR_TR14_Pos
è

	)

2882 
	#EXTI_FTSR_TR14
 
EXTI_FTSR_TR14_Msk


	)

2883 
	#EXTI_FTSR_TR15_Pos
 (15U)

	)

2884 
	#EXTI_FTSR_TR15_Msk
 (0x1U << 
EXTI_FTSR_TR15_Pos
è

	)

2885 
	#EXTI_FTSR_TR15
 
EXTI_FTSR_TR15_Msk


	)

2886 
	#EXTI_FTSR_TR16_Pos
 (16U)

	)

2887 
	#EXTI_FTSR_TR16_Msk
 (0x1U << 
EXTI_FTSR_TR16_Pos
è

	)

2888 
	#EXTI_FTSR_TR16
 
EXTI_FTSR_TR16_Msk


	)

2889 
	#EXTI_FTSR_TR17_Pos
 (17U)

	)

2890 
	#EXTI_FTSR_TR17_Msk
 (0x1U << 
EXTI_FTSR_TR17_Pos
è

	)

2891 
	#EXTI_FTSR_TR17
 
EXTI_FTSR_TR17_Msk


	)

2892 
	#EXTI_FTSR_TR18_Pos
 (18U)

	)

2893 
	#EXTI_FTSR_TR18_Msk
 (0x1U << 
EXTI_FTSR_TR18_Pos
è

	)

2894 
	#EXTI_FTSR_TR18
 
EXTI_FTSR_TR18_Msk


	)

2897 
	#EXTI_FTSR_FT0
 
EXTI_FTSR_TR0


	)

2898 
	#EXTI_FTSR_FT1
 
EXTI_FTSR_TR1


	)

2899 
	#EXTI_FTSR_FT2
 
EXTI_FTSR_TR2


	)

2900 
	#EXTI_FTSR_FT3
 
EXTI_FTSR_TR3


	)

2901 
	#EXTI_FTSR_FT4
 
EXTI_FTSR_TR4


	)

2902 
	#EXTI_FTSR_FT5
 
EXTI_FTSR_TR5


	)

2903 
	#EXTI_FTSR_FT6
 
EXTI_FTSR_TR6


	)

2904 
	#EXTI_FTSR_FT7
 
EXTI_FTSR_TR7


	)

2905 
	#EXTI_FTSR_FT8
 
EXTI_FTSR_TR8


	)

2906 
	#EXTI_FTSR_FT9
 
EXTI_FTSR_TR9


	)

2907 
	#EXTI_FTSR_FT10
 
EXTI_FTSR_TR10


	)

2908 
	#EXTI_FTSR_FT11
 
EXTI_FTSR_TR11


	)

2909 
	#EXTI_FTSR_FT12
 
EXTI_FTSR_TR12


	)

2910 
	#EXTI_FTSR_FT13
 
EXTI_FTSR_TR13


	)

2911 
	#EXTI_FTSR_FT14
 
EXTI_FTSR_TR14


	)

2912 
	#EXTI_FTSR_FT15
 
EXTI_FTSR_TR15


	)

2913 
	#EXTI_FTSR_FT16
 
EXTI_FTSR_TR16


	)

2914 
	#EXTI_FTSR_FT17
 
EXTI_FTSR_TR17


	)

2915 
	#EXTI_FTSR_FT18
 
EXTI_FTSR_TR18


	)

2918 
	#EXTI_SWIER_SWIER0_Pos
 (0U)

	)

2919 
	#EXTI_SWIER_SWIER0_Msk
 (0x1U << 
EXTI_SWIER_SWIER0_Pos
è

	)

2920 
	#EXTI_SWIER_SWIER0
 
EXTI_SWIER_SWIER0_Msk


	)

2921 
	#EXTI_SWIER_SWIER1_Pos
 (1U)

	)

2922 
	#EXTI_SWIER_SWIER1_Msk
 (0x1U << 
EXTI_SWIER_SWIER1_Pos
è

	)

2923 
	#EXTI_SWIER_SWIER1
 
EXTI_SWIER_SWIER1_Msk


	)

2924 
	#EXTI_SWIER_SWIER2_Pos
 (2U)

	)

2925 
	#EXTI_SWIER_SWIER2_Msk
 (0x1U << 
EXTI_SWIER_SWIER2_Pos
è

	)

2926 
	#EXTI_SWIER_SWIER2
 
EXTI_SWIER_SWIER2_Msk


	)

2927 
	#EXTI_SWIER_SWIER3_Pos
 (3U)

	)

2928 
	#EXTI_SWIER_SWIER3_Msk
 (0x1U << 
EXTI_SWIER_SWIER3_Pos
è

	)

2929 
	#EXTI_SWIER_SWIER3
 
EXTI_SWIER_SWIER3_Msk


	)

2930 
	#EXTI_SWIER_SWIER4_Pos
 (4U)

	)

2931 
	#EXTI_SWIER_SWIER4_Msk
 (0x1U << 
EXTI_SWIER_SWIER4_Pos
è

	)

2932 
	#EXTI_SWIER_SWIER4
 
EXTI_SWIER_SWIER4_Msk


	)

2933 
	#EXTI_SWIER_SWIER5_Pos
 (5U)

	)

2934 
	#EXTI_SWIER_SWIER5_Msk
 (0x1U << 
EXTI_SWIER_SWIER5_Pos
è

	)

2935 
	#EXTI_SWIER_SWIER5
 
EXTI_SWIER_SWIER5_Msk


	)

2936 
	#EXTI_SWIER_SWIER6_Pos
 (6U)

	)

2937 
	#EXTI_SWIER_SWIER6_Msk
 (0x1U << 
EXTI_SWIER_SWIER6_Pos
è

	)

2938 
	#EXTI_SWIER_SWIER6
 
EXTI_SWIER_SWIER6_Msk


	)

2939 
	#EXTI_SWIER_SWIER7_Pos
 (7U)

	)

2940 
	#EXTI_SWIER_SWIER7_Msk
 (0x1U << 
EXTI_SWIER_SWIER7_Pos
è

	)

2941 
	#EXTI_SWIER_SWIER7
 
EXTI_SWIER_SWIER7_Msk


	)

2942 
	#EXTI_SWIER_SWIER8_Pos
 (8U)

	)

2943 
	#EXTI_SWIER_SWIER8_Msk
 (0x1U << 
EXTI_SWIER_SWIER8_Pos
è

	)

2944 
	#EXTI_SWIER_SWIER8
 
EXTI_SWIER_SWIER8_Msk


	)

2945 
	#EXTI_SWIER_SWIER9_Pos
 (9U)

	)

2946 
	#EXTI_SWIER_SWIER9_Msk
 (0x1U << 
EXTI_SWIER_SWIER9_Pos
è

	)

2947 
	#EXTI_SWIER_SWIER9
 
EXTI_SWIER_SWIER9_Msk


	)

2948 
	#EXTI_SWIER_SWIER10_Pos
 (10U)

	)

2949 
	#EXTI_SWIER_SWIER10_Msk
 (0x1U << 
EXTI_SWIER_SWIER10_Pos
è

	)

2950 
	#EXTI_SWIER_SWIER10
 
EXTI_SWIER_SWIER10_Msk


	)

2951 
	#EXTI_SWIER_SWIER11_Pos
 (11U)

	)

2952 
	#EXTI_SWIER_SWIER11_Msk
 (0x1U << 
EXTI_SWIER_SWIER11_Pos
è

	)

2953 
	#EXTI_SWIER_SWIER11
 
EXTI_SWIER_SWIER11_Msk


	)

2954 
	#EXTI_SWIER_SWIER12_Pos
 (12U)

	)

2955 
	#EXTI_SWIER_SWIER12_Msk
 (0x1U << 
EXTI_SWIER_SWIER12_Pos
è

	)

2956 
	#EXTI_SWIER_SWIER12
 
EXTI_SWIER_SWIER12_Msk


	)

2957 
	#EXTI_SWIER_SWIER13_Pos
 (13U)

	)

2958 
	#EXTI_SWIER_SWIER13_Msk
 (0x1U << 
EXTI_SWIER_SWIER13_Pos
è

	)

2959 
	#EXTI_SWIER_SWIER13
 
EXTI_SWIER_SWIER13_Msk


	)

2960 
	#EXTI_SWIER_SWIER14_Pos
 (14U)

	)

2961 
	#EXTI_SWIER_SWIER14_Msk
 (0x1U << 
EXTI_SWIER_SWIER14_Pos
è

	)

2962 
	#EXTI_SWIER_SWIER14
 
EXTI_SWIER_SWIER14_Msk


	)

2963 
	#EXTI_SWIER_SWIER15_Pos
 (15U)

	)

2964 
	#EXTI_SWIER_SWIER15_Msk
 (0x1U << 
EXTI_SWIER_SWIER15_Pos
è

	)

2965 
	#EXTI_SWIER_SWIER15
 
EXTI_SWIER_SWIER15_Msk


	)

2966 
	#EXTI_SWIER_SWIER16_Pos
 (16U)

	)

2967 
	#EXTI_SWIER_SWIER16_Msk
 (0x1U << 
EXTI_SWIER_SWIER16_Pos
è

	)

2968 
	#EXTI_SWIER_SWIER16
 
EXTI_SWIER_SWIER16_Msk


	)

2969 
	#EXTI_SWIER_SWIER17_Pos
 (17U)

	)

2970 
	#EXTI_SWIER_SWIER17_Msk
 (0x1U << 
EXTI_SWIER_SWIER17_Pos
è

	)

2971 
	#EXTI_SWIER_SWIER17
 
EXTI_SWIER_SWIER17_Msk


	)

2972 
	#EXTI_SWIER_SWIER18_Pos
 (18U)

	)

2973 
	#EXTI_SWIER_SWIER18_Msk
 (0x1U << 
EXTI_SWIER_SWIER18_Pos
è

	)

2974 
	#EXTI_SWIER_SWIER18
 
EXTI_SWIER_SWIER18_Msk


	)

2977 
	#EXTI_SWIER_SWI0
 
EXTI_SWIER_SWIER0


	)

2978 
	#EXTI_SWIER_SWI1
 
EXTI_SWIER_SWIER1


	)

2979 
	#EXTI_SWIER_SWI2
 
EXTI_SWIER_SWIER2


	)

2980 
	#EXTI_SWIER_SWI3
 
EXTI_SWIER_SWIER3


	)

2981 
	#EXTI_SWIER_SWI4
 
EXTI_SWIER_SWIER4


	)

2982 
	#EXTI_SWIER_SWI5
 
EXTI_SWIER_SWIER5


	)

2983 
	#EXTI_SWIER_SWI6
 
EXTI_SWIER_SWIER6


	)

2984 
	#EXTI_SWIER_SWI7
 
EXTI_SWIER_SWIER7


	)

2985 
	#EXTI_SWIER_SWI8
 
EXTI_SWIER_SWIER8


	)

2986 
	#EXTI_SWIER_SWI9
 
EXTI_SWIER_SWIER9


	)

2987 
	#EXTI_SWIER_SWI10
 
EXTI_SWIER_SWIER10


	)

2988 
	#EXTI_SWIER_SWI11
 
EXTI_SWIER_SWIER11


	)

2989 
	#EXTI_SWIER_SWI12
 
EXTI_SWIER_SWIER12


	)

2990 
	#EXTI_SWIER_SWI13
 
EXTI_SWIER_SWIER13


	)

2991 
	#EXTI_SWIER_SWI14
 
EXTI_SWIER_SWIER14


	)

2992 
	#EXTI_SWIER_SWI15
 
EXTI_SWIER_SWIER15


	)

2993 
	#EXTI_SWIER_SWI16
 
EXTI_SWIER_SWIER16


	)

2994 
	#EXTI_SWIER_SWI17
 
EXTI_SWIER_SWIER17


	)

2995 
	#EXTI_SWIER_SWI18
 
EXTI_SWIER_SWIER18


	)

2998 
	#EXTI_PR_PR0_Pos
 (0U)

	)

2999 
	#EXTI_PR_PR0_Msk
 (0x1U << 
EXTI_PR_PR0_Pos
è

	)

3000 
	#EXTI_PR_PR0
 
EXTI_PR_PR0_Msk


	)

3001 
	#EXTI_PR_PR1_Pos
 (1U)

	)

3002 
	#EXTI_PR_PR1_Msk
 (0x1U << 
EXTI_PR_PR1_Pos
è

	)

3003 
	#EXTI_PR_PR1
 
EXTI_PR_PR1_Msk


	)

3004 
	#EXTI_PR_PR2_Pos
 (2U)

	)

3005 
	#EXTI_PR_PR2_Msk
 (0x1U << 
EXTI_PR_PR2_Pos
è

	)

3006 
	#EXTI_PR_PR2
 
EXTI_PR_PR2_Msk


	)

3007 
	#EXTI_PR_PR3_Pos
 (3U)

	)

3008 
	#EXTI_PR_PR3_Msk
 (0x1U << 
EXTI_PR_PR3_Pos
è

	)

3009 
	#EXTI_PR_PR3
 
EXTI_PR_PR3_Msk


	)

3010 
	#EXTI_PR_PR4_Pos
 (4U)

	)

3011 
	#EXTI_PR_PR4_Msk
 (0x1U << 
EXTI_PR_PR4_Pos
è

	)

3012 
	#EXTI_PR_PR4
 
EXTI_PR_PR4_Msk


	)

3013 
	#EXTI_PR_PR5_Pos
 (5U)

	)

3014 
	#EXTI_PR_PR5_Msk
 (0x1U << 
EXTI_PR_PR5_Pos
è

	)

3015 
	#EXTI_PR_PR5
 
EXTI_PR_PR5_Msk


	)

3016 
	#EXTI_PR_PR6_Pos
 (6U)

	)

3017 
	#EXTI_PR_PR6_Msk
 (0x1U << 
EXTI_PR_PR6_Pos
è

	)

3018 
	#EXTI_PR_PR6
 
EXTI_PR_PR6_Msk


	)

3019 
	#EXTI_PR_PR7_Pos
 (7U)

	)

3020 
	#EXTI_PR_PR7_Msk
 (0x1U << 
EXTI_PR_PR7_Pos
è

	)

3021 
	#EXTI_PR_PR7
 
EXTI_PR_PR7_Msk


	)

3022 
	#EXTI_PR_PR8_Pos
 (8U)

	)

3023 
	#EXTI_PR_PR8_Msk
 (0x1U << 
EXTI_PR_PR8_Pos
è

	)

3024 
	#EXTI_PR_PR8
 
EXTI_PR_PR8_Msk


	)

3025 
	#EXTI_PR_PR9_Pos
 (9U)

	)

3026 
	#EXTI_PR_PR9_Msk
 (0x1U << 
EXTI_PR_PR9_Pos
è

	)

3027 
	#EXTI_PR_PR9
 
EXTI_PR_PR9_Msk


	)

3028 
	#EXTI_PR_PR10_Pos
 (10U)

	)

3029 
	#EXTI_PR_PR10_Msk
 (0x1U << 
EXTI_PR_PR10_Pos
è

	)

3030 
	#EXTI_PR_PR10
 
EXTI_PR_PR10_Msk


	)

3031 
	#EXTI_PR_PR11_Pos
 (11U)

	)

3032 
	#EXTI_PR_PR11_Msk
 (0x1U << 
EXTI_PR_PR11_Pos
è

	)

3033 
	#EXTI_PR_PR11
 
EXTI_PR_PR11_Msk


	)

3034 
	#EXTI_PR_PR12_Pos
 (12U)

	)

3035 
	#EXTI_PR_PR12_Msk
 (0x1U << 
EXTI_PR_PR12_Pos
è

	)

3036 
	#EXTI_PR_PR12
 
EXTI_PR_PR12_Msk


	)

3037 
	#EXTI_PR_PR13_Pos
 (13U)

	)

3038 
	#EXTI_PR_PR13_Msk
 (0x1U << 
EXTI_PR_PR13_Pos
è

	)

3039 
	#EXTI_PR_PR13
 
EXTI_PR_PR13_Msk


	)

3040 
	#EXTI_PR_PR14_Pos
 (14U)

	)

3041 
	#EXTI_PR_PR14_Msk
 (0x1U << 
EXTI_PR_PR14_Pos
è

	)

3042 
	#EXTI_PR_PR14
 
EXTI_PR_PR14_Msk


	)

3043 
	#EXTI_PR_PR15_Pos
 (15U)

	)

3044 
	#EXTI_PR_PR15_Msk
 (0x1U << 
EXTI_PR_PR15_Pos
è

	)

3045 
	#EXTI_PR_PR15
 
EXTI_PR_PR15_Msk


	)

3046 
	#EXTI_PR_PR16_Pos
 (16U)

	)

3047 
	#EXTI_PR_PR16_Msk
 (0x1U << 
EXTI_PR_PR16_Pos
è

	)

3048 
	#EXTI_PR_PR16
 
EXTI_PR_PR16_Msk


	)

3049 
	#EXTI_PR_PR17_Pos
 (17U)

	)

3050 
	#EXTI_PR_PR17_Msk
 (0x1U << 
EXTI_PR_PR17_Pos
è

	)

3051 
	#EXTI_PR_PR17
 
EXTI_PR_PR17_Msk


	)

3052 
	#EXTI_PR_PR18_Pos
 (18U)

	)

3053 
	#EXTI_PR_PR18_Msk
 (0x1U << 
EXTI_PR_PR18_Pos
è

	)

3054 
	#EXTI_PR_PR18
 
EXTI_PR_PR18_Msk


	)

3057 
	#EXTI_PR_PIF0
 
EXTI_PR_PR0


	)

3058 
	#EXTI_PR_PIF1
 
EXTI_PR_PR1


	)

3059 
	#EXTI_PR_PIF2
 
EXTI_PR_PR2


	)

3060 
	#EXTI_PR_PIF3
 
EXTI_PR_PR3


	)

3061 
	#EXTI_PR_PIF4
 
EXTI_PR_PR4


	)

3062 
	#EXTI_PR_PIF5
 
EXTI_PR_PR5


	)

3063 
	#EXTI_PR_PIF6
 
EXTI_PR_PR6


	)

3064 
	#EXTI_PR_PIF7
 
EXTI_PR_PR7


	)

3065 
	#EXTI_PR_PIF8
 
EXTI_PR_PR8


	)

3066 
	#EXTI_PR_PIF9
 
EXTI_PR_PR9


	)

3067 
	#EXTI_PR_PIF10
 
EXTI_PR_PR10


	)

3068 
	#EXTI_PR_PIF11
 
EXTI_PR_PR11


	)

3069 
	#EXTI_PR_PIF12
 
EXTI_PR_PR12


	)

3070 
	#EXTI_PR_PIF13
 
EXTI_PR_PR13


	)

3071 
	#EXTI_PR_PIF14
 
EXTI_PR_PR14


	)

3072 
	#EXTI_PR_PIF15
 
EXTI_PR_PR15


	)

3073 
	#EXTI_PR_PIF16
 
EXTI_PR_PR16


	)

3074 
	#EXTI_PR_PIF17
 
EXTI_PR_PR17


	)

3075 
	#EXTI_PR_PIF18
 
EXTI_PR_PR18


	)

3084 
	#DMA_ISR_GIF1_Pos
 (0U)

	)

3085 
	#DMA_ISR_GIF1_Msk
 (0x1U << 
DMA_ISR_GIF1_Pos
è

	)

3086 
	#DMA_ISR_GIF1
 
DMA_ISR_GIF1_Msk


	)

3087 
	#DMA_ISR_TCIF1_Pos
 (1U)

	)

3088 
	#DMA_ISR_TCIF1_Msk
 (0x1U << 
DMA_ISR_TCIF1_Pos
è

	)

3089 
	#DMA_ISR_TCIF1
 
DMA_ISR_TCIF1_Msk


	)

3090 
	#DMA_ISR_HTIF1_Pos
 (2U)

	)

3091 
	#DMA_ISR_HTIF1_Msk
 (0x1U << 
DMA_ISR_HTIF1_Pos
è

	)

3092 
	#DMA_ISR_HTIF1
 
DMA_ISR_HTIF1_Msk


	)

3093 
	#DMA_ISR_TEIF1_Pos
 (3U)

	)

3094 
	#DMA_ISR_TEIF1_Msk
 (0x1U << 
DMA_ISR_TEIF1_Pos
è

	)

3095 
	#DMA_ISR_TEIF1
 
DMA_ISR_TEIF1_Msk


	)

3096 
	#DMA_ISR_GIF2_Pos
 (4U)

	)

3097 
	#DMA_ISR_GIF2_Msk
 (0x1U << 
DMA_ISR_GIF2_Pos
è

	)

3098 
	#DMA_ISR_GIF2
 
DMA_ISR_GIF2_Msk


	)

3099 
	#DMA_ISR_TCIF2_Pos
 (5U)

	)

3100 
	#DMA_ISR_TCIF2_Msk
 (0x1U << 
DMA_ISR_TCIF2_Pos
è

	)

3101 
	#DMA_ISR_TCIF2
 
DMA_ISR_TCIF2_Msk


	)

3102 
	#DMA_ISR_HTIF2_Pos
 (6U)

	)

3103 
	#DMA_ISR_HTIF2_Msk
 (0x1U << 
DMA_ISR_HTIF2_Pos
è

	)

3104 
	#DMA_ISR_HTIF2
 
DMA_ISR_HTIF2_Msk


	)

3105 
	#DMA_ISR_TEIF2_Pos
 (7U)

	)

3106 
	#DMA_ISR_TEIF2_Msk
 (0x1U << 
DMA_ISR_TEIF2_Pos
è

	)

3107 
	#DMA_ISR_TEIF2
 
DMA_ISR_TEIF2_Msk


	)

3108 
	#DMA_ISR_GIF3_Pos
 (8U)

	)

3109 
	#DMA_ISR_GIF3_Msk
 (0x1U << 
DMA_ISR_GIF3_Pos
è

	)

3110 
	#DMA_ISR_GIF3
 
DMA_ISR_GIF3_Msk


	)

3111 
	#DMA_ISR_TCIF3_Pos
 (9U)

	)

3112 
	#DMA_ISR_TCIF3_Msk
 (0x1U << 
DMA_ISR_TCIF3_Pos
è

	)

3113 
	#DMA_ISR_TCIF3
 
DMA_ISR_TCIF3_Msk


	)

3114 
	#DMA_ISR_HTIF3_Pos
 (10U)

	)

3115 
	#DMA_ISR_HTIF3_Msk
 (0x1U << 
DMA_ISR_HTIF3_Pos
è

	)

3116 
	#DMA_ISR_HTIF3
 
DMA_ISR_HTIF3_Msk


	)

3117 
	#DMA_ISR_TEIF3_Pos
 (11U)

	)

3118 
	#DMA_ISR_TEIF3_Msk
 (0x1U << 
DMA_ISR_TEIF3_Pos
è

	)

3119 
	#DMA_ISR_TEIF3
 
DMA_ISR_TEIF3_Msk


	)

3120 
	#DMA_ISR_GIF4_Pos
 (12U)

	)

3121 
	#DMA_ISR_GIF4_Msk
 (0x1U << 
DMA_ISR_GIF4_Pos
è

	)

3122 
	#DMA_ISR_GIF4
 
DMA_ISR_GIF4_Msk


	)

3123 
	#DMA_ISR_TCIF4_Pos
 (13U)

	)

3124 
	#DMA_ISR_TCIF4_Msk
 (0x1U << 
DMA_ISR_TCIF4_Pos
è

	)

3125 
	#DMA_ISR_TCIF4
 
DMA_ISR_TCIF4_Msk


	)

3126 
	#DMA_ISR_HTIF4_Pos
 (14U)

	)

3127 
	#DMA_ISR_HTIF4_Msk
 (0x1U << 
DMA_ISR_HTIF4_Pos
è

	)

3128 
	#DMA_ISR_HTIF4
 
DMA_ISR_HTIF4_Msk


	)

3129 
	#DMA_ISR_TEIF4_Pos
 (15U)

	)

3130 
	#DMA_ISR_TEIF4_Msk
 (0x1U << 
DMA_ISR_TEIF4_Pos
è

	)

3131 
	#DMA_ISR_TEIF4
 
DMA_ISR_TEIF4_Msk


	)

3132 
	#DMA_ISR_GIF5_Pos
 (16U)

	)

3133 
	#DMA_ISR_GIF5_Msk
 (0x1U << 
DMA_ISR_GIF5_Pos
è

	)

3134 
	#DMA_ISR_GIF5
 
DMA_ISR_GIF5_Msk


	)

3135 
	#DMA_ISR_TCIF5_Pos
 (17U)

	)

3136 
	#DMA_ISR_TCIF5_Msk
 (0x1U << 
DMA_ISR_TCIF5_Pos
è

	)

3137 
	#DMA_ISR_TCIF5
 
DMA_ISR_TCIF5_Msk


	)

3138 
	#DMA_ISR_HTIF5_Pos
 (18U)

	)

3139 
	#DMA_ISR_HTIF5_Msk
 (0x1U << 
DMA_ISR_HTIF5_Pos
è

	)

3140 
	#DMA_ISR_HTIF5
 
DMA_ISR_HTIF5_Msk


	)

3141 
	#DMA_ISR_TEIF5_Pos
 (19U)

	)

3142 
	#DMA_ISR_TEIF5_Msk
 (0x1U << 
DMA_ISR_TEIF5_Pos
è

	)

3143 
	#DMA_ISR_TEIF5
 
DMA_ISR_TEIF5_Msk


	)

3144 
	#DMA_ISR_GIF6_Pos
 (20U)

	)

3145 
	#DMA_ISR_GIF6_Msk
 (0x1U << 
DMA_ISR_GIF6_Pos
è

	)

3146 
	#DMA_ISR_GIF6
 
DMA_ISR_GIF6_Msk


	)

3147 
	#DMA_ISR_TCIF6_Pos
 (21U)

	)

3148 
	#DMA_ISR_TCIF6_Msk
 (0x1U << 
DMA_ISR_TCIF6_Pos
è

	)

3149 
	#DMA_ISR_TCIF6
 
DMA_ISR_TCIF6_Msk


	)

3150 
	#DMA_ISR_HTIF6_Pos
 (22U)

	)

3151 
	#DMA_ISR_HTIF6_Msk
 (0x1U << 
DMA_ISR_HTIF6_Pos
è

	)

3152 
	#DMA_ISR_HTIF6
 
DMA_ISR_HTIF6_Msk


	)

3153 
	#DMA_ISR_TEIF6_Pos
 (23U)

	)

3154 
	#DMA_ISR_TEIF6_Msk
 (0x1U << 
DMA_ISR_TEIF6_Pos
è

	)

3155 
	#DMA_ISR_TEIF6
 
DMA_ISR_TEIF6_Msk


	)

3156 
	#DMA_ISR_GIF7_Pos
 (24U)

	)

3157 
	#DMA_ISR_GIF7_Msk
 (0x1U << 
DMA_ISR_GIF7_Pos
è

	)

3158 
	#DMA_ISR_GIF7
 
DMA_ISR_GIF7_Msk


	)

3159 
	#DMA_ISR_TCIF7_Pos
 (25U)

	)

3160 
	#DMA_ISR_TCIF7_Msk
 (0x1U << 
DMA_ISR_TCIF7_Pos
è

	)

3161 
	#DMA_ISR_TCIF7
 
DMA_ISR_TCIF7_Msk


	)

3162 
	#DMA_ISR_HTIF7_Pos
 (26U)

	)

3163 
	#DMA_ISR_HTIF7_Msk
 (0x1U << 
DMA_ISR_HTIF7_Pos
è

	)

3164 
	#DMA_ISR_HTIF7
 
DMA_ISR_HTIF7_Msk


	)

3165 
	#DMA_ISR_TEIF7_Pos
 (27U)

	)

3166 
	#DMA_ISR_TEIF7_Msk
 (0x1U << 
DMA_ISR_TEIF7_Pos
è

	)

3167 
	#DMA_ISR_TEIF7
 
DMA_ISR_TEIF7_Msk


	)

3170 
	#DMA_IFCR_CGIF1_Pos
 (0U)

	)

3171 
	#DMA_IFCR_CGIF1_Msk
 (0x1U << 
DMA_IFCR_CGIF1_Pos
è

	)

3172 
	#DMA_IFCR_CGIF1
 
DMA_IFCR_CGIF1_Msk


	)

3173 
	#DMA_IFCR_CTCIF1_Pos
 (1U)

	)

3174 
	#DMA_IFCR_CTCIF1_Msk
 (0x1U << 
DMA_IFCR_CTCIF1_Pos
è

	)

3175 
	#DMA_IFCR_CTCIF1
 
DMA_IFCR_CTCIF1_Msk


	)

3176 
	#DMA_IFCR_CHTIF1_Pos
 (2U)

	)

3177 
	#DMA_IFCR_CHTIF1_Msk
 (0x1U << 
DMA_IFCR_CHTIF1_Pos
è

	)

3178 
	#DMA_IFCR_CHTIF1
 
DMA_IFCR_CHTIF1_Msk


	)

3179 
	#DMA_IFCR_CTEIF1_Pos
 (3U)

	)

3180 
	#DMA_IFCR_CTEIF1_Msk
 (0x1U << 
DMA_IFCR_CTEIF1_Pos
è

	)

3181 
	#DMA_IFCR_CTEIF1
 
DMA_IFCR_CTEIF1_Msk


	)

3182 
	#DMA_IFCR_CGIF2_Pos
 (4U)

	)

3183 
	#DMA_IFCR_CGIF2_Msk
 (0x1U << 
DMA_IFCR_CGIF2_Pos
è

	)

3184 
	#DMA_IFCR_CGIF2
 
DMA_IFCR_CGIF2_Msk


	)

3185 
	#DMA_IFCR_CTCIF2_Pos
 (5U)

	)

3186 
	#DMA_IFCR_CTCIF2_Msk
 (0x1U << 
DMA_IFCR_CTCIF2_Pos
è

	)

3187 
	#DMA_IFCR_CTCIF2
 
DMA_IFCR_CTCIF2_Msk


	)

3188 
	#DMA_IFCR_CHTIF2_Pos
 (6U)

	)

3189 
	#DMA_IFCR_CHTIF2_Msk
 (0x1U << 
DMA_IFCR_CHTIF2_Pos
è

	)

3190 
	#DMA_IFCR_CHTIF2
 
DMA_IFCR_CHTIF2_Msk


	)

3191 
	#DMA_IFCR_CTEIF2_Pos
 (7U)

	)

3192 
	#DMA_IFCR_CTEIF2_Msk
 (0x1U << 
DMA_IFCR_CTEIF2_Pos
è

	)

3193 
	#DMA_IFCR_CTEIF2
 
DMA_IFCR_CTEIF2_Msk


	)

3194 
	#DMA_IFCR_CGIF3_Pos
 (8U)

	)

3195 
	#DMA_IFCR_CGIF3_Msk
 (0x1U << 
DMA_IFCR_CGIF3_Pos
è

	)

3196 
	#DMA_IFCR_CGIF3
 
DMA_IFCR_CGIF3_Msk


	)

3197 
	#DMA_IFCR_CTCIF3_Pos
 (9U)

	)

3198 
	#DMA_IFCR_CTCIF3_Msk
 (0x1U << 
DMA_IFCR_CTCIF3_Pos
è

	)

3199 
	#DMA_IFCR_CTCIF3
 
DMA_IFCR_CTCIF3_Msk


	)

3200 
	#DMA_IFCR_CHTIF3_Pos
 (10U)

	)

3201 
	#DMA_IFCR_CHTIF3_Msk
 (0x1U << 
DMA_IFCR_CHTIF3_Pos
è

	)

3202 
	#DMA_IFCR_CHTIF3
 
DMA_IFCR_CHTIF3_Msk


	)

3203 
	#DMA_IFCR_CTEIF3_Pos
 (11U)

	)

3204 
	#DMA_IFCR_CTEIF3_Msk
 (0x1U << 
DMA_IFCR_CTEIF3_Pos
è

	)

3205 
	#DMA_IFCR_CTEIF3
 
DMA_IFCR_CTEIF3_Msk


	)

3206 
	#DMA_IFCR_CGIF4_Pos
 (12U)

	)

3207 
	#DMA_IFCR_CGIF4_Msk
 (0x1U << 
DMA_IFCR_CGIF4_Pos
è

	)

3208 
	#DMA_IFCR_CGIF4
 
DMA_IFCR_CGIF4_Msk


	)

3209 
	#DMA_IFCR_CTCIF4_Pos
 (13U)

	)

3210 
	#DMA_IFCR_CTCIF4_Msk
 (0x1U << 
DMA_IFCR_CTCIF4_Pos
è

	)

3211 
	#DMA_IFCR_CTCIF4
 
DMA_IFCR_CTCIF4_Msk


	)

3212 
	#DMA_IFCR_CHTIF4_Pos
 (14U)

	)

3213 
	#DMA_IFCR_CHTIF4_Msk
 (0x1U << 
DMA_IFCR_CHTIF4_Pos
è

	)

3214 
	#DMA_IFCR_CHTIF4
 
DMA_IFCR_CHTIF4_Msk


	)

3215 
	#DMA_IFCR_CTEIF4_Pos
 (15U)

	)

3216 
	#DMA_IFCR_CTEIF4_Msk
 (0x1U << 
DMA_IFCR_CTEIF4_Pos
è

	)

3217 
	#DMA_IFCR_CTEIF4
 
DMA_IFCR_CTEIF4_Msk


	)

3218 
	#DMA_IFCR_CGIF5_Pos
 (16U)

	)

3219 
	#DMA_IFCR_CGIF5_Msk
 (0x1U << 
DMA_IFCR_CGIF5_Pos
è

	)

3220 
	#DMA_IFCR_CGIF5
 
DMA_IFCR_CGIF5_Msk


	)

3221 
	#DMA_IFCR_CTCIF5_Pos
 (17U)

	)

3222 
	#DMA_IFCR_CTCIF5_Msk
 (0x1U << 
DMA_IFCR_CTCIF5_Pos
è

	)

3223 
	#DMA_IFCR_CTCIF5
 
DMA_IFCR_CTCIF5_Msk


	)

3224 
	#DMA_IFCR_CHTIF5_Pos
 (18U)

	)

3225 
	#DMA_IFCR_CHTIF5_Msk
 (0x1U << 
DMA_IFCR_CHTIF5_Pos
è

	)

3226 
	#DMA_IFCR_CHTIF5
 
DMA_IFCR_CHTIF5_Msk


	)

3227 
	#DMA_IFCR_CTEIF5_Pos
 (19U)

	)

3228 
	#DMA_IFCR_CTEIF5_Msk
 (0x1U << 
DMA_IFCR_CTEIF5_Pos
è

	)

3229 
	#DMA_IFCR_CTEIF5
 
DMA_IFCR_CTEIF5_Msk


	)

3230 
	#DMA_IFCR_CGIF6_Pos
 (20U)

	)

3231 
	#DMA_IFCR_CGIF6_Msk
 (0x1U << 
DMA_IFCR_CGIF6_Pos
è

	)

3232 
	#DMA_IFCR_CGIF6
 
DMA_IFCR_CGIF6_Msk


	)

3233 
	#DMA_IFCR_CTCIF6_Pos
 (21U)

	)

3234 
	#DMA_IFCR_CTCIF6_Msk
 (0x1U << 
DMA_IFCR_CTCIF6_Pos
è

	)

3235 
	#DMA_IFCR_CTCIF6
 
DMA_IFCR_CTCIF6_Msk


	)

3236 
	#DMA_IFCR_CHTIF6_Pos
 (22U)

	)

3237 
	#DMA_IFCR_CHTIF6_Msk
 (0x1U << 
DMA_IFCR_CHTIF6_Pos
è

	)

3238 
	#DMA_IFCR_CHTIF6
 
DMA_IFCR_CHTIF6_Msk


	)

3239 
	#DMA_IFCR_CTEIF6_Pos
 (23U)

	)

3240 
	#DMA_IFCR_CTEIF6_Msk
 (0x1U << 
DMA_IFCR_CTEIF6_Pos
è

	)

3241 
	#DMA_IFCR_CTEIF6
 
DMA_IFCR_CTEIF6_Msk


	)

3242 
	#DMA_IFCR_CGIF7_Pos
 (24U)

	)

3243 
	#DMA_IFCR_CGIF7_Msk
 (0x1U << 
DMA_IFCR_CGIF7_Pos
è

	)

3244 
	#DMA_IFCR_CGIF7
 
DMA_IFCR_CGIF7_Msk


	)

3245 
	#DMA_IFCR_CTCIF7_Pos
 (25U)

	)

3246 
	#DMA_IFCR_CTCIF7_Msk
 (0x1U << 
DMA_IFCR_CTCIF7_Pos
è

	)

3247 
	#DMA_IFCR_CTCIF7
 
DMA_IFCR_CTCIF7_Msk


	)

3248 
	#DMA_IFCR_CHTIF7_Pos
 (26U)

	)

3249 
	#DMA_IFCR_CHTIF7_Msk
 (0x1U << 
DMA_IFCR_CHTIF7_Pos
è

	)

3250 
	#DMA_IFCR_CHTIF7
 
DMA_IFCR_CHTIF7_Msk


	)

3251 
	#DMA_IFCR_CTEIF7_Pos
 (27U)

	)

3252 
	#DMA_IFCR_CTEIF7_Msk
 (0x1U << 
DMA_IFCR_CTEIF7_Pos
è

	)

3253 
	#DMA_IFCR_CTEIF7
 
DMA_IFCR_CTEIF7_Msk


	)

3256 
	#DMA_CCR_EN_Pos
 (0U)

	)

3257 
	#DMA_CCR_EN_Msk
 (0x1U << 
DMA_CCR_EN_Pos
è

	)

3258 
	#DMA_CCR_EN
 
DMA_CCR_EN_Msk


	)

3259 
	#DMA_CCR_TCIE_Pos
 (1U)

	)

3260 
	#DMA_CCR_TCIE_Msk
 (0x1U << 
DMA_CCR_TCIE_Pos
è

	)

3261 
	#DMA_CCR_TCIE
 
DMA_CCR_TCIE_Msk


	)

3262 
	#DMA_CCR_HTIE_Pos
 (2U)

	)

3263 
	#DMA_CCR_HTIE_Msk
 (0x1U << 
DMA_CCR_HTIE_Pos
è

	)

3264 
	#DMA_CCR_HTIE
 
DMA_CCR_HTIE_Msk


	)

3265 
	#DMA_CCR_TEIE_Pos
 (3U)

	)

3266 
	#DMA_CCR_TEIE_Msk
 (0x1U << 
DMA_CCR_TEIE_Pos
è

	)

3267 
	#DMA_CCR_TEIE
 
DMA_CCR_TEIE_Msk


	)

3268 
	#DMA_CCR_DIR_Pos
 (4U)

	)

3269 
	#DMA_CCR_DIR_Msk
 (0x1U << 
DMA_CCR_DIR_Pos
è

	)

3270 
	#DMA_CCR_DIR
 
DMA_CCR_DIR_Msk


	)

3271 
	#DMA_CCR_CIRC_Pos
 (5U)

	)

3272 
	#DMA_CCR_CIRC_Msk
 (0x1U << 
DMA_CCR_CIRC_Pos
è

	)

3273 
	#DMA_CCR_CIRC
 
DMA_CCR_CIRC_Msk


	)

3274 
	#DMA_CCR_PINC_Pos
 (6U)

	)

3275 
	#DMA_CCR_PINC_Msk
 (0x1U << 
DMA_CCR_PINC_Pos
è

	)

3276 
	#DMA_CCR_PINC
 
DMA_CCR_PINC_Msk


	)

3277 
	#DMA_CCR_MINC_Pos
 (7U)

	)

3278 
	#DMA_CCR_MINC_Msk
 (0x1U << 
DMA_CCR_MINC_Pos
è

	)

3279 
	#DMA_CCR_MINC
 
DMA_CCR_MINC_Msk


	)

3281 
	#DMA_CCR_PSIZE_Pos
 (8U)

	)

3282 
	#DMA_CCR_PSIZE_Msk
 (0x3U << 
DMA_CCR_PSIZE_Pos
è

	)

3283 
	#DMA_CCR_PSIZE
 
DMA_CCR_PSIZE_Msk


	)

3284 
	#DMA_CCR_PSIZE_0
 (0x1U << 
DMA_CCR_PSIZE_Pos
è

	)

3285 
	#DMA_CCR_PSIZE_1
 (0x2U << 
DMA_CCR_PSIZE_Pos
è

	)

3287 
	#DMA_CCR_MSIZE_Pos
 (10U)

	)

3288 
	#DMA_CCR_MSIZE_Msk
 (0x3U << 
DMA_CCR_MSIZE_Pos
è

	)

3289 
	#DMA_CCR_MSIZE
 
DMA_CCR_MSIZE_Msk


	)

3290 
	#DMA_CCR_MSIZE_0
 (0x1U << 
DMA_CCR_MSIZE_Pos
è

	)

3291 
	#DMA_CCR_MSIZE_1
 (0x2U << 
DMA_CCR_MSIZE_Pos
è

	)

3293 
	#DMA_CCR_PL_Pos
 (12U)

	)

3294 
	#DMA_CCR_PL_Msk
 (0x3U << 
DMA_CCR_PL_Pos
è

	)

3295 
	#DMA_CCR_PL
 
DMA_CCR_PL_Msk


	)

3296 
	#DMA_CCR_PL_0
 (0x1U << 
DMA_CCR_PL_Pos
è

	)

3297 
	#DMA_CCR_PL_1
 (0x2U << 
DMA_CCR_PL_Pos
è

	)

3299 
	#DMA_CCR_MEM2MEM_Pos
 (14U)

	)

3300 
	#DMA_CCR_MEM2MEM_Msk
 (0x1U << 
DMA_CCR_MEM2MEM_Pos
è

	)

3301 
	#DMA_CCR_MEM2MEM
 
DMA_CCR_MEM2MEM_Msk


	)

3304 
	#DMA_CNDTR_NDT_Pos
 (0U)

	)

3305 
	#DMA_CNDTR_NDT_Msk
 (0xFFFFU << 
DMA_CNDTR_NDT_Pos
è

	)

3306 
	#DMA_CNDTR_NDT
 
DMA_CNDTR_NDT_Msk


	)

3309 
	#DMA_CPAR_PA_Pos
 (0U)

	)

3310 
	#DMA_CPAR_PA_Msk
 (0xFFFFFFFFU << 
DMA_CPAR_PA_Pos
è

	)

3311 
	#DMA_CPAR_PA
 
DMA_CPAR_PA_Msk


	)

3314 
	#DMA_CMAR_MA_Pos
 (0U)

	)

3315 
	#DMA_CMAR_MA_Msk
 (0xFFFFFFFFU << 
DMA_CMAR_MA_Pos
è

	)

3316 
	#DMA_CMAR_MA
 
DMA_CMAR_MA_Msk


	)

3327 
	#ADC_MULTIMODE_SUPPORT


	)

3330 
	#ADC_SR_AWD_Pos
 (0U)

	)

3331 
	#ADC_SR_AWD_Msk
 (0x1U << 
ADC_SR_AWD_Pos
è

	)

3332 
	#ADC_SR_AWD
 
ADC_SR_AWD_Msk


	)

3333 
	#ADC_SR_EOS_Pos
 (1U)

	)

3334 
	#ADC_SR_EOS_Msk
 (0x1U << 
ADC_SR_EOS_Pos
è

	)

3335 
	#ADC_SR_EOS
 
ADC_SR_EOS_Msk


	)

3336 
	#ADC_SR_JEOS_Pos
 (2U)

	)

3337 
	#ADC_SR_JEOS_Msk
 (0x1U << 
ADC_SR_JEOS_Pos
è

	)

3338 
	#ADC_SR_JEOS
 
ADC_SR_JEOS_Msk


	)

3339 
	#ADC_SR_JSTRT_Pos
 (3U)

	)

3340 
	#ADC_SR_JSTRT_Msk
 (0x1U << 
ADC_SR_JSTRT_Pos
è

	)

3341 
	#ADC_SR_JSTRT
 
ADC_SR_JSTRT_Msk


	)

3342 
	#ADC_SR_STRT_Pos
 (4U)

	)

3343 
	#ADC_SR_STRT_Msk
 (0x1U << 
ADC_SR_STRT_Pos
è

	)

3344 
	#ADC_SR_STRT
 
ADC_SR_STRT_Msk


	)

3347 
	#ADC_SR_EOC
 (
ADC_SR_EOS
)

	)

3348 
	#ADC_SR_JEOC
 (
ADC_SR_JEOS
)

	)

3351 
	#ADC_CR1_AWDCH_Pos
 (0U)

	)

3352 
	#ADC_CR1_AWDCH_Msk
 (0x1FU << 
ADC_CR1_AWDCH_Pos
è

	)

3353 
	#ADC_CR1_AWDCH
 
ADC_CR1_AWDCH_Msk


	)

3354 
	#ADC_CR1_AWDCH_0
 (0x01U << 
ADC_CR1_AWDCH_Pos
è

	)

3355 
	#ADC_CR1_AWDCH_1
 (0x02U << 
ADC_CR1_AWDCH_Pos
è

	)

3356 
	#ADC_CR1_AWDCH_2
 (0x04U << 
ADC_CR1_AWDCH_Pos
è

	)

3357 
	#ADC_CR1_AWDCH_3
 (0x08U << 
ADC_CR1_AWDCH_Pos
è

	)

3358 
	#ADC_CR1_AWDCH_4
 (0x10U << 
ADC_CR1_AWDCH_Pos
è

	)

3360 
	#ADC_CR1_EOSIE_Pos
 (5U)

	)

3361 
	#ADC_CR1_EOSIE_Msk
 (0x1U << 
ADC_CR1_EOSIE_Pos
è

	)

3362 
	#ADC_CR1_EOSIE
 
ADC_CR1_EOSIE_Msk


	)

3363 
	#ADC_CR1_AWDIE_Pos
 (6U)

	)

3364 
	#ADC_CR1_AWDIE_Msk
 (0x1U << 
ADC_CR1_AWDIE_Pos
è

	)

3365 
	#ADC_CR1_AWDIE
 
ADC_CR1_AWDIE_Msk


	)

3366 
	#ADC_CR1_JEOSIE_Pos
 (7U)

	)

3367 
	#ADC_CR1_JEOSIE_Msk
 (0x1U << 
ADC_CR1_JEOSIE_Pos
è

	)

3368 
	#ADC_CR1_JEOSIE
 
ADC_CR1_JEOSIE_Msk


	)

3369 
	#ADC_CR1_SCAN_Pos
 (8U)

	)

3370 
	#ADC_CR1_SCAN_Msk
 (0x1U << 
ADC_CR1_SCAN_Pos
è

	)

3371 
	#ADC_CR1_SCAN
 
ADC_CR1_SCAN_Msk


	)

3372 
	#ADC_CR1_AWDSGL_Pos
 (9U)

	)

3373 
	#ADC_CR1_AWDSGL_Msk
 (0x1U << 
ADC_CR1_AWDSGL_Pos
è

	)

3374 
	#ADC_CR1_AWDSGL
 
ADC_CR1_AWDSGL_Msk


	)

3375 
	#ADC_CR1_JAUTO_Pos
 (10U)

	)

3376 
	#ADC_CR1_JAUTO_Msk
 (0x1U << 
ADC_CR1_JAUTO_Pos
è

	)

3377 
	#ADC_CR1_JAUTO
 
ADC_CR1_JAUTO_Msk


	)

3378 
	#ADC_CR1_DISCEN_Pos
 (11U)

	)

3379 
	#ADC_CR1_DISCEN_Msk
 (0x1U << 
ADC_CR1_DISCEN_Pos
è

	)

3380 
	#ADC_CR1_DISCEN
 
ADC_CR1_DISCEN_Msk


	)

3381 
	#ADC_CR1_JDISCEN_Pos
 (12U)

	)

3382 
	#ADC_CR1_JDISCEN_Msk
 (0x1U << 
ADC_CR1_JDISCEN_Pos
è

	)

3383 
	#ADC_CR1_JDISCEN
 
ADC_CR1_JDISCEN_Msk


	)

3385 
	#ADC_CR1_DISCNUM_Pos
 (13U)

	)

3386 
	#ADC_CR1_DISCNUM_Msk
 (0x7U << 
ADC_CR1_DISCNUM_Pos
è

	)

3387 
	#ADC_CR1_DISCNUM
 
ADC_CR1_DISCNUM_Msk


	)

3388 
	#ADC_CR1_DISCNUM_0
 (0x1U << 
ADC_CR1_DISCNUM_Pos
è

	)

3389 
	#ADC_CR1_DISCNUM_1
 (0x2U << 
ADC_CR1_DISCNUM_Pos
è

	)

3390 
	#ADC_CR1_DISCNUM_2
 (0x4U << 
ADC_CR1_DISCNUM_Pos
è

	)

3392 
	#ADC_CR1_DUALMOD_Pos
 (16U)

	)

3393 
	#ADC_CR1_DUALMOD_Msk
 (0xFU << 
ADC_CR1_DUALMOD_Pos
è

	)

3394 
	#ADC_CR1_DUALMOD
 
ADC_CR1_DUALMOD_Msk


	)

3395 
	#ADC_CR1_DUALMOD_0
 (0x1U << 
ADC_CR1_DUALMOD_Pos
è

	)

3396 
	#ADC_CR1_DUALMOD_1
 (0x2U << 
ADC_CR1_DUALMOD_Pos
è

	)

3397 
	#ADC_CR1_DUALMOD_2
 (0x4U << 
ADC_CR1_DUALMOD_Pos
è

	)

3398 
	#ADC_CR1_DUALMOD_3
 (0x8U << 
ADC_CR1_DUALMOD_Pos
è

	)

3400 
	#ADC_CR1_JAWDEN_Pos
 (22U)

	)

3401 
	#ADC_CR1_JAWDEN_Msk
 (0x1U << 
ADC_CR1_JAWDEN_Pos
è

	)

3402 
	#ADC_CR1_JAWDEN
 
ADC_CR1_JAWDEN_Msk


	)

3403 
	#ADC_CR1_AWDEN_Pos
 (23U)

	)

3404 
	#ADC_CR1_AWDEN_Msk
 (0x1U << 
ADC_CR1_AWDEN_Pos
è

	)

3405 
	#ADC_CR1_AWDEN
 
ADC_CR1_AWDEN_Msk


	)

3408 
	#ADC_CR1_EOCIE
 (
ADC_CR1_EOSIE
)

	)

3409 
	#ADC_CR1_JEOCIE
 (
ADC_CR1_JEOSIE
)

	)

3412 
	#ADC_CR2_ADON_Pos
 (0U)

	)

3413 
	#ADC_CR2_ADON_Msk
 (0x1U << 
ADC_CR2_ADON_Pos
è

	)

3414 
	#ADC_CR2_ADON
 
ADC_CR2_ADON_Msk


	)

3415 
	#ADC_CR2_CONT_Pos
 (1U)

	)

3416 
	#ADC_CR2_CONT_Msk
 (0x1U << 
ADC_CR2_CONT_Pos
è

	)

3417 
	#ADC_CR2_CONT
 
ADC_CR2_CONT_Msk


	)

3418 
	#ADC_CR2_CAL_Pos
 (2U)

	)

3419 
	#ADC_CR2_CAL_Msk
 (0x1U << 
ADC_CR2_CAL_Pos
è

	)

3420 
	#ADC_CR2_CAL
 
ADC_CR2_CAL_Msk


	)

3421 
	#ADC_CR2_RSTCAL_Pos
 (3U)

	)

3422 
	#ADC_CR2_RSTCAL_Msk
 (0x1U << 
ADC_CR2_RSTCAL_Pos
è

	)

3423 
	#ADC_CR2_RSTCAL
 
ADC_CR2_RSTCAL_Msk


	)

3424 
	#ADC_CR2_DMA_Pos
 (8U)

	)

3425 
	#ADC_CR2_DMA_Msk
 (0x1U << 
ADC_CR2_DMA_Pos
è

	)

3426 
	#ADC_CR2_DMA
 
ADC_CR2_DMA_Msk


	)

3427 
	#ADC_CR2_ALIGN_Pos
 (11U)

	)

3428 
	#ADC_CR2_ALIGN_Msk
 (0x1U << 
ADC_CR2_ALIGN_Pos
è

	)

3429 
	#ADC_CR2_ALIGN
 
ADC_CR2_ALIGN_Msk


	)

3431 
	#ADC_CR2_JEXTSEL_Pos
 (12U)

	)

3432 
	#ADC_CR2_JEXTSEL_Msk
 (0x7U << 
ADC_CR2_JEXTSEL_Pos
è

	)

3433 
	#ADC_CR2_JEXTSEL
 
ADC_CR2_JEXTSEL_Msk


	)

3434 
	#ADC_CR2_JEXTSEL_0
 (0x1U << 
ADC_CR2_JEXTSEL_Pos
è

	)

3435 
	#ADC_CR2_JEXTSEL_1
 (0x2U << 
ADC_CR2_JEXTSEL_Pos
è

	)

3436 
	#ADC_CR2_JEXTSEL_2
 (0x4U << 
ADC_CR2_JEXTSEL_Pos
è

	)

3438 
	#ADC_CR2_JEXTTRIG_Pos
 (15U)

	)

3439 
	#ADC_CR2_JEXTTRIG_Msk
 (0x1U << 
ADC_CR2_JEXTTRIG_Pos
è

	)

3440 
	#ADC_CR2_JEXTTRIG
 
ADC_CR2_JEXTTRIG_Msk


	)

3442 
	#ADC_CR2_EXTSEL_Pos
 (17U)

	)

3443 
	#ADC_CR2_EXTSEL_Msk
 (0x7U << 
ADC_CR2_EXTSEL_Pos
è

	)

3444 
	#ADC_CR2_EXTSEL
 
ADC_CR2_EXTSEL_Msk


	)

3445 
	#ADC_CR2_EXTSEL_0
 (0x1U << 
ADC_CR2_EXTSEL_Pos
è

	)

3446 
	#ADC_CR2_EXTSEL_1
 (0x2U << 
ADC_CR2_EXTSEL_Pos
è

	)

3447 
	#ADC_CR2_EXTSEL_2
 (0x4U << 
ADC_CR2_EXTSEL_Pos
è

	)

3449 
	#ADC_CR2_EXTTRIG_Pos
 (20U)

	)

3450 
	#ADC_CR2_EXTTRIG_Msk
 (0x1U << 
ADC_CR2_EXTTRIG_Pos
è

	)

3451 
	#ADC_CR2_EXTTRIG
 
ADC_CR2_EXTTRIG_Msk


	)

3452 
	#ADC_CR2_JSWSTART_Pos
 (21U)

	)

3453 
	#ADC_CR2_JSWSTART_Msk
 (0x1U << 
ADC_CR2_JSWSTART_Pos
è

	)

3454 
	#ADC_CR2_JSWSTART
 
ADC_CR2_JSWSTART_Msk


	)

3455 
	#ADC_CR2_SWSTART_Pos
 (22U)

	)

3456 
	#ADC_CR2_SWSTART_Msk
 (0x1U << 
ADC_CR2_SWSTART_Pos
è

	)

3457 
	#ADC_CR2_SWSTART
 
ADC_CR2_SWSTART_Msk


	)

3458 
	#ADC_CR2_TSVREFE_Pos
 (23U)

	)

3459 
	#ADC_CR2_TSVREFE_Msk
 (0x1U << 
ADC_CR2_TSVREFE_Pos
è

	)

3460 
	#ADC_CR2_TSVREFE
 
ADC_CR2_TSVREFE_Msk


	)

3463 
	#ADC_SMPR1_SMP10_Pos
 (0U)

	)

3464 
	#ADC_SMPR1_SMP10_Msk
 (0x7U << 
ADC_SMPR1_SMP10_Pos
è

	)

3465 
	#ADC_SMPR1_SMP10
 
ADC_SMPR1_SMP10_Msk


	)

3466 
	#ADC_SMPR1_SMP10_0
 (0x1U << 
ADC_SMPR1_SMP10_Pos
è

	)

3467 
	#ADC_SMPR1_SMP10_1
 (0x2U << 
ADC_SMPR1_SMP10_Pos
è

	)

3468 
	#ADC_SMPR1_SMP10_2
 (0x4U << 
ADC_SMPR1_SMP10_Pos
è

	)

3470 
	#ADC_SMPR1_SMP11_Pos
 (3U)

	)

3471 
	#ADC_SMPR1_SMP11_Msk
 (0x7U << 
ADC_SMPR1_SMP11_Pos
è

	)

3472 
	#ADC_SMPR1_SMP11
 
ADC_SMPR1_SMP11_Msk


	)

3473 
	#ADC_SMPR1_SMP11_0
 (0x1U << 
ADC_SMPR1_SMP11_Pos
è

	)

3474 
	#ADC_SMPR1_SMP11_1
 (0x2U << 
ADC_SMPR1_SMP11_Pos
è

	)

3475 
	#ADC_SMPR1_SMP11_2
 (0x4U << 
ADC_SMPR1_SMP11_Pos
è

	)

3477 
	#ADC_SMPR1_SMP12_Pos
 (6U)

	)

3478 
	#ADC_SMPR1_SMP12_Msk
 (0x7U << 
ADC_SMPR1_SMP12_Pos
è

	)

3479 
	#ADC_SMPR1_SMP12
 
ADC_SMPR1_SMP12_Msk


	)

3480 
	#ADC_SMPR1_SMP12_0
 (0x1U << 
ADC_SMPR1_SMP12_Pos
è

	)

3481 
	#ADC_SMPR1_SMP12_1
 (0x2U << 
ADC_SMPR1_SMP12_Pos
è

	)

3482 
	#ADC_SMPR1_SMP12_2
 (0x4U << 
ADC_SMPR1_SMP12_Pos
è

	)

3484 
	#ADC_SMPR1_SMP13_Pos
 (9U)

	)

3485 
	#ADC_SMPR1_SMP13_Msk
 (0x7U << 
ADC_SMPR1_SMP13_Pos
è

	)

3486 
	#ADC_SMPR1_SMP13
 
ADC_SMPR1_SMP13_Msk


	)

3487 
	#ADC_SMPR1_SMP13_0
 (0x1U << 
ADC_SMPR1_SMP13_Pos
è

	)

3488 
	#ADC_SMPR1_SMP13_1
 (0x2U << 
ADC_SMPR1_SMP13_Pos
è

	)

3489 
	#ADC_SMPR1_SMP13_2
 (0x4U << 
ADC_SMPR1_SMP13_Pos
è

	)

3491 
	#ADC_SMPR1_SMP14_Pos
 (12U)

	)

3492 
	#ADC_SMPR1_SMP14_Msk
 (0x7U << 
ADC_SMPR1_SMP14_Pos
è

	)

3493 
	#ADC_SMPR1_SMP14
 
ADC_SMPR1_SMP14_Msk


	)

3494 
	#ADC_SMPR1_SMP14_0
 (0x1U << 
ADC_SMPR1_SMP14_Pos
è

	)

3495 
	#ADC_SMPR1_SMP14_1
 (0x2U << 
ADC_SMPR1_SMP14_Pos
è

	)

3496 
	#ADC_SMPR1_SMP14_2
 (0x4U << 
ADC_SMPR1_SMP14_Pos
è

	)

3498 
	#ADC_SMPR1_SMP15_Pos
 (15U)

	)

3499 
	#ADC_SMPR1_SMP15_Msk
 (0x7U << 
ADC_SMPR1_SMP15_Pos
è

	)

3500 
	#ADC_SMPR1_SMP15
 
ADC_SMPR1_SMP15_Msk


	)

3501 
	#ADC_SMPR1_SMP15_0
 (0x1U << 
ADC_SMPR1_SMP15_Pos
è

	)

3502 
	#ADC_SMPR1_SMP15_1
 (0x2U << 
ADC_SMPR1_SMP15_Pos
è

	)

3503 
	#ADC_SMPR1_SMP15_2
 (0x4U << 
ADC_SMPR1_SMP15_Pos
è

	)

3505 
	#ADC_SMPR1_SMP16_Pos
 (18U)

	)

3506 
	#ADC_SMPR1_SMP16_Msk
 (0x7U << 
ADC_SMPR1_SMP16_Pos
è

	)

3507 
	#ADC_SMPR1_SMP16
 
ADC_SMPR1_SMP16_Msk


	)

3508 
	#ADC_SMPR1_SMP16_0
 (0x1U << 
ADC_SMPR1_SMP16_Pos
è

	)

3509 
	#ADC_SMPR1_SMP16_1
 (0x2U << 
ADC_SMPR1_SMP16_Pos
è

	)

3510 
	#ADC_SMPR1_SMP16_2
 (0x4U << 
ADC_SMPR1_SMP16_Pos
è

	)

3512 
	#ADC_SMPR1_SMP17_Pos
 (21U)

	)

3513 
	#ADC_SMPR1_SMP17_Msk
 (0x7U << 
ADC_SMPR1_SMP17_Pos
è

	)

3514 
	#ADC_SMPR1_SMP17
 
ADC_SMPR1_SMP17_Msk


	)

3515 
	#ADC_SMPR1_SMP17_0
 (0x1U << 
ADC_SMPR1_SMP17_Pos
è

	)

3516 
	#ADC_SMPR1_SMP17_1
 (0x2U << 
ADC_SMPR1_SMP17_Pos
è

	)

3517 
	#ADC_SMPR1_SMP17_2
 (0x4U << 
ADC_SMPR1_SMP17_Pos
è

	)

3520 
	#ADC_SMPR2_SMP0_Pos
 (0U)

	)

3521 
	#ADC_SMPR2_SMP0_Msk
 (0x7U << 
ADC_SMPR2_SMP0_Pos
è

	)

3522 
	#ADC_SMPR2_SMP0
 
ADC_SMPR2_SMP0_Msk


	)

3523 
	#ADC_SMPR2_SMP0_0
 (0x1U << 
ADC_SMPR2_SMP0_Pos
è

	)

3524 
	#ADC_SMPR2_SMP0_1
 (0x2U << 
ADC_SMPR2_SMP0_Pos
è

	)

3525 
	#ADC_SMPR2_SMP0_2
 (0x4U << 
ADC_SMPR2_SMP0_Pos
è

	)

3527 
	#ADC_SMPR2_SMP1_Pos
 (3U)

	)

3528 
	#ADC_SMPR2_SMP1_Msk
 (0x7U << 
ADC_SMPR2_SMP1_Pos
è

	)

3529 
	#ADC_SMPR2_SMP1
 
ADC_SMPR2_SMP1_Msk


	)

3530 
	#ADC_SMPR2_SMP1_0
 (0x1U << 
ADC_SMPR2_SMP1_Pos
è

	)

3531 
	#ADC_SMPR2_SMP1_1
 (0x2U << 
ADC_SMPR2_SMP1_Pos
è

	)

3532 
	#ADC_SMPR2_SMP1_2
 (0x4U << 
ADC_SMPR2_SMP1_Pos
è

	)

3534 
	#ADC_SMPR2_SMP2_Pos
 (6U)

	)

3535 
	#ADC_SMPR2_SMP2_Msk
 (0x7U << 
ADC_SMPR2_SMP2_Pos
è

	)

3536 
	#ADC_SMPR2_SMP2
 
ADC_SMPR2_SMP2_Msk


	)

3537 
	#ADC_SMPR2_SMP2_0
 (0x1U << 
ADC_SMPR2_SMP2_Pos
è

	)

3538 
	#ADC_SMPR2_SMP2_1
 (0x2U << 
ADC_SMPR2_SMP2_Pos
è

	)

3539 
	#ADC_SMPR2_SMP2_2
 (0x4U << 
ADC_SMPR2_SMP2_Pos
è

	)

3541 
	#ADC_SMPR2_SMP3_Pos
 (9U)

	)

3542 
	#ADC_SMPR2_SMP3_Msk
 (0x7U << 
ADC_SMPR2_SMP3_Pos
è

	)

3543 
	#ADC_SMPR2_SMP3
 
ADC_SMPR2_SMP3_Msk


	)

3544 
	#ADC_SMPR2_SMP3_0
 (0x1U << 
ADC_SMPR2_SMP3_Pos
è

	)

3545 
	#ADC_SMPR2_SMP3_1
 (0x2U << 
ADC_SMPR2_SMP3_Pos
è

	)

3546 
	#ADC_SMPR2_SMP3_2
 (0x4U << 
ADC_SMPR2_SMP3_Pos
è

	)

3548 
	#ADC_SMPR2_SMP4_Pos
 (12U)

	)

3549 
	#ADC_SMPR2_SMP4_Msk
 (0x7U << 
ADC_SMPR2_SMP4_Pos
è

	)

3550 
	#ADC_SMPR2_SMP4
 
ADC_SMPR2_SMP4_Msk


	)

3551 
	#ADC_SMPR2_SMP4_0
 (0x1U << 
ADC_SMPR2_SMP4_Pos
è

	)

3552 
	#ADC_SMPR2_SMP4_1
 (0x2U << 
ADC_SMPR2_SMP4_Pos
è

	)

3553 
	#ADC_SMPR2_SMP4_2
 (0x4U << 
ADC_SMPR2_SMP4_Pos
è

	)

3555 
	#ADC_SMPR2_SMP5_Pos
 (15U)

	)

3556 
	#ADC_SMPR2_SMP5_Msk
 (0x7U << 
ADC_SMPR2_SMP5_Pos
è

	)

3557 
	#ADC_SMPR2_SMP5
 
ADC_SMPR2_SMP5_Msk


	)

3558 
	#ADC_SMPR2_SMP5_0
 (0x1U << 
ADC_SMPR2_SMP5_Pos
è

	)

3559 
	#ADC_SMPR2_SMP5_1
 (0x2U << 
ADC_SMPR2_SMP5_Pos
è

	)

3560 
	#ADC_SMPR2_SMP5_2
 (0x4U << 
ADC_SMPR2_SMP5_Pos
è

	)

3562 
	#ADC_SMPR2_SMP6_Pos
 (18U)

	)

3563 
	#ADC_SMPR2_SMP6_Msk
 (0x7U << 
ADC_SMPR2_SMP6_Pos
è

	)

3564 
	#ADC_SMPR2_SMP6
 
ADC_SMPR2_SMP6_Msk


	)

3565 
	#ADC_SMPR2_SMP6_0
 (0x1U << 
ADC_SMPR2_SMP6_Pos
è

	)

3566 
	#ADC_SMPR2_SMP6_1
 (0x2U << 
ADC_SMPR2_SMP6_Pos
è

	)

3567 
	#ADC_SMPR2_SMP6_2
 (0x4U << 
ADC_SMPR2_SMP6_Pos
è

	)

3569 
	#ADC_SMPR2_SMP7_Pos
 (21U)

	)

3570 
	#ADC_SMPR2_SMP7_Msk
 (0x7U << 
ADC_SMPR2_SMP7_Pos
è

	)

3571 
	#ADC_SMPR2_SMP7
 
ADC_SMPR2_SMP7_Msk


	)

3572 
	#ADC_SMPR2_SMP7_0
 (0x1U << 
ADC_SMPR2_SMP7_Pos
è

	)

3573 
	#ADC_SMPR2_SMP7_1
 (0x2U << 
ADC_SMPR2_SMP7_Pos
è

	)

3574 
	#ADC_SMPR2_SMP7_2
 (0x4U << 
ADC_SMPR2_SMP7_Pos
è

	)

3576 
	#ADC_SMPR2_SMP8_Pos
 (24U)

	)

3577 
	#ADC_SMPR2_SMP8_Msk
 (0x7U << 
ADC_SMPR2_SMP8_Pos
è

	)

3578 
	#ADC_SMPR2_SMP8
 
ADC_SMPR2_SMP8_Msk


	)

3579 
	#ADC_SMPR2_SMP8_0
 (0x1U << 
ADC_SMPR2_SMP8_Pos
è

	)

3580 
	#ADC_SMPR2_SMP8_1
 (0x2U << 
ADC_SMPR2_SMP8_Pos
è

	)

3581 
	#ADC_SMPR2_SMP8_2
 (0x4U << 
ADC_SMPR2_SMP8_Pos
è

	)

3583 
	#ADC_SMPR2_SMP9_Pos
 (27U)

	)

3584 
	#ADC_SMPR2_SMP9_Msk
 (0x7U << 
ADC_SMPR2_SMP9_Pos
è

	)

3585 
	#ADC_SMPR2_SMP9
 
ADC_SMPR2_SMP9_Msk


	)

3586 
	#ADC_SMPR2_SMP9_0
 (0x1U << 
ADC_SMPR2_SMP9_Pos
è

	)

3587 
	#ADC_SMPR2_SMP9_1
 (0x2U << 
ADC_SMPR2_SMP9_Pos
è

	)

3588 
	#ADC_SMPR2_SMP9_2
 (0x4U << 
ADC_SMPR2_SMP9_Pos
è

	)

3591 
	#ADC_JOFR1_JOFFSET1_Pos
 (0U)

	)

3592 
	#ADC_JOFR1_JOFFSET1_Msk
 (0xFFFU << 
ADC_JOFR1_JOFFSET1_Pos
è

	)

3593 
	#ADC_JOFR1_JOFFSET1
 
ADC_JOFR1_JOFFSET1_Msk


	)

3596 
	#ADC_JOFR2_JOFFSET2_Pos
 (0U)

	)

3597 
	#ADC_JOFR2_JOFFSET2_Msk
 (0xFFFU << 
ADC_JOFR2_JOFFSET2_Pos
è

	)

3598 
	#ADC_JOFR2_JOFFSET2
 
ADC_JOFR2_JOFFSET2_Msk


	)

3601 
	#ADC_JOFR3_JOFFSET3_Pos
 (0U)

	)

3602 
	#ADC_JOFR3_JOFFSET3_Msk
 (0xFFFU << 
ADC_JOFR3_JOFFSET3_Pos
è

	)

3603 
	#ADC_JOFR3_JOFFSET3
 
ADC_JOFR3_JOFFSET3_Msk


	)

3606 
	#ADC_JOFR4_JOFFSET4_Pos
 (0U)

	)

3607 
	#ADC_JOFR4_JOFFSET4_Msk
 (0xFFFU << 
ADC_JOFR4_JOFFSET4_Pos
è

	)

3608 
	#ADC_JOFR4_JOFFSET4
 
ADC_JOFR4_JOFFSET4_Msk


	)

3611 
	#ADC_HTR_HT_Pos
 (0U)

	)

3612 
	#ADC_HTR_HT_Msk
 (0xFFFU << 
ADC_HTR_HT_Pos
è

	)

3613 
	#ADC_HTR_HT
 
ADC_HTR_HT_Msk


	)

3616 
	#ADC_LTR_LT_Pos
 (0U)

	)

3617 
	#ADC_LTR_LT_Msk
 (0xFFFU << 
ADC_LTR_LT_Pos
è

	)

3618 
	#ADC_LTR_LT
 
ADC_LTR_LT_Msk


	)

3621 
	#ADC_SQR1_SQ13_Pos
 (0U)

	)

3622 
	#ADC_SQR1_SQ13_Msk
 (0x1FU << 
ADC_SQR1_SQ13_Pos
è

	)

3623 
	#ADC_SQR1_SQ13
 
ADC_SQR1_SQ13_Msk


	)

3624 
	#ADC_SQR1_SQ13_0
 (0x01U << 
ADC_SQR1_SQ13_Pos
è

	)

3625 
	#ADC_SQR1_SQ13_1
 (0x02U << 
ADC_SQR1_SQ13_Pos
è

	)

3626 
	#ADC_SQR1_SQ13_2
 (0x04U << 
ADC_SQR1_SQ13_Pos
è

	)

3627 
	#ADC_SQR1_SQ13_3
 (0x08U << 
ADC_SQR1_SQ13_Pos
è

	)

3628 
	#ADC_SQR1_SQ13_4
 (0x10U << 
ADC_SQR1_SQ13_Pos
è

	)

3630 
	#ADC_SQR1_SQ14_Pos
 (5U)

	)

3631 
	#ADC_SQR1_SQ14_Msk
 (0x1FU << 
ADC_SQR1_SQ14_Pos
è

	)

3632 
	#ADC_SQR1_SQ14
 
ADC_SQR1_SQ14_Msk


	)

3633 
	#ADC_SQR1_SQ14_0
 (0x01U << 
ADC_SQR1_SQ14_Pos
è

	)

3634 
	#ADC_SQR1_SQ14_1
 (0x02U << 
ADC_SQR1_SQ14_Pos
è

	)

3635 
	#ADC_SQR1_SQ14_2
 (0x04U << 
ADC_SQR1_SQ14_Pos
è

	)

3636 
	#ADC_SQR1_SQ14_3
 (0x08U << 
ADC_SQR1_SQ14_Pos
è

	)

3637 
	#ADC_SQR1_SQ14_4
 (0x10U << 
ADC_SQR1_SQ14_Pos
è

	)

3639 
	#ADC_SQR1_SQ15_Pos
 (10U)

	)

3640 
	#ADC_SQR1_SQ15_Msk
 (0x1FU << 
ADC_SQR1_SQ15_Pos
è

	)

3641 
	#ADC_SQR1_SQ15
 
ADC_SQR1_SQ15_Msk


	)

3642 
	#ADC_SQR1_SQ15_0
 (0x01U << 
ADC_SQR1_SQ15_Pos
è

	)

3643 
	#ADC_SQR1_SQ15_1
 (0x02U << 
ADC_SQR1_SQ15_Pos
è

	)

3644 
	#ADC_SQR1_SQ15_2
 (0x04U << 
ADC_SQR1_SQ15_Pos
è

	)

3645 
	#ADC_SQR1_SQ15_3
 (0x08U << 
ADC_SQR1_SQ15_Pos
è

	)

3646 
	#ADC_SQR1_SQ15_4
 (0x10U << 
ADC_SQR1_SQ15_Pos
è

	)

3648 
	#ADC_SQR1_SQ16_Pos
 (15U)

	)

3649 
	#ADC_SQR1_SQ16_Msk
 (0x1FU << 
ADC_SQR1_SQ16_Pos
è

	)

3650 
	#ADC_SQR1_SQ16
 
ADC_SQR1_SQ16_Msk


	)

3651 
	#ADC_SQR1_SQ16_0
 (0x01U << 
ADC_SQR1_SQ16_Pos
è

	)

3652 
	#ADC_SQR1_SQ16_1
 (0x02U << 
ADC_SQR1_SQ16_Pos
è

	)

3653 
	#ADC_SQR1_SQ16_2
 (0x04U << 
ADC_SQR1_SQ16_Pos
è

	)

3654 
	#ADC_SQR1_SQ16_3
 (0x08U << 
ADC_SQR1_SQ16_Pos
è

	)

3655 
	#ADC_SQR1_SQ16_4
 (0x10U << 
ADC_SQR1_SQ16_Pos
è

	)

3657 
	#ADC_SQR1_L_Pos
 (20U)

	)

3658 
	#ADC_SQR1_L_Msk
 (0xFU << 
ADC_SQR1_L_Pos
è

	)

3659 
	#ADC_SQR1_L
 
ADC_SQR1_L_Msk


	)

3660 
	#ADC_SQR1_L_0
 (0x1U << 
ADC_SQR1_L_Pos
è

	)

3661 
	#ADC_SQR1_L_1
 (0x2U << 
ADC_SQR1_L_Pos
è

	)

3662 
	#ADC_SQR1_L_2
 (0x4U << 
ADC_SQR1_L_Pos
è

	)

3663 
	#ADC_SQR1_L_3
 (0x8U << 
ADC_SQR1_L_Pos
è

	)

3666 
	#ADC_SQR2_SQ7_Pos
 (0U)

	)

3667 
	#ADC_SQR2_SQ7_Msk
 (0x1FU << 
ADC_SQR2_SQ7_Pos
è

	)

3668 
	#ADC_SQR2_SQ7
 
ADC_SQR2_SQ7_Msk


	)

3669 
	#ADC_SQR2_SQ7_0
 (0x01U << 
ADC_SQR2_SQ7_Pos
è

	)

3670 
	#ADC_SQR2_SQ7_1
 (0x02U << 
ADC_SQR2_SQ7_Pos
è

	)

3671 
	#ADC_SQR2_SQ7_2
 (0x04U << 
ADC_SQR2_SQ7_Pos
è

	)

3672 
	#ADC_SQR2_SQ7_3
 (0x08U << 
ADC_SQR2_SQ7_Pos
è

	)

3673 
	#ADC_SQR2_SQ7_4
 (0x10U << 
ADC_SQR2_SQ7_Pos
è

	)

3675 
	#ADC_SQR2_SQ8_Pos
 (5U)

	)

3676 
	#ADC_SQR2_SQ8_Msk
 (0x1FU << 
ADC_SQR2_SQ8_Pos
è

	)

3677 
	#ADC_SQR2_SQ8
 
ADC_SQR2_SQ8_Msk


	)

3678 
	#ADC_SQR2_SQ8_0
 (0x01U << 
ADC_SQR2_SQ8_Pos
è

	)

3679 
	#ADC_SQR2_SQ8_1
 (0x02U << 
ADC_SQR2_SQ8_Pos
è

	)

3680 
	#ADC_SQR2_SQ8_2
 (0x04U << 
ADC_SQR2_SQ8_Pos
è

	)

3681 
	#ADC_SQR2_SQ8_3
 (0x08U << 
ADC_SQR2_SQ8_Pos
è

	)

3682 
	#ADC_SQR2_SQ8_4
 (0x10U << 
ADC_SQR2_SQ8_Pos
è

	)

3684 
	#ADC_SQR2_SQ9_Pos
 (10U)

	)

3685 
	#ADC_SQR2_SQ9_Msk
 (0x1FU << 
ADC_SQR2_SQ9_Pos
è

	)

3686 
	#ADC_SQR2_SQ9
 
ADC_SQR2_SQ9_Msk


	)

3687 
	#ADC_SQR2_SQ9_0
 (0x01U << 
ADC_SQR2_SQ9_Pos
è

	)

3688 
	#ADC_SQR2_SQ9_1
 (0x02U << 
ADC_SQR2_SQ9_Pos
è

	)

3689 
	#ADC_SQR2_SQ9_2
 (0x04U << 
ADC_SQR2_SQ9_Pos
è

	)

3690 
	#ADC_SQR2_SQ9_3
 (0x08U << 
ADC_SQR2_SQ9_Pos
è

	)

3691 
	#ADC_SQR2_SQ9_4
 (0x10U << 
ADC_SQR2_SQ9_Pos
è

	)

3693 
	#ADC_SQR2_SQ10_Pos
 (15U)

	)

3694 
	#ADC_SQR2_SQ10_Msk
 (0x1FU << 
ADC_SQR2_SQ10_Pos
è

	)

3695 
	#ADC_SQR2_SQ10
 
ADC_SQR2_SQ10_Msk


	)

3696 
	#ADC_SQR2_SQ10_0
 (0x01U << 
ADC_SQR2_SQ10_Pos
è

	)

3697 
	#ADC_SQR2_SQ10_1
 (0x02U << 
ADC_SQR2_SQ10_Pos
è

	)

3698 
	#ADC_SQR2_SQ10_2
 (0x04U << 
ADC_SQR2_SQ10_Pos
è

	)

3699 
	#ADC_SQR2_SQ10_3
 (0x08U << 
ADC_SQR2_SQ10_Pos
è

	)

3700 
	#ADC_SQR2_SQ10_4
 (0x10U << 
ADC_SQR2_SQ10_Pos
è

	)

3702 
	#ADC_SQR2_SQ11_Pos
 (20U)

	)

3703 
	#ADC_SQR2_SQ11_Msk
 (0x1FU << 
ADC_SQR2_SQ11_Pos
è

	)

3704 
	#ADC_SQR2_SQ11
 
ADC_SQR2_SQ11_Msk


	)

3705 
	#ADC_SQR2_SQ11_0
 (0x01U << 
ADC_SQR2_SQ11_Pos
è

	)

3706 
	#ADC_SQR2_SQ11_1
 (0x02U << 
ADC_SQR2_SQ11_Pos
è

	)

3707 
	#ADC_SQR2_SQ11_2
 (0x04U << 
ADC_SQR2_SQ11_Pos
è

	)

3708 
	#ADC_SQR2_SQ11_3
 (0x08U << 
ADC_SQR2_SQ11_Pos
è

	)

3709 
	#ADC_SQR2_SQ11_4
 (0x10U << 
ADC_SQR2_SQ11_Pos
è

	)

3711 
	#ADC_SQR2_SQ12_Pos
 (25U)

	)

3712 
	#ADC_SQR2_SQ12_Msk
 (0x1FU << 
ADC_SQR2_SQ12_Pos
è

	)

3713 
	#ADC_SQR2_SQ12
 
ADC_SQR2_SQ12_Msk


	)

3714 
	#ADC_SQR2_SQ12_0
 (0x01U << 
ADC_SQR2_SQ12_Pos
è

	)

3715 
	#ADC_SQR2_SQ12_1
 (0x02U << 
ADC_SQR2_SQ12_Pos
è

	)

3716 
	#ADC_SQR2_SQ12_2
 (0x04U << 
ADC_SQR2_SQ12_Pos
è

	)

3717 
	#ADC_SQR2_SQ12_3
 (0x08U << 
ADC_SQR2_SQ12_Pos
è

	)

3718 
	#ADC_SQR2_SQ12_4
 (0x10U << 
ADC_SQR2_SQ12_Pos
è

	)

3721 
	#ADC_SQR3_SQ1_Pos
 (0U)

	)

3722 
	#ADC_SQR3_SQ1_Msk
 (0x1FU << 
ADC_SQR3_SQ1_Pos
è

	)

3723 
	#ADC_SQR3_SQ1
 
ADC_SQR3_SQ1_Msk


	)

3724 
	#ADC_SQR3_SQ1_0
 (0x01U << 
ADC_SQR3_SQ1_Pos
è

	)

3725 
	#ADC_SQR3_SQ1_1
 (0x02U << 
ADC_SQR3_SQ1_Pos
è

	)

3726 
	#ADC_SQR3_SQ1_2
 (0x04U << 
ADC_SQR3_SQ1_Pos
è

	)

3727 
	#ADC_SQR3_SQ1_3
 (0x08U << 
ADC_SQR3_SQ1_Pos
è

	)

3728 
	#ADC_SQR3_SQ1_4
 (0x10U << 
ADC_SQR3_SQ1_Pos
è

	)

3730 
	#ADC_SQR3_SQ2_Pos
 (5U)

	)

3731 
	#ADC_SQR3_SQ2_Msk
 (0x1FU << 
ADC_SQR3_SQ2_Pos
è

	)

3732 
	#ADC_SQR3_SQ2
 
ADC_SQR3_SQ2_Msk


	)

3733 
	#ADC_SQR3_SQ2_0
 (0x01U << 
ADC_SQR3_SQ2_Pos
è

	)

3734 
	#ADC_SQR3_SQ2_1
 (0x02U << 
ADC_SQR3_SQ2_Pos
è

	)

3735 
	#ADC_SQR3_SQ2_2
 (0x04U << 
ADC_SQR3_SQ2_Pos
è

	)

3736 
	#ADC_SQR3_SQ2_3
 (0x08U << 
ADC_SQR3_SQ2_Pos
è

	)

3737 
	#ADC_SQR3_SQ2_4
 (0x10U << 
ADC_SQR3_SQ2_Pos
è

	)

3739 
	#ADC_SQR3_SQ3_Pos
 (10U)

	)

3740 
	#ADC_SQR3_SQ3_Msk
 (0x1FU << 
ADC_SQR3_SQ3_Pos
è

	)

3741 
	#ADC_SQR3_SQ3
 
ADC_SQR3_SQ3_Msk


	)

3742 
	#ADC_SQR3_SQ3_0
 (0x01U << 
ADC_SQR3_SQ3_Pos
è

	)

3743 
	#ADC_SQR3_SQ3_1
 (0x02U << 
ADC_SQR3_SQ3_Pos
è

	)

3744 
	#ADC_SQR3_SQ3_2
 (0x04U << 
ADC_SQR3_SQ3_Pos
è

	)

3745 
	#ADC_SQR3_SQ3_3
 (0x08U << 
ADC_SQR3_SQ3_Pos
è

	)

3746 
	#ADC_SQR3_SQ3_4
 (0x10U << 
ADC_SQR3_SQ3_Pos
è

	)

3748 
	#ADC_SQR3_SQ4_Pos
 (15U)

	)

3749 
	#ADC_SQR3_SQ4_Msk
 (0x1FU << 
ADC_SQR3_SQ4_Pos
è

	)

3750 
	#ADC_SQR3_SQ4
 
ADC_SQR3_SQ4_Msk


	)

3751 
	#ADC_SQR3_SQ4_0
 (0x01U << 
ADC_SQR3_SQ4_Pos
è

	)

3752 
	#ADC_SQR3_SQ4_1
 (0x02U << 
ADC_SQR3_SQ4_Pos
è

	)

3753 
	#ADC_SQR3_SQ4_2
 (0x04U << 
ADC_SQR3_SQ4_Pos
è

	)

3754 
	#ADC_SQR3_SQ4_3
 (0x08U << 
ADC_SQR3_SQ4_Pos
è

	)

3755 
	#ADC_SQR3_SQ4_4
 (0x10U << 
ADC_SQR3_SQ4_Pos
è

	)

3757 
	#ADC_SQR3_SQ5_Pos
 (20U)

	)

3758 
	#ADC_SQR3_SQ5_Msk
 (0x1FU << 
ADC_SQR3_SQ5_Pos
è

	)

3759 
	#ADC_SQR3_SQ5
 
ADC_SQR3_SQ5_Msk


	)

3760 
	#ADC_SQR3_SQ5_0
 (0x01U << 
ADC_SQR3_SQ5_Pos
è

	)

3761 
	#ADC_SQR3_SQ5_1
 (0x02U << 
ADC_SQR3_SQ5_Pos
è

	)

3762 
	#ADC_SQR3_SQ5_2
 (0x04U << 
ADC_SQR3_SQ5_Pos
è

	)

3763 
	#ADC_SQR3_SQ5_3
 (0x08U << 
ADC_SQR3_SQ5_Pos
è

	)

3764 
	#ADC_SQR3_SQ5_4
 (0x10U << 
ADC_SQR3_SQ5_Pos
è

	)

3766 
	#ADC_SQR3_SQ6_Pos
 (25U)

	)

3767 
	#ADC_SQR3_SQ6_Msk
 (0x1FU << 
ADC_SQR3_SQ6_Pos
è

	)

3768 
	#ADC_SQR3_SQ6
 
ADC_SQR3_SQ6_Msk


	)

3769 
	#ADC_SQR3_SQ6_0
 (0x01U << 
ADC_SQR3_SQ6_Pos
è

	)

3770 
	#ADC_SQR3_SQ6_1
 (0x02U << 
ADC_SQR3_SQ6_Pos
è

	)

3771 
	#ADC_SQR3_SQ6_2
 (0x04U << 
ADC_SQR3_SQ6_Pos
è

	)

3772 
	#ADC_SQR3_SQ6_3
 (0x08U << 
ADC_SQR3_SQ6_Pos
è

	)

3773 
	#ADC_SQR3_SQ6_4
 (0x10U << 
ADC_SQR3_SQ6_Pos
è

	)

3776 
	#ADC_JSQR_JSQ1_Pos
 (0U)

	)

3777 
	#ADC_JSQR_JSQ1_Msk
 (0x1FU << 
ADC_JSQR_JSQ1_Pos
è

	)

3778 
	#ADC_JSQR_JSQ1
 
ADC_JSQR_JSQ1_Msk


	)

3779 
	#ADC_JSQR_JSQ1_0
 (0x01U << 
ADC_JSQR_JSQ1_Pos
è

	)

3780 
	#ADC_JSQR_JSQ1_1
 (0x02U << 
ADC_JSQR_JSQ1_Pos
è

	)

3781 
	#ADC_JSQR_JSQ1_2
 (0x04U << 
ADC_JSQR_JSQ1_Pos
è

	)

3782 
	#ADC_JSQR_JSQ1_3
 (0x08U << 
ADC_JSQR_JSQ1_Pos
è

	)

3783 
	#ADC_JSQR_JSQ1_4
 (0x10U << 
ADC_JSQR_JSQ1_Pos
è

	)

3785 
	#ADC_JSQR_JSQ2_Pos
 (5U)

	)

3786 
	#ADC_JSQR_JSQ2_Msk
 (0x1FU << 
ADC_JSQR_JSQ2_Pos
è

	)

3787 
	#ADC_JSQR_JSQ2
 
ADC_JSQR_JSQ2_Msk


	)

3788 
	#ADC_JSQR_JSQ2_0
 (0x01U << 
ADC_JSQR_JSQ2_Pos
è

	)

3789 
	#ADC_JSQR_JSQ2_1
 (0x02U << 
ADC_JSQR_JSQ2_Pos
è

	)

3790 
	#ADC_JSQR_JSQ2_2
 (0x04U << 
ADC_JSQR_JSQ2_Pos
è

	)

3791 
	#ADC_JSQR_JSQ2_3
 (0x08U << 
ADC_JSQR_JSQ2_Pos
è

	)

3792 
	#ADC_JSQR_JSQ2_4
 (0x10U << 
ADC_JSQR_JSQ2_Pos
è

	)

3794 
	#ADC_JSQR_JSQ3_Pos
 (10U)

	)

3795 
	#ADC_JSQR_JSQ3_Msk
 (0x1FU << 
ADC_JSQR_JSQ3_Pos
è

	)

3796 
	#ADC_JSQR_JSQ3
 
ADC_JSQR_JSQ3_Msk


	)

3797 
	#ADC_JSQR_JSQ3_0
 (0x01U << 
ADC_JSQR_JSQ3_Pos
è

	)

3798 
	#ADC_JSQR_JSQ3_1
 (0x02U << 
ADC_JSQR_JSQ3_Pos
è

	)

3799 
	#ADC_JSQR_JSQ3_2
 (0x04U << 
ADC_JSQR_JSQ3_Pos
è

	)

3800 
	#ADC_JSQR_JSQ3_3
 (0x08U << 
ADC_JSQR_JSQ3_Pos
è

	)

3801 
	#ADC_JSQR_JSQ3_4
 (0x10U << 
ADC_JSQR_JSQ3_Pos
è

	)

3803 
	#ADC_JSQR_JSQ4_Pos
 (15U)

	)

3804 
	#ADC_JSQR_JSQ4_Msk
 (0x1FU << 
ADC_JSQR_JSQ4_Pos
è

	)

3805 
	#ADC_JSQR_JSQ4
 
ADC_JSQR_JSQ4_Msk


	)

3806 
	#ADC_JSQR_JSQ4_0
 (0x01U << 
ADC_JSQR_JSQ4_Pos
è

	)

3807 
	#ADC_JSQR_JSQ4_1
 (0x02U << 
ADC_JSQR_JSQ4_Pos
è

	)

3808 
	#ADC_JSQR_JSQ4_2
 (0x04U << 
ADC_JSQR_JSQ4_Pos
è

	)

3809 
	#ADC_JSQR_JSQ4_3
 (0x08U << 
ADC_JSQR_JSQ4_Pos
è

	)

3810 
	#ADC_JSQR_JSQ4_4
 (0x10U << 
ADC_JSQR_JSQ4_Pos
è

	)

3812 
	#ADC_JSQR_JL_Pos
 (20U)

	)

3813 
	#ADC_JSQR_JL_Msk
 (0x3U << 
ADC_JSQR_JL_Pos
è

	)

3814 
	#ADC_JSQR_JL
 
ADC_JSQR_JL_Msk


	)

3815 
	#ADC_JSQR_JL_0
 (0x1U << 
ADC_JSQR_JL_Pos
è

	)

3816 
	#ADC_JSQR_JL_1
 (0x2U << 
ADC_JSQR_JL_Pos
è

	)

3819 
	#ADC_JDR1_JDATA_Pos
 (0U)

	)

3820 
	#ADC_JDR1_JDATA_Msk
 (0xFFFFU << 
ADC_JDR1_JDATA_Pos
è

	)

3821 
	#ADC_JDR1_JDATA
 
ADC_JDR1_JDATA_Msk


	)

3824 
	#ADC_JDR2_JDATA_Pos
 (0U)

	)

3825 
	#ADC_JDR2_JDATA_Msk
 (0xFFFFU << 
ADC_JDR2_JDATA_Pos
è

	)

3826 
	#ADC_JDR2_JDATA
 
ADC_JDR2_JDATA_Msk


	)

3829 
	#ADC_JDR3_JDATA_Pos
 (0U)

	)

3830 
	#ADC_JDR3_JDATA_Msk
 (0xFFFFU << 
ADC_JDR3_JDATA_Pos
è

	)

3831 
	#ADC_JDR3_JDATA
 
ADC_JDR3_JDATA_Msk


	)

3834 
	#ADC_JDR4_JDATA_Pos
 (0U)

	)

3835 
	#ADC_JDR4_JDATA_Msk
 (0xFFFFU << 
ADC_JDR4_JDATA_Pos
è

	)

3836 
	#ADC_JDR4_JDATA
 
ADC_JDR4_JDATA_Msk


	)

3839 
	#ADC_DR_DATA_Pos
 (0U)

	)

3840 
	#ADC_DR_DATA_Msk
 (0xFFFFU << 
ADC_DR_DATA_Pos
è

	)

3841 
	#ADC_DR_DATA
 
ADC_DR_DATA_Msk


	)

3842 
	#ADC_DR_ADC2DATA_Pos
 (16U)

	)

3843 
	#ADC_DR_ADC2DATA_Msk
 (0xFFFFU << 
ADC_DR_ADC2DATA_Pos
è

	)

3844 
	#ADC_DR_ADC2DATA
 
ADC_DR_ADC2DATA_Msk


	)

3853 
	#TIM_CR1_CEN_Pos
 (0U)

	)

3854 
	#TIM_CR1_CEN_Msk
 (0x1U << 
TIM_CR1_CEN_Pos
è

	)

3855 
	#TIM_CR1_CEN
 
TIM_CR1_CEN_Msk


	)

3856 
	#TIM_CR1_UDIS_Pos
 (1U)

	)

3857 
	#TIM_CR1_UDIS_Msk
 (0x1U << 
TIM_CR1_UDIS_Pos
è

	)

3858 
	#TIM_CR1_UDIS
 
TIM_CR1_UDIS_Msk


	)

3859 
	#TIM_CR1_URS_Pos
 (2U)

	)

3860 
	#TIM_CR1_URS_Msk
 (0x1U << 
TIM_CR1_URS_Pos
è

	)

3861 
	#TIM_CR1_URS
 
TIM_CR1_URS_Msk


	)

3862 
	#TIM_CR1_OPM_Pos
 (3U)

	)

3863 
	#TIM_CR1_OPM_Msk
 (0x1U << 
TIM_CR1_OPM_Pos
è

	)

3864 
	#TIM_CR1_OPM
 
TIM_CR1_OPM_Msk


	)

3865 
	#TIM_CR1_DIR_Pos
 (4U)

	)

3866 
	#TIM_CR1_DIR_Msk
 (0x1U << 
TIM_CR1_DIR_Pos
è

	)

3867 
	#TIM_CR1_DIR
 
TIM_CR1_DIR_Msk


	)

3869 
	#TIM_CR1_CMS_Pos
 (5U)

	)

3870 
	#TIM_CR1_CMS_Msk
 (0x3U << 
TIM_CR1_CMS_Pos
è

	)

3871 
	#TIM_CR1_CMS
 
TIM_CR1_CMS_Msk


	)

3872 
	#TIM_CR1_CMS_0
 (0x1U << 
TIM_CR1_CMS_Pos
è

	)

3873 
	#TIM_CR1_CMS_1
 (0x2U << 
TIM_CR1_CMS_Pos
è

	)

3875 
	#TIM_CR1_ARPE_Pos
 (7U)

	)

3876 
	#TIM_CR1_ARPE_Msk
 (0x1U << 
TIM_CR1_ARPE_Pos
è

	)

3877 
	#TIM_CR1_ARPE
 
TIM_CR1_ARPE_Msk


	)

3879 
	#TIM_CR1_CKD_Pos
 (8U)

	)

3880 
	#TIM_CR1_CKD_Msk
 (0x3U << 
TIM_CR1_CKD_Pos
è

	)

3881 
	#TIM_CR1_CKD
 
TIM_CR1_CKD_Msk


	)

3882 
	#TIM_CR1_CKD_0
 (0x1U << 
TIM_CR1_CKD_Pos
è

	)

3883 
	#TIM_CR1_CKD_1
 (0x2U << 
TIM_CR1_CKD_Pos
è

	)

3886 
	#TIM_CR2_CCPC_Pos
 (0U)

	)

3887 
	#TIM_CR2_CCPC_Msk
 (0x1U << 
TIM_CR2_CCPC_Pos
è

	)

3888 
	#TIM_CR2_CCPC
 
TIM_CR2_CCPC_Msk


	)

3889 
	#TIM_CR2_CCUS_Pos
 (2U)

	)

3890 
	#TIM_CR2_CCUS_Msk
 (0x1U << 
TIM_CR2_CCUS_Pos
è

	)

3891 
	#TIM_CR2_CCUS
 
TIM_CR2_CCUS_Msk


	)

3892 
	#TIM_CR2_CCDS_Pos
 (3U)

	)

3893 
	#TIM_CR2_CCDS_Msk
 (0x1U << 
TIM_CR2_CCDS_Pos
è

	)

3894 
	#TIM_CR2_CCDS
 
TIM_CR2_CCDS_Msk


	)

3896 
	#TIM_CR2_MMS_Pos
 (4U)

	)

3897 
	#TIM_CR2_MMS_Msk
 (0x7U << 
TIM_CR2_MMS_Pos
è

	)

3898 
	#TIM_CR2_MMS
 
TIM_CR2_MMS_Msk


	)

3899 
	#TIM_CR2_MMS_0
 (0x1U << 
TIM_CR2_MMS_Pos
è

	)

3900 
	#TIM_CR2_MMS_1
 (0x2U << 
TIM_CR2_MMS_Pos
è

	)

3901 
	#TIM_CR2_MMS_2
 (0x4U << 
TIM_CR2_MMS_Pos
è

	)

3903 
	#TIM_CR2_TI1S_Pos
 (7U)

	)

3904 
	#TIM_CR2_TI1S_Msk
 (0x1U << 
TIM_CR2_TI1S_Pos
è

	)

3905 
	#TIM_CR2_TI1S
 
TIM_CR2_TI1S_Msk


	)

3906 
	#TIM_CR2_OIS1_Pos
 (8U)

	)

3907 
	#TIM_CR2_OIS1_Msk
 (0x1U << 
TIM_CR2_OIS1_Pos
è

	)

3908 
	#TIM_CR2_OIS1
 
TIM_CR2_OIS1_Msk


	)

3909 
	#TIM_CR2_OIS1N_Pos
 (9U)

	)

3910 
	#TIM_CR2_OIS1N_Msk
 (0x1U << 
TIM_CR2_OIS1N_Pos
è

	)

3911 
	#TIM_CR2_OIS1N
 
TIM_CR2_OIS1N_Msk


	)

3912 
	#TIM_CR2_OIS2_Pos
 (10U)

	)

3913 
	#TIM_CR2_OIS2_Msk
 (0x1U << 
TIM_CR2_OIS2_Pos
è

	)

3914 
	#TIM_CR2_OIS2
 
TIM_CR2_OIS2_Msk


	)

3915 
	#TIM_CR2_OIS2N_Pos
 (11U)

	)

3916 
	#TIM_CR2_OIS2N_Msk
 (0x1U << 
TIM_CR2_OIS2N_Pos
è

	)

3917 
	#TIM_CR2_OIS2N
 
TIM_CR2_OIS2N_Msk


	)

3918 
	#TIM_CR2_OIS3_Pos
 (12U)

	)

3919 
	#TIM_CR2_OIS3_Msk
 (0x1U << 
TIM_CR2_OIS3_Pos
è

	)

3920 
	#TIM_CR2_OIS3
 
TIM_CR2_OIS3_Msk


	)

3921 
	#TIM_CR2_OIS3N_Pos
 (13U)

	)

3922 
	#TIM_CR2_OIS3N_Msk
 (0x1U << 
TIM_CR2_OIS3N_Pos
è

	)

3923 
	#TIM_CR2_OIS3N
 
TIM_CR2_OIS3N_Msk


	)

3924 
	#TIM_CR2_OIS4_Pos
 (14U)

	)

3925 
	#TIM_CR2_OIS4_Msk
 (0x1U << 
TIM_CR2_OIS4_Pos
è

	)

3926 
	#TIM_CR2_OIS4
 
TIM_CR2_OIS4_Msk


	)

3929 
	#TIM_SMCR_SMS_Pos
 (0U)

	)

3930 
	#TIM_SMCR_SMS_Msk
 (0x7U << 
TIM_SMCR_SMS_Pos
è

	)

3931 
	#TIM_SMCR_SMS
 
TIM_SMCR_SMS_Msk


	)

3932 
	#TIM_SMCR_SMS_0
 (0x1U << 
TIM_SMCR_SMS_Pos
è

	)

3933 
	#TIM_SMCR_SMS_1
 (0x2U << 
TIM_SMCR_SMS_Pos
è

	)

3934 
	#TIM_SMCR_SMS_2
 (0x4U << 
TIM_SMCR_SMS_Pos
è

	)

3936 
	#TIM_SMCR_TS_Pos
 (4U)

	)

3937 
	#TIM_SMCR_TS_Msk
 (0x7U << 
TIM_SMCR_TS_Pos
è

	)

3938 
	#TIM_SMCR_TS
 
TIM_SMCR_TS_Msk


	)

3939 
	#TIM_SMCR_TS_0
 (0x1U << 
TIM_SMCR_TS_Pos
è

	)

3940 
	#TIM_SMCR_TS_1
 (0x2U << 
TIM_SMCR_TS_Pos
è

	)

3941 
	#TIM_SMCR_TS_2
 (0x4U << 
TIM_SMCR_TS_Pos
è

	)

3943 
	#TIM_SMCR_MSM_Pos
 (7U)

	)

3944 
	#TIM_SMCR_MSM_Msk
 (0x1U << 
TIM_SMCR_MSM_Pos
è

	)

3945 
	#TIM_SMCR_MSM
 
TIM_SMCR_MSM_Msk


	)

3947 
	#TIM_SMCR_ETF_Pos
 (8U)

	)

3948 
	#TIM_SMCR_ETF_Msk
 (0xFU << 
TIM_SMCR_ETF_Pos
è

	)

3949 
	#TIM_SMCR_ETF
 
TIM_SMCR_ETF_Msk


	)

3950 
	#TIM_SMCR_ETF_0
 (0x1U << 
TIM_SMCR_ETF_Pos
è

	)

3951 
	#TIM_SMCR_ETF_1
 (0x2U << 
TIM_SMCR_ETF_Pos
è

	)

3952 
	#TIM_SMCR_ETF_2
 (0x4U << 
TIM_SMCR_ETF_Pos
è

	)

3953 
	#TIM_SMCR_ETF_3
 (0x8U << 
TIM_SMCR_ETF_Pos
è

	)

3955 
	#TIM_SMCR_ETPS_Pos
 (12U)

	)

3956 
	#TIM_SMCR_ETPS_Msk
 (0x3U << 
TIM_SMCR_ETPS_Pos
è

	)

3957 
	#TIM_SMCR_ETPS
 
TIM_SMCR_ETPS_Msk


	)

3958 
	#TIM_SMCR_ETPS_0
 (0x1U << 
TIM_SMCR_ETPS_Pos
è

	)

3959 
	#TIM_SMCR_ETPS_1
 (0x2U << 
TIM_SMCR_ETPS_Pos
è

	)

3961 
	#TIM_SMCR_ECE_Pos
 (14U)

	)

3962 
	#TIM_SMCR_ECE_Msk
 (0x1U << 
TIM_SMCR_ECE_Pos
è

	)

3963 
	#TIM_SMCR_ECE
 
TIM_SMCR_ECE_Msk


	)

3964 
	#TIM_SMCR_ETP_Pos
 (15U)

	)

3965 
	#TIM_SMCR_ETP_Msk
 (0x1U << 
TIM_SMCR_ETP_Pos
è

	)

3966 
	#TIM_SMCR_ETP
 
TIM_SMCR_ETP_Msk


	)

3969 
	#TIM_DIER_UIE_Pos
 (0U)

	)

3970 
	#TIM_DIER_UIE_Msk
 (0x1U << 
TIM_DIER_UIE_Pos
è

	)

3971 
	#TIM_DIER_UIE
 
TIM_DIER_UIE_Msk


	)

3972 
	#TIM_DIER_CC1IE_Pos
 (1U)

	)

3973 
	#TIM_DIER_CC1IE_Msk
 (0x1U << 
TIM_DIER_CC1IE_Pos
è

	)

3974 
	#TIM_DIER_CC1IE
 
TIM_DIER_CC1IE_Msk


	)

3975 
	#TIM_DIER_CC2IE_Pos
 (2U)

	)

3976 
	#TIM_DIER_CC2IE_Msk
 (0x1U << 
TIM_DIER_CC2IE_Pos
è

	)

3977 
	#TIM_DIER_CC2IE
 
TIM_DIER_CC2IE_Msk


	)

3978 
	#TIM_DIER_CC3IE_Pos
 (3U)

	)

3979 
	#TIM_DIER_CC3IE_Msk
 (0x1U << 
TIM_DIER_CC3IE_Pos
è

	)

3980 
	#TIM_DIER_CC3IE
 
TIM_DIER_CC3IE_Msk


	)

3981 
	#TIM_DIER_CC4IE_Pos
 (4U)

	)

3982 
	#TIM_DIER_CC4IE_Msk
 (0x1U << 
TIM_DIER_CC4IE_Pos
è

	)

3983 
	#TIM_DIER_CC4IE
 
TIM_DIER_CC4IE_Msk


	)

3984 
	#TIM_DIER_COMIE_Pos
 (5U)

	)

3985 
	#TIM_DIER_COMIE_Msk
 (0x1U << 
TIM_DIER_COMIE_Pos
è

	)

3986 
	#TIM_DIER_COMIE
 
TIM_DIER_COMIE_Msk


	)

3987 
	#TIM_DIER_TIE_Pos
 (6U)

	)

3988 
	#TIM_DIER_TIE_Msk
 (0x1U << 
TIM_DIER_TIE_Pos
è

	)

3989 
	#TIM_DIER_TIE
 
TIM_DIER_TIE_Msk


	)

3990 
	#TIM_DIER_BIE_Pos
 (7U)

	)

3991 
	#TIM_DIER_BIE_Msk
 (0x1U << 
TIM_DIER_BIE_Pos
è

	)

3992 
	#TIM_DIER_BIE
 
TIM_DIER_BIE_Msk


	)

3993 
	#TIM_DIER_UDE_Pos
 (8U)

	)

3994 
	#TIM_DIER_UDE_Msk
 (0x1U << 
TIM_DIER_UDE_Pos
è

	)

3995 
	#TIM_DIER_UDE
 
TIM_DIER_UDE_Msk


	)

3996 
	#TIM_DIER_CC1DE_Pos
 (9U)

	)

3997 
	#TIM_DIER_CC1DE_Msk
 (0x1U << 
TIM_DIER_CC1DE_Pos
è

	)

3998 
	#TIM_DIER_CC1DE
 
TIM_DIER_CC1DE_Msk


	)

3999 
	#TIM_DIER_CC2DE_Pos
 (10U)

	)

4000 
	#TIM_DIER_CC2DE_Msk
 (0x1U << 
TIM_DIER_CC2DE_Pos
è

	)

4001 
	#TIM_DIER_CC2DE
 
TIM_DIER_CC2DE_Msk


	)

4002 
	#TIM_DIER_CC3DE_Pos
 (11U)

	)

4003 
	#TIM_DIER_CC3DE_Msk
 (0x1U << 
TIM_DIER_CC3DE_Pos
è

	)

4004 
	#TIM_DIER_CC3DE
 
TIM_DIER_CC3DE_Msk


	)

4005 
	#TIM_DIER_CC4DE_Pos
 (12U)

	)

4006 
	#TIM_DIER_CC4DE_Msk
 (0x1U << 
TIM_DIER_CC4DE_Pos
è

	)

4007 
	#TIM_DIER_CC4DE
 
TIM_DIER_CC4DE_Msk


	)

4008 
	#TIM_DIER_COMDE_Pos
 (13U)

	)

4009 
	#TIM_DIER_COMDE_Msk
 (0x1U << 
TIM_DIER_COMDE_Pos
è

	)

4010 
	#TIM_DIER_COMDE
 
TIM_DIER_COMDE_Msk


	)

4011 
	#TIM_DIER_TDE_Pos
 (14U)

	)

4012 
	#TIM_DIER_TDE_Msk
 (0x1U << 
TIM_DIER_TDE_Pos
è

	)

4013 
	#TIM_DIER_TDE
 
TIM_DIER_TDE_Msk


	)

4016 
	#TIM_SR_UIF_Pos
 (0U)

	)

4017 
	#TIM_SR_UIF_Msk
 (0x1U << 
TIM_SR_UIF_Pos
è

	)

4018 
	#TIM_SR_UIF
 
TIM_SR_UIF_Msk


	)

4019 
	#TIM_SR_CC1IF_Pos
 (1U)

	)

4020 
	#TIM_SR_CC1IF_Msk
 (0x1U << 
TIM_SR_CC1IF_Pos
è

	)

4021 
	#TIM_SR_CC1IF
 
TIM_SR_CC1IF_Msk


	)

4022 
	#TIM_SR_CC2IF_Pos
 (2U)

	)

4023 
	#TIM_SR_CC2IF_Msk
 (0x1U << 
TIM_SR_CC2IF_Pos
è

	)

4024 
	#TIM_SR_CC2IF
 
TIM_SR_CC2IF_Msk


	)

4025 
	#TIM_SR_CC3IF_Pos
 (3U)

	)

4026 
	#TIM_SR_CC3IF_Msk
 (0x1U << 
TIM_SR_CC3IF_Pos
è

	)

4027 
	#TIM_SR_CC3IF
 
TIM_SR_CC3IF_Msk


	)

4028 
	#TIM_SR_CC4IF_Pos
 (4U)

	)

4029 
	#TIM_SR_CC4IF_Msk
 (0x1U << 
TIM_SR_CC4IF_Pos
è

	)

4030 
	#TIM_SR_CC4IF
 
TIM_SR_CC4IF_Msk


	)

4031 
	#TIM_SR_COMIF_Pos
 (5U)

	)

4032 
	#TIM_SR_COMIF_Msk
 (0x1U << 
TIM_SR_COMIF_Pos
è

	)

4033 
	#TIM_SR_COMIF
 
TIM_SR_COMIF_Msk


	)

4034 
	#TIM_SR_TIF_Pos
 (6U)

	)

4035 
	#TIM_SR_TIF_Msk
 (0x1U << 
TIM_SR_TIF_Pos
è

	)

4036 
	#TIM_SR_TIF
 
TIM_SR_TIF_Msk


	)

4037 
	#TIM_SR_BIF_Pos
 (7U)

	)

4038 
	#TIM_SR_BIF_Msk
 (0x1U << 
TIM_SR_BIF_Pos
è

	)

4039 
	#TIM_SR_BIF
 
TIM_SR_BIF_Msk


	)

4040 
	#TIM_SR_CC1OF_Pos
 (9U)

	)

4041 
	#TIM_SR_CC1OF_Msk
 (0x1U << 
TIM_SR_CC1OF_Pos
è

	)

4042 
	#TIM_SR_CC1OF
 
TIM_SR_CC1OF_Msk


	)

4043 
	#TIM_SR_CC2OF_Pos
 (10U)

	)

4044 
	#TIM_SR_CC2OF_Msk
 (0x1U << 
TIM_SR_CC2OF_Pos
è

	)

4045 
	#TIM_SR_CC2OF
 
TIM_SR_CC2OF_Msk


	)

4046 
	#TIM_SR_CC3OF_Pos
 (11U)

	)

4047 
	#TIM_SR_CC3OF_Msk
 (0x1U << 
TIM_SR_CC3OF_Pos
è

	)

4048 
	#TIM_SR_CC3OF
 
TIM_SR_CC3OF_Msk


	)

4049 
	#TIM_SR_CC4OF_Pos
 (12U)

	)

4050 
	#TIM_SR_CC4OF_Msk
 (0x1U << 
TIM_SR_CC4OF_Pos
è

	)

4051 
	#TIM_SR_CC4OF
 
TIM_SR_CC4OF_Msk


	)

4054 
	#TIM_EGR_UG_Pos
 (0U)

	)

4055 
	#TIM_EGR_UG_Msk
 (0x1U << 
TIM_EGR_UG_Pos
è

	)

4056 
	#TIM_EGR_UG
 
TIM_EGR_UG_Msk


	)

4057 
	#TIM_EGR_CC1G_Pos
 (1U)

	)

4058 
	#TIM_EGR_CC1G_Msk
 (0x1U << 
TIM_EGR_CC1G_Pos
è

	)

4059 
	#TIM_EGR_CC1G
 
TIM_EGR_CC1G_Msk


	)

4060 
	#TIM_EGR_CC2G_Pos
 (2U)

	)

4061 
	#TIM_EGR_CC2G_Msk
 (0x1U << 
TIM_EGR_CC2G_Pos
è

	)

4062 
	#TIM_EGR_CC2G
 
TIM_EGR_CC2G_Msk


	)

4063 
	#TIM_EGR_CC3G_Pos
 (3U)

	)

4064 
	#TIM_EGR_CC3G_Msk
 (0x1U << 
TIM_EGR_CC3G_Pos
è

	)

4065 
	#TIM_EGR_CC3G
 
TIM_EGR_CC3G_Msk


	)

4066 
	#TIM_EGR_CC4G_Pos
 (4U)

	)

4067 
	#TIM_EGR_CC4G_Msk
 (0x1U << 
TIM_EGR_CC4G_Pos
è

	)

4068 
	#TIM_EGR_CC4G
 
TIM_EGR_CC4G_Msk


	)

4069 
	#TIM_EGR_COMG_Pos
 (5U)

	)

4070 
	#TIM_EGR_COMG_Msk
 (0x1U << 
TIM_EGR_COMG_Pos
è

	)

4071 
	#TIM_EGR_COMG
 
TIM_EGR_COMG_Msk


	)

4072 
	#TIM_EGR_TG_Pos
 (6U)

	)

4073 
	#TIM_EGR_TG_Msk
 (0x1U << 
TIM_EGR_TG_Pos
è

	)

4074 
	#TIM_EGR_TG
 
TIM_EGR_TG_Msk


	)

4075 
	#TIM_EGR_BG_Pos
 (7U)

	)

4076 
	#TIM_EGR_BG_Msk
 (0x1U << 
TIM_EGR_BG_Pos
è

	)

4077 
	#TIM_EGR_BG
 
TIM_EGR_BG_Msk


	)

4080 
	#TIM_CCMR1_CC1S_Pos
 (0U)

	)

4081 
	#TIM_CCMR1_CC1S_Msk
 (0x3U << 
TIM_CCMR1_CC1S_Pos
è

	)

4082 
	#TIM_CCMR1_CC1S
 
TIM_CCMR1_CC1S_Msk


	)

4083 
	#TIM_CCMR1_CC1S_0
 (0x1U << 
TIM_CCMR1_CC1S_Pos
è

	)

4084 
	#TIM_CCMR1_CC1S_1
 (0x2U << 
TIM_CCMR1_CC1S_Pos
è

	)

4086 
	#TIM_CCMR1_OC1FE_Pos
 (2U)

	)

4087 
	#TIM_CCMR1_OC1FE_Msk
 (0x1U << 
TIM_CCMR1_OC1FE_Pos
è

	)

4088 
	#TIM_CCMR1_OC1FE
 
TIM_CCMR1_OC1FE_Msk


	)

4089 
	#TIM_CCMR1_OC1PE_Pos
 (3U)

	)

4090 
	#TIM_CCMR1_OC1PE_Msk
 (0x1U << 
TIM_CCMR1_OC1PE_Pos
è

	)

4091 
	#TIM_CCMR1_OC1PE
 
TIM_CCMR1_OC1PE_Msk


	)

4093 
	#TIM_CCMR1_OC1M_Pos
 (4U)

	)

4094 
	#TIM_CCMR1_OC1M_Msk
 (0x7U << 
TIM_CCMR1_OC1M_Pos
è

	)

4095 
	#TIM_CCMR1_OC1M
 
TIM_CCMR1_OC1M_Msk


	)

4096 
	#TIM_CCMR1_OC1M_0
 (0x1U << 
TIM_CCMR1_OC1M_Pos
è

	)

4097 
	#TIM_CCMR1_OC1M_1
 (0x2U << 
TIM_CCMR1_OC1M_Pos
è

	)

4098 
	#TIM_CCMR1_OC1M_2
 (0x4U << 
TIM_CCMR1_OC1M_Pos
è

	)

4100 
	#TIM_CCMR1_OC1CE_Pos
 (7U)

	)

4101 
	#TIM_CCMR1_OC1CE_Msk
 (0x1U << 
TIM_CCMR1_OC1CE_Pos
è

	)

4102 
	#TIM_CCMR1_OC1CE
 
TIM_CCMR1_OC1CE_Msk


	)

4104 
	#TIM_CCMR1_CC2S_Pos
 (8U)

	)

4105 
	#TIM_CCMR1_CC2S_Msk
 (0x3U << 
TIM_CCMR1_CC2S_Pos
è

	)

4106 
	#TIM_CCMR1_CC2S
 
TIM_CCMR1_CC2S_Msk


	)

4107 
	#TIM_CCMR1_CC2S_0
 (0x1U << 
TIM_CCMR1_CC2S_Pos
è

	)

4108 
	#TIM_CCMR1_CC2S_1
 (0x2U << 
TIM_CCMR1_CC2S_Pos
è

	)

4110 
	#TIM_CCMR1_OC2FE_Pos
 (10U)

	)

4111 
	#TIM_CCMR1_OC2FE_Msk
 (0x1U << 
TIM_CCMR1_OC2FE_Pos
è

	)

4112 
	#TIM_CCMR1_OC2FE
 
TIM_CCMR1_OC2FE_Msk


	)

4113 
	#TIM_CCMR1_OC2PE_Pos
 (11U)

	)

4114 
	#TIM_CCMR1_OC2PE_Msk
 (0x1U << 
TIM_CCMR1_OC2PE_Pos
è

	)

4115 
	#TIM_CCMR1_OC2PE
 
TIM_CCMR1_OC2PE_Msk


	)

4117 
	#TIM_CCMR1_OC2M_Pos
 (12U)

	)

4118 
	#TIM_CCMR1_OC2M_Msk
 (0x7U << 
TIM_CCMR1_OC2M_Pos
è

	)

4119 
	#TIM_CCMR1_OC2M
 
TIM_CCMR1_OC2M_Msk


	)

4120 
	#TIM_CCMR1_OC2M_0
 (0x1U << 
TIM_CCMR1_OC2M_Pos
è

	)

4121 
	#TIM_CCMR1_OC2M_1
 (0x2U << 
TIM_CCMR1_OC2M_Pos
è

	)

4122 
	#TIM_CCMR1_OC2M_2
 (0x4U << 
TIM_CCMR1_OC2M_Pos
è

	)

4124 
	#TIM_CCMR1_OC2CE_Pos
 (15U)

	)

4125 
	#TIM_CCMR1_OC2CE_Msk
 (0x1U << 
TIM_CCMR1_OC2CE_Pos
è

	)

4126 
	#TIM_CCMR1_OC2CE
 
TIM_CCMR1_OC2CE_Msk


	)

4130 
	#TIM_CCMR1_IC1PSC_Pos
 (2U)

	)

4131 
	#TIM_CCMR1_IC1PSC_Msk
 (0x3U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4132 
	#TIM_CCMR1_IC1PSC
 
TIM_CCMR1_IC1PSC_Msk


	)

4133 
	#TIM_CCMR1_IC1PSC_0
 (0x1U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4134 
	#TIM_CCMR1_IC1PSC_1
 (0x2U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4136 
	#TIM_CCMR1_IC1F_Pos
 (4U)

	)

4137 
	#TIM_CCMR1_IC1F_Msk
 (0xFU << 
TIM_CCMR1_IC1F_Pos
è

	)

4138 
	#TIM_CCMR1_IC1F
 
TIM_CCMR1_IC1F_Msk


	)

4139 
	#TIM_CCMR1_IC1F_0
 (0x1U << 
TIM_CCMR1_IC1F_Pos
è

	)

4140 
	#TIM_CCMR1_IC1F_1
 (0x2U << 
TIM_CCMR1_IC1F_Pos
è

	)

4141 
	#TIM_CCMR1_IC1F_2
 (0x4U << 
TIM_CCMR1_IC1F_Pos
è

	)

4142 
	#TIM_CCMR1_IC1F_3
 (0x8U << 
TIM_CCMR1_IC1F_Pos
è

	)

4144 
	#TIM_CCMR1_IC2PSC_Pos
 (10U)

	)

4145 
	#TIM_CCMR1_IC2PSC_Msk
 (0x3U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4146 
	#TIM_CCMR1_IC2PSC
 
TIM_CCMR1_IC2PSC_Msk


	)

4147 
	#TIM_CCMR1_IC2PSC_0
 (0x1U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4148 
	#TIM_CCMR1_IC2PSC_1
 (0x2U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4150 
	#TIM_CCMR1_IC2F_Pos
 (12U)

	)

4151 
	#TIM_CCMR1_IC2F_Msk
 (0xFU << 
TIM_CCMR1_IC2F_Pos
è

	)

4152 
	#TIM_CCMR1_IC2F
 
TIM_CCMR1_IC2F_Msk


	)

4153 
	#TIM_CCMR1_IC2F_0
 (0x1U << 
TIM_CCMR1_IC2F_Pos
è

	)

4154 
	#TIM_CCMR1_IC2F_1
 (0x2U << 
TIM_CCMR1_IC2F_Pos
è

	)

4155 
	#TIM_CCMR1_IC2F_2
 (0x4U << 
TIM_CCMR1_IC2F_Pos
è

	)

4156 
	#TIM_CCMR1_IC2F_3
 (0x8U << 
TIM_CCMR1_IC2F_Pos
è

	)

4159 
	#TIM_CCMR2_CC3S_Pos
 (0U)

	)

4160 
	#TIM_CCMR2_CC3S_Msk
 (0x3U << 
TIM_CCMR2_CC3S_Pos
è

	)

4161 
	#TIM_CCMR2_CC3S
 
TIM_CCMR2_CC3S_Msk


	)

4162 
	#TIM_CCMR2_CC3S_0
 (0x1U << 
TIM_CCMR2_CC3S_Pos
è

	)

4163 
	#TIM_CCMR2_CC3S_1
 (0x2U << 
TIM_CCMR2_CC3S_Pos
è

	)

4165 
	#TIM_CCMR2_OC3FE_Pos
 (2U)

	)

4166 
	#TIM_CCMR2_OC3FE_Msk
 (0x1U << 
TIM_CCMR2_OC3FE_Pos
è

	)

4167 
	#TIM_CCMR2_OC3FE
 
TIM_CCMR2_OC3FE_Msk


	)

4168 
	#TIM_CCMR2_OC3PE_Pos
 (3U)

	)

4169 
	#TIM_CCMR2_OC3PE_Msk
 (0x1U << 
TIM_CCMR2_OC3PE_Pos
è

	)

4170 
	#TIM_CCMR2_OC3PE
 
TIM_CCMR2_OC3PE_Msk


	)

4172 
	#TIM_CCMR2_OC3M_Pos
 (4U)

	)

4173 
	#TIM_CCMR2_OC3M_Msk
 (0x7U << 
TIM_CCMR2_OC3M_Pos
è

	)

4174 
	#TIM_CCMR2_OC3M
 
TIM_CCMR2_OC3M_Msk


	)

4175 
	#TIM_CCMR2_OC3M_0
 (0x1U << 
TIM_CCMR2_OC3M_Pos
è

	)

4176 
	#TIM_CCMR2_OC3M_1
 (0x2U << 
TIM_CCMR2_OC3M_Pos
è

	)

4177 
	#TIM_CCMR2_OC3M_2
 (0x4U << 
TIM_CCMR2_OC3M_Pos
è

	)

4179 
	#TIM_CCMR2_OC3CE_Pos
 (7U)

	)

4180 
	#TIM_CCMR2_OC3CE_Msk
 (0x1U << 
TIM_CCMR2_OC3CE_Pos
è

	)

4181 
	#TIM_CCMR2_OC3CE
 
TIM_CCMR2_OC3CE_Msk


	)

4183 
	#TIM_CCMR2_CC4S_Pos
 (8U)

	)

4184 
	#TIM_CCMR2_CC4S_Msk
 (0x3U << 
TIM_CCMR2_CC4S_Pos
è

	)

4185 
	#TIM_CCMR2_CC4S
 
TIM_CCMR2_CC4S_Msk


	)

4186 
	#TIM_CCMR2_CC4S_0
 (0x1U << 
TIM_CCMR2_CC4S_Pos
è

	)

4187 
	#TIM_CCMR2_CC4S_1
 (0x2U << 
TIM_CCMR2_CC4S_Pos
è

	)

4189 
	#TIM_CCMR2_OC4FE_Pos
 (10U)

	)

4190 
	#TIM_CCMR2_OC4FE_Msk
 (0x1U << 
TIM_CCMR2_OC4FE_Pos
è

	)

4191 
	#TIM_CCMR2_OC4FE
 
TIM_CCMR2_OC4FE_Msk


	)

4192 
	#TIM_CCMR2_OC4PE_Pos
 (11U)

	)

4193 
	#TIM_CCMR2_OC4PE_Msk
 (0x1U << 
TIM_CCMR2_OC4PE_Pos
è

	)

4194 
	#TIM_CCMR2_OC4PE
 
TIM_CCMR2_OC4PE_Msk


	)

4196 
	#TIM_CCMR2_OC4M_Pos
 (12U)

	)

4197 
	#TIM_CCMR2_OC4M_Msk
 (0x7U << 
TIM_CCMR2_OC4M_Pos
è

	)

4198 
	#TIM_CCMR2_OC4M
 
TIM_CCMR2_OC4M_Msk


	)

4199 
	#TIM_CCMR2_OC4M_0
 (0x1U << 
TIM_CCMR2_OC4M_Pos
è

	)

4200 
	#TIM_CCMR2_OC4M_1
 (0x2U << 
TIM_CCMR2_OC4M_Pos
è

	)

4201 
	#TIM_CCMR2_OC4M_2
 (0x4U << 
TIM_CCMR2_OC4M_Pos
è

	)

4203 
	#TIM_CCMR2_OC4CE_Pos
 (15U)

	)

4204 
	#TIM_CCMR2_OC4CE_Msk
 (0x1U << 
TIM_CCMR2_OC4CE_Pos
è

	)

4205 
	#TIM_CCMR2_OC4CE
 
TIM_CCMR2_OC4CE_Msk


	)

4209 
	#TIM_CCMR2_IC3PSC_Pos
 (2U)

	)

4210 
	#TIM_CCMR2_IC3PSC_Msk
 (0x3U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4211 
	#TIM_CCMR2_IC3PSC
 
TIM_CCMR2_IC3PSC_Msk


	)

4212 
	#TIM_CCMR2_IC3PSC_0
 (0x1U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4213 
	#TIM_CCMR2_IC3PSC_1
 (0x2U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4215 
	#TIM_CCMR2_IC3F_Pos
 (4U)

	)

4216 
	#TIM_CCMR2_IC3F_Msk
 (0xFU << 
TIM_CCMR2_IC3F_Pos
è

	)

4217 
	#TIM_CCMR2_IC3F
 
TIM_CCMR2_IC3F_Msk


	)

4218 
	#TIM_CCMR2_IC3F_0
 (0x1U << 
TIM_CCMR2_IC3F_Pos
è

	)

4219 
	#TIM_CCMR2_IC3F_1
 (0x2U << 
TIM_CCMR2_IC3F_Pos
è

	)

4220 
	#TIM_CCMR2_IC3F_2
 (0x4U << 
TIM_CCMR2_IC3F_Pos
è

	)

4221 
	#TIM_CCMR2_IC3F_3
 (0x8U << 
TIM_CCMR2_IC3F_Pos
è

	)

4223 
	#TIM_CCMR2_IC4PSC_Pos
 (10U)

	)

4224 
	#TIM_CCMR2_IC4PSC_Msk
 (0x3U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4225 
	#TIM_CCMR2_IC4PSC
 
TIM_CCMR2_IC4PSC_Msk


	)

4226 
	#TIM_CCMR2_IC4PSC_0
 (0x1U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4227 
	#TIM_CCMR2_IC4PSC_1
 (0x2U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4229 
	#TIM_CCMR2_IC4F_Pos
 (12U)

	)

4230 
	#TIM_CCMR2_IC4F_Msk
 (0xFU << 
TIM_CCMR2_IC4F_Pos
è

	)

4231 
	#TIM_CCMR2_IC4F
 
TIM_CCMR2_IC4F_Msk


	)

4232 
	#TIM_CCMR2_IC4F_0
 (0x1U << 
TIM_CCMR2_IC4F_Pos
è

	)

4233 
	#TIM_CCMR2_IC4F_1
 (0x2U << 
TIM_CCMR2_IC4F_Pos
è

	)

4234 
	#TIM_CCMR2_IC4F_2
 (0x4U << 
TIM_CCMR2_IC4F_Pos
è

	)

4235 
	#TIM_CCMR2_IC4F_3
 (0x8U << 
TIM_CCMR2_IC4F_Pos
è

	)

4238 
	#TIM_CCER_CC1E_Pos
 (0U)

	)

4239 
	#TIM_CCER_CC1E_Msk
 (0x1U << 
TIM_CCER_CC1E_Pos
è

	)

4240 
	#TIM_CCER_CC1E
 
TIM_CCER_CC1E_Msk


	)

4241 
	#TIM_CCER_CC1P_Pos
 (1U)

	)

4242 
	#TIM_CCER_CC1P_Msk
 (0x1U << 
TIM_CCER_CC1P_Pos
è

	)

4243 
	#TIM_CCER_CC1P
 
TIM_CCER_CC1P_Msk


	)

4244 
	#TIM_CCER_CC1NE_Pos
 (2U)

	)

4245 
	#TIM_CCER_CC1NE_Msk
 (0x1U << 
TIM_CCER_CC1NE_Pos
è

	)

4246 
	#TIM_CCER_CC1NE
 
TIM_CCER_CC1NE_Msk


	)

4247 
	#TIM_CCER_CC1NP_Pos
 (3U)

	)

4248 
	#TIM_CCER_CC1NP_Msk
 (0x1U << 
TIM_CCER_CC1NP_Pos
è

	)

4249 
	#TIM_CCER_CC1NP
 
TIM_CCER_CC1NP_Msk


	)

4250 
	#TIM_CCER_CC2E_Pos
 (4U)

	)

4251 
	#TIM_CCER_CC2E_Msk
 (0x1U << 
TIM_CCER_CC2E_Pos
è

	)

4252 
	#TIM_CCER_CC2E
 
TIM_CCER_CC2E_Msk


	)

4253 
	#TIM_CCER_CC2P_Pos
 (5U)

	)

4254 
	#TIM_CCER_CC2P_Msk
 (0x1U << 
TIM_CCER_CC2P_Pos
è

	)

4255 
	#TIM_CCER_CC2P
 
TIM_CCER_CC2P_Msk


	)

4256 
	#TIM_CCER_CC2NE_Pos
 (6U)

	)

4257 
	#TIM_CCER_CC2NE_Msk
 (0x1U << 
TIM_CCER_CC2NE_Pos
è

	)

4258 
	#TIM_CCER_CC2NE
 
TIM_CCER_CC2NE_Msk


	)

4259 
	#TIM_CCER_CC2NP_Pos
 (7U)

	)

4260 
	#TIM_CCER_CC2NP_Msk
 (0x1U << 
TIM_CCER_CC2NP_Pos
è

	)

4261 
	#TIM_CCER_CC2NP
 
TIM_CCER_CC2NP_Msk


	)

4262 
	#TIM_CCER_CC3E_Pos
 (8U)

	)

4263 
	#TIM_CCER_CC3E_Msk
 (0x1U << 
TIM_CCER_CC3E_Pos
è

	)

4264 
	#TIM_CCER_CC3E
 
TIM_CCER_CC3E_Msk


	)

4265 
	#TIM_CCER_CC3P_Pos
 (9U)

	)

4266 
	#TIM_CCER_CC3P_Msk
 (0x1U << 
TIM_CCER_CC3P_Pos
è

	)

4267 
	#TIM_CCER_CC3P
 
TIM_CCER_CC3P_Msk


	)

4268 
	#TIM_CCER_CC3NE_Pos
 (10U)

	)

4269 
	#TIM_CCER_CC3NE_Msk
 (0x1U << 
TIM_CCER_CC3NE_Pos
è

	)

4270 
	#TIM_CCER_CC3NE
 
TIM_CCER_CC3NE_Msk


	)

4271 
	#TIM_CCER_CC3NP_Pos
 (11U)

	)

4272 
	#TIM_CCER_CC3NP_Msk
 (0x1U << 
TIM_CCER_CC3NP_Pos
è

	)

4273 
	#TIM_CCER_CC3NP
 
TIM_CCER_CC3NP_Msk


	)

4274 
	#TIM_CCER_CC4E_Pos
 (12U)

	)

4275 
	#TIM_CCER_CC4E_Msk
 (0x1U << 
TIM_CCER_CC4E_Pos
è

	)

4276 
	#TIM_CCER_CC4E
 
TIM_CCER_CC4E_Msk


	)

4277 
	#TIM_CCER_CC4P_Pos
 (13U)

	)

4278 
	#TIM_CCER_CC4P_Msk
 (0x1U << 
TIM_CCER_CC4P_Pos
è

	)

4279 
	#TIM_CCER_CC4P
 
TIM_CCER_CC4P_Msk


	)

4282 
	#TIM_CNT_CNT_Pos
 (0U)

	)

4283 
	#TIM_CNT_CNT_Msk
 (0xFFFFFFFFU << 
TIM_CNT_CNT_Pos
è

	)

4284 
	#TIM_CNT_CNT
 
TIM_CNT_CNT_Msk


	)

4287 
	#TIM_PSC_PSC_Pos
 (0U)

	)

4288 
	#TIM_PSC_PSC_Msk
 (0xFFFFU << 
TIM_PSC_PSC_Pos
è

	)

4289 
	#TIM_PSC_PSC
 
TIM_PSC_PSC_Msk


	)

4292 
	#TIM_ARR_ARR_Pos
 (0U)

	)

4293 
	#TIM_ARR_ARR_Msk
 (0xFFFFFFFFU << 
TIM_ARR_ARR_Pos
è

	)

4294 
	#TIM_ARR_ARR
 
TIM_ARR_ARR_Msk


	)

4297 
	#TIM_RCR_REP_Pos
 (0U)

	)

4298 
	#TIM_RCR_REP_Msk
 (0xFFU << 
TIM_RCR_REP_Pos
è

	)

4299 
	#TIM_RCR_REP
 
TIM_RCR_REP_Msk


	)

4302 
	#TIM_CCR1_CCR1_Pos
 (0U)

	)

4303 
	#TIM_CCR1_CCR1_Msk
 (0xFFFFU << 
TIM_CCR1_CCR1_Pos
è

	)

4304 
	#TIM_CCR1_CCR1
 
TIM_CCR1_CCR1_Msk


	)

4307 
	#TIM_CCR2_CCR2_Pos
 (0U)

	)

4308 
	#TIM_CCR2_CCR2_Msk
 (0xFFFFU << 
TIM_CCR2_CCR2_Pos
è

	)

4309 
	#TIM_CCR2_CCR2
 
TIM_CCR2_CCR2_Msk


	)

4312 
	#TIM_CCR3_CCR3_Pos
 (0U)

	)

4313 
	#TIM_CCR3_CCR3_Msk
 (0xFFFFU << 
TIM_CCR3_CCR3_Pos
è

	)

4314 
	#TIM_CCR3_CCR3
 
TIM_CCR3_CCR3_Msk


	)

4317 
	#TIM_CCR4_CCR4_Pos
 (0U)

	)

4318 
	#TIM_CCR4_CCR4_Msk
 (0xFFFFU << 
TIM_CCR4_CCR4_Pos
è

	)

4319 
	#TIM_CCR4_CCR4
 
TIM_CCR4_CCR4_Msk


	)

4322 
	#TIM_BDTR_DTG_Pos
 (0U)

	)

4323 
	#TIM_BDTR_DTG_Msk
 (0xFFU << 
TIM_BDTR_DTG_Pos
è

	)

4324 
	#TIM_BDTR_DTG
 
TIM_BDTR_DTG_Msk


	)

4325 
	#TIM_BDTR_DTG_0
 (0x01U << 
TIM_BDTR_DTG_Pos
è

	)

4326 
	#TIM_BDTR_DTG_1
 (0x02U << 
TIM_BDTR_DTG_Pos
è

	)

4327 
	#TIM_BDTR_DTG_2
 (0x04U << 
TIM_BDTR_DTG_Pos
è

	)

4328 
	#TIM_BDTR_DTG_3
 (0x08U << 
TIM_BDTR_DTG_Pos
è

	)

4329 
	#TIM_BDTR_DTG_4
 (0x10U << 
TIM_BDTR_DTG_Pos
è

	)

4330 
	#TIM_BDTR_DTG_5
 (0x20U << 
TIM_BDTR_DTG_Pos
è

	)

4331 
	#TIM_BDTR_DTG_6
 (0x40U << 
TIM_BDTR_DTG_Pos
è

	)

4332 
	#TIM_BDTR_DTG_7
 (0x80U << 
TIM_BDTR_DTG_Pos
è

	)

4334 
	#TIM_BDTR_LOCK_Pos
 (8U)

	)

4335 
	#TIM_BDTR_LOCK_Msk
 (0x3U << 
TIM_BDTR_LOCK_Pos
è

	)

4336 
	#TIM_BDTR_LOCK
 
TIM_BDTR_LOCK_Msk


	)

4337 
	#TIM_BDTR_LOCK_0
 (0x1U << 
TIM_BDTR_LOCK_Pos
è

	)

4338 
	#TIM_BDTR_LOCK_1
 (0x2U << 
TIM_BDTR_LOCK_Pos
è

	)

4340 
	#TIM_BDTR_OSSI_Pos
 (10U)

	)

4341 
	#TIM_BDTR_OSSI_Msk
 (0x1U << 
TIM_BDTR_OSSI_Pos
è

	)

4342 
	#TIM_BDTR_OSSI
 
TIM_BDTR_OSSI_Msk


	)

4343 
	#TIM_BDTR_OSSR_Pos
 (11U)

	)

4344 
	#TIM_BDTR_OSSR_Msk
 (0x1U << 
TIM_BDTR_OSSR_Pos
è

	)

4345 
	#TIM_BDTR_OSSR
 
TIM_BDTR_OSSR_Msk


	)

4346 
	#TIM_BDTR_BKE_Pos
 (12U)

	)

4347 
	#TIM_BDTR_BKE_Msk
 (0x1U << 
TIM_BDTR_BKE_Pos
è

	)

4348 
	#TIM_BDTR_BKE
 
TIM_BDTR_BKE_Msk


	)

4349 
	#TIM_BDTR_BKP_Pos
 (13U)

	)

4350 
	#TIM_BDTR_BKP_Msk
 (0x1U << 
TIM_BDTR_BKP_Pos
è

	)

4351 
	#TIM_BDTR_BKP
 
TIM_BDTR_BKP_Msk


	)

4352 
	#TIM_BDTR_AOE_Pos
 (14U)

	)

4353 
	#TIM_BDTR_AOE_Msk
 (0x1U << 
TIM_BDTR_AOE_Pos
è

	)

4354 
	#TIM_BDTR_AOE
 
TIM_BDTR_AOE_Msk


	)

4355 
	#TIM_BDTR_MOE_Pos
 (15U)

	)

4356 
	#TIM_BDTR_MOE_Msk
 (0x1U << 
TIM_BDTR_MOE_Pos
è

	)

4357 
	#TIM_BDTR_MOE
 
TIM_BDTR_MOE_Msk


	)

4360 
	#TIM_DCR_DBA_Pos
 (0U)

	)

4361 
	#TIM_DCR_DBA_Msk
 (0x1FU << 
TIM_DCR_DBA_Pos
è

	)

4362 
	#TIM_DCR_DBA
 
TIM_DCR_DBA_Msk


	)

4363 
	#TIM_DCR_DBA_0
 (0x01U << 
TIM_DCR_DBA_Pos
è

	)

4364 
	#TIM_DCR_DBA_1
 (0x02U << 
TIM_DCR_DBA_Pos
è

	)

4365 
	#TIM_DCR_DBA_2
 (0x04U << 
TIM_DCR_DBA_Pos
è

	)

4366 
	#TIM_DCR_DBA_3
 (0x08U << 
TIM_DCR_DBA_Pos
è

	)

4367 
	#TIM_DCR_DBA_4
 (0x10U << 
TIM_DCR_DBA_Pos
è

	)

4369 
	#TIM_DCR_DBL_Pos
 (8U)

	)

4370 
	#TIM_DCR_DBL_Msk
 (0x1FU << 
TIM_DCR_DBL_Pos
è

	)

4371 
	#TIM_DCR_DBL
 
TIM_DCR_DBL_Msk


	)

4372 
	#TIM_DCR_DBL_0
 (0x01U << 
TIM_DCR_DBL_Pos
è

	)

4373 
	#TIM_DCR_DBL_1
 (0x02U << 
TIM_DCR_DBL_Pos
è

	)

4374 
	#TIM_DCR_DBL_2
 (0x04U << 
TIM_DCR_DBL_Pos
è

	)

4375 
	#TIM_DCR_DBL_3
 (0x08U << 
TIM_DCR_DBL_Pos
è

	)

4376 
	#TIM_DCR_DBL_4
 (0x10U << 
TIM_DCR_DBL_Pos
è

	)

4379 
	#TIM_DMAR_DMAB_Pos
 (0U)

	)

4380 
	#TIM_DMAR_DMAB_Msk
 (0xFFFFU << 
TIM_DMAR_DMAB_Pos
è

	)

4381 
	#TIM_DMAR_DMAB
 
TIM_DMAR_DMAB_Msk


	)

4390 
	#RTC_CRH_SECIE_Pos
 (0U)

	)

4391 
	#RTC_CRH_SECIE_Msk
 (0x1U << 
RTC_CRH_SECIE_Pos
è

	)

4392 
	#RTC_CRH_SECIE
 
RTC_CRH_SECIE_Msk


	)

4393 
	#RTC_CRH_ALRIE_Pos
 (1U)

	)

4394 
	#RTC_CRH_ALRIE_Msk
 (0x1U << 
RTC_CRH_ALRIE_Pos
è

	)

4395 
	#RTC_CRH_ALRIE
 
RTC_CRH_ALRIE_Msk


	)

4396 
	#RTC_CRH_OWIE_Pos
 (2U)

	)

4397 
	#RTC_CRH_OWIE_Msk
 (0x1U << 
RTC_CRH_OWIE_Pos
è

	)

4398 
	#RTC_CRH_OWIE
 
RTC_CRH_OWIE_Msk


	)

4401 
	#RTC_CRL_SECF_Pos
 (0U)

	)

4402 
	#RTC_CRL_SECF_Msk
 (0x1U << 
RTC_CRL_SECF_Pos
è

	)

4403 
	#RTC_CRL_SECF
 
RTC_CRL_SECF_Msk


	)

4404 
	#RTC_CRL_ALRF_Pos
 (1U)

	)

4405 
	#RTC_CRL_ALRF_Msk
 (0x1U << 
RTC_CRL_ALRF_Pos
è

	)

4406 
	#RTC_CRL_ALRF
 
RTC_CRL_ALRF_Msk


	)

4407 
	#RTC_CRL_OWF_Pos
 (2U)

	)

4408 
	#RTC_CRL_OWF_Msk
 (0x1U << 
RTC_CRL_OWF_Pos
è

	)

4409 
	#RTC_CRL_OWF
 
RTC_CRL_OWF_Msk


	)

4410 
	#RTC_CRL_RSF_Pos
 (3U)

	)

4411 
	#RTC_CRL_RSF_Msk
 (0x1U << 
RTC_CRL_RSF_Pos
è

	)

4412 
	#RTC_CRL_RSF
 
RTC_CRL_RSF_Msk


	)

4413 
	#RTC_CRL_CNF_Pos
 (4U)

	)

4414 
	#RTC_CRL_CNF_Msk
 (0x1U << 
RTC_CRL_CNF_Pos
è

	)

4415 
	#RTC_CRL_CNF
 
RTC_CRL_CNF_Msk


	)

4416 
	#RTC_CRL_RTOFF_Pos
 (5U)

	)

4417 
	#RTC_CRL_RTOFF_Msk
 (0x1U << 
RTC_CRL_RTOFF_Pos
è

	)

4418 
	#RTC_CRL_RTOFF
 
RTC_CRL_RTOFF_Msk


	)

4421 
	#RTC_PRLH_PRL_Pos
 (0U)

	)

4422 
	#RTC_PRLH_PRL_Msk
 (0xFU << 
RTC_PRLH_PRL_Pos
è

	)

4423 
	#RTC_PRLH_PRL
 
RTC_PRLH_PRL_Msk


	)

4426 
	#RTC_PRLL_PRL_Pos
 (0U)

	)

4427 
	#RTC_PRLL_PRL_Msk
 (0xFFFFU << 
RTC_PRLL_PRL_Pos
è

	)

4428 
	#RTC_PRLL_PRL
 
RTC_PRLL_PRL_Msk


	)

4431 
	#RTC_DIVH_RTC_DIV_Pos
 (0U)

	)

4432 
	#RTC_DIVH_RTC_DIV_Msk
 (0xFU << 
RTC_DIVH_RTC_DIV_Pos
è

	)

4433 
	#RTC_DIVH_RTC_DIV
 
RTC_DIVH_RTC_DIV_Msk


	)

4436 
	#RTC_DIVL_RTC_DIV_Pos
 (0U)

	)

4437 
	#RTC_DIVL_RTC_DIV_Msk
 (0xFFFFU << 
RTC_DIVL_RTC_DIV_Pos
è

	)

4438 
	#RTC_DIVL_RTC_DIV
 
RTC_DIVL_RTC_DIV_Msk


	)

4441 
	#RTC_CNTH_RTC_CNT_Pos
 (0U)

	)

4442 
	#RTC_CNTH_RTC_CNT_Msk
 (0xFFFFU << 
RTC_CNTH_RTC_CNT_Pos
è

	)

4443 
	#RTC_CNTH_RTC_CNT
 
RTC_CNTH_RTC_CNT_Msk


	)

4446 
	#RTC_CNTL_RTC_CNT_Pos
 (0U)

	)

4447 
	#RTC_CNTL_RTC_CNT_Msk
 (0xFFFFU << 
RTC_CNTL_RTC_CNT_Pos
è

	)

4448 
	#RTC_CNTL_RTC_CNT
 
RTC_CNTL_RTC_CNT_Msk


	)

4451 
	#RTC_ALRH_RTC_ALR_Pos
 (0U)

	)

4452 
	#RTC_ALRH_RTC_ALR_Msk
 (0xFFFFU << 
RTC_ALRH_RTC_ALR_Pos
è

	)

4453 
	#RTC_ALRH_RTC_ALR
 
RTC_ALRH_RTC_ALR_Msk


	)

4456 
	#RTC_ALRL_RTC_ALR_Pos
 (0U)

	)

4457 
	#RTC_ALRL_RTC_ALR_Msk
 (0xFFFFU << 
RTC_ALRL_RTC_ALR_Pos
è

	)

4458 
	#RTC_ALRL_RTC_ALR
 
RTC_ALRL_RTC_ALR_Msk


	)

4467 
	#IWDG_KR_KEY_Pos
 (0U)

	)

4468 
	#IWDG_KR_KEY_Msk
 (0xFFFFU << 
IWDG_KR_KEY_Pos
è

	)

4469 
	#IWDG_KR_KEY
 
IWDG_KR_KEY_Msk


	)

4472 
	#IWDG_PR_PR_Pos
 (0U)

	)

4473 
	#IWDG_PR_PR_Msk
 (0x7U << 
IWDG_PR_PR_Pos
è

	)

4474 
	#IWDG_PR_PR
 
IWDG_PR_PR_Msk


	)

4475 
	#IWDG_PR_PR_0
 (0x1U << 
IWDG_PR_PR_Pos
è

	)

4476 
	#IWDG_PR_PR_1
 (0x2U << 
IWDG_PR_PR_Pos
è

	)

4477 
	#IWDG_PR_PR_2
 (0x4U << 
IWDG_PR_PR_Pos
è

	)

4480 
	#IWDG_RLR_RL_Pos
 (0U)

	)

4481 
	#IWDG_RLR_RL_Msk
 (0xFFFU << 
IWDG_RLR_RL_Pos
è

	)

4482 
	#IWDG_RLR_RL
 
IWDG_RLR_RL_Msk


	)

4485 
	#IWDG_SR_PVU_Pos
 (0U)

	)

4486 
	#IWDG_SR_PVU_Msk
 (0x1U << 
IWDG_SR_PVU_Pos
è

	)

4487 
	#IWDG_SR_PVU
 
IWDG_SR_PVU_Msk


	)

4488 
	#IWDG_SR_RVU_Pos
 (1U)

	)

4489 
	#IWDG_SR_RVU_Msk
 (0x1U << 
IWDG_SR_RVU_Pos
è

	)

4490 
	#IWDG_SR_RVU
 
IWDG_SR_RVU_Msk


	)

4499 
	#WWDG_CR_T_Pos
 (0U)

	)

4500 
	#WWDG_CR_T_Msk
 (0x7FU << 
WWDG_CR_T_Pos
è

	)

4501 
	#WWDG_CR_T
 
WWDG_CR_T_Msk


	)

4502 
	#WWDG_CR_T_0
 (0x01U << 
WWDG_CR_T_Pos
è

	)

4503 
	#WWDG_CR_T_1
 (0x02U << 
WWDG_CR_T_Pos
è

	)

4504 
	#WWDG_CR_T_2
 (0x04U << 
WWDG_CR_T_Pos
è

	)

4505 
	#WWDG_CR_T_3
 (0x08U << 
WWDG_CR_T_Pos
è

	)

4506 
	#WWDG_CR_T_4
 (0x10U << 
WWDG_CR_T_Pos
è

	)

4507 
	#WWDG_CR_T_5
 (0x20U << 
WWDG_CR_T_Pos
è

	)

4508 
	#WWDG_CR_T_6
 (0x40U << 
WWDG_CR_T_Pos
è

	)

4511 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

4512 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

4513 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

4514 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

4515 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

4516 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

4517 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

4519 
	#WWDG_CR_WDGA_Pos
 (7U)

	)

4520 
	#WWDG_CR_WDGA_Msk
 (0x1U << 
WWDG_CR_WDGA_Pos
è

	)

4521 
	#WWDG_CR_WDGA
 
WWDG_CR_WDGA_Msk


	)

4524 
	#WWDG_CFR_W_Pos
 (0U)

	)

4525 
	#WWDG_CFR_W_Msk
 (0x7FU << 
WWDG_CFR_W_Pos
è

	)

4526 
	#WWDG_CFR_W
 
WWDG_CFR_W_Msk


	)

4527 
	#WWDG_CFR_W_0
 (0x01U << 
WWDG_CFR_W_Pos
è

	)

4528 
	#WWDG_CFR_W_1
 (0x02U << 
WWDG_CFR_W_Pos
è

	)

4529 
	#WWDG_CFR_W_2
 (0x04U << 
WWDG_CFR_W_Pos
è

	)

4530 
	#WWDG_CFR_W_3
 (0x08U << 
WWDG_CFR_W_Pos
è

	)

4531 
	#WWDG_CFR_W_4
 (0x10U << 
WWDG_CFR_W_Pos
è

	)

4532 
	#WWDG_CFR_W_5
 (0x20U << 
WWDG_CFR_W_Pos
è

	)

4533 
	#WWDG_CFR_W_6
 (0x40U << 
WWDG_CFR_W_Pos
è

	)

4536 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

4537 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

4538 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

4539 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

4540 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

4541 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

4542 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

4544 
	#WWDG_CFR_WDGTB_Pos
 (7U)

	)

4545 
	#WWDG_CFR_WDGTB_Msk
 (0x3U << 
WWDG_CFR_WDGTB_Pos
è

	)

4546 
	#WWDG_CFR_WDGTB
 
WWDG_CFR_WDGTB_Msk


	)

4547 
	#WWDG_CFR_WDGTB_0
 (0x1U << 
WWDG_CFR_WDGTB_Pos
è

	)

4548 
	#WWDG_CFR_WDGTB_1
 (0x2U << 
WWDG_CFR_WDGTB_Pos
è

	)

4551 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

4552 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

4554 
	#WWDG_CFR_EWI_Pos
 (9U)

	)

4555 
	#WWDG_CFR_EWI_Msk
 (0x1U << 
WWDG_CFR_EWI_Pos
è

	)

4556 
	#WWDG_CFR_EWI
 
WWDG_CFR_EWI_Msk


	)

4559 
	#WWDG_SR_EWIF_Pos
 (0U)

	)

4560 
	#WWDG_SR_EWIF_Msk
 (0x1U << 
WWDG_SR_EWIF_Pos
è

	)

4561 
	#WWDG_SR_EWIF
 
WWDG_SR_EWIF_Msk


	)

4571 
	#SDIO_POWER_PWRCTRL_Pos
 (0U)

	)

4572 
	#SDIO_POWER_PWRCTRL_Msk
 (0x3U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

4573 
	#SDIO_POWER_PWRCTRL
 
SDIO_POWER_PWRCTRL_Msk


	)

4574 
	#SDIO_POWER_PWRCTRL_0
 (0x1U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

4575 
	#SDIO_POWER_PWRCTRL_1
 (0x2U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

4578 
	#SDIO_CLKCR_CLKDIV_Pos
 (0U)

	)

4579 
	#SDIO_CLKCR_CLKDIV_Msk
 (0xFFU << 
SDIO_CLKCR_CLKDIV_Pos
è

	)

4580 
	#SDIO_CLKCR_CLKDIV
 
SDIO_CLKCR_CLKDIV_Msk


	)

4581 
	#SDIO_CLKCR_CLKEN_Pos
 (8U)

	)

4582 
	#SDIO_CLKCR_CLKEN_Msk
 (0x1U << 
SDIO_CLKCR_CLKEN_Pos
è

	)

4583 
	#SDIO_CLKCR_CLKEN
 
SDIO_CLKCR_CLKEN_Msk


	)

4584 
	#SDIO_CLKCR_PWRSAV_Pos
 (9U)

	)

4585 
	#SDIO_CLKCR_PWRSAV_Msk
 (0x1U << 
SDIO_CLKCR_PWRSAV_Pos
è

	)

4586 
	#SDIO_CLKCR_PWRSAV
 
SDIO_CLKCR_PWRSAV_Msk


	)

4587 
	#SDIO_CLKCR_BYPASS_Pos
 (10U)

	)

4588 
	#SDIO_CLKCR_BYPASS_Msk
 (0x1U << 
SDIO_CLKCR_BYPASS_Pos
è

	)

4589 
	#SDIO_CLKCR_BYPASS
 
SDIO_CLKCR_BYPASS_Msk


	)

4591 
	#SDIO_CLKCR_WIDBUS_Pos
 (11U)

	)

4592 
	#SDIO_CLKCR_WIDBUS_Msk
 (0x3U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

4593 
	#SDIO_CLKCR_WIDBUS
 
SDIO_CLKCR_WIDBUS_Msk


	)

4594 
	#SDIO_CLKCR_WIDBUS_0
 (0x1U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

4595 
	#SDIO_CLKCR_WIDBUS_1
 (0x2U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

4597 
	#SDIO_CLKCR_NEGEDGE_Pos
 (13U)

	)

4598 
	#SDIO_CLKCR_NEGEDGE_Msk
 (0x1U << 
SDIO_CLKCR_NEGEDGE_Pos
è

	)

4599 
	#SDIO_CLKCR_NEGEDGE
 
SDIO_CLKCR_NEGEDGE_Msk


	)

4600 
	#SDIO_CLKCR_HWFC_EN_Pos
 (14U)

	)

4601 
	#SDIO_CLKCR_HWFC_EN_Msk
 (0x1U << 
SDIO_CLKCR_HWFC_EN_Pos
è

	)

4602 
	#SDIO_CLKCR_HWFC_EN
 
SDIO_CLKCR_HWFC_EN_Msk


	)

4605 
	#SDIO_ARG_CMDARG_Pos
 (0U)

	)

4606 
	#SDIO_ARG_CMDARG_Msk
 (0xFFFFFFFFU << 
SDIO_ARG_CMDARG_Pos
è

	)

4607 
	#SDIO_ARG_CMDARG
 
SDIO_ARG_CMDARG_Msk


	)

4610 
	#SDIO_CMD_CMDINDEX_Pos
 (0U)

	)

4611 
	#SDIO_CMD_CMDINDEX_Msk
 (0x3FU << 
SDIO_CMD_CMDINDEX_Pos
è

	)

4612 
	#SDIO_CMD_CMDINDEX
 
SDIO_CMD_CMDINDEX_Msk


	)

4614 
	#SDIO_CMD_WAITRESP_Pos
 (6U)

	)

4615 
	#SDIO_CMD_WAITRESP_Msk
 (0x3U << 
SDIO_CMD_WAITRESP_Pos
è

	)

4616 
	#SDIO_CMD_WAITRESP
 
SDIO_CMD_WAITRESP_Msk


	)

4617 
	#SDIO_CMD_WAITRESP_0
 (0x1U << 
SDIO_CMD_WAITRESP_Pos
è

	)

4618 
	#SDIO_CMD_WAITRESP_1
 (0x2U << 
SDIO_CMD_WAITRESP_Pos
è

	)

4620 
	#SDIO_CMD_WAITINT_Pos
 (8U)

	)

4621 
	#SDIO_CMD_WAITINT_Msk
 (0x1U << 
SDIO_CMD_WAITINT_Pos
è

	)

4622 
	#SDIO_CMD_WAITINT
 
SDIO_CMD_WAITINT_Msk


	)

4623 
	#SDIO_CMD_WAITPEND_Pos
 (9U)

	)

4624 
	#SDIO_CMD_WAITPEND_Msk
 (0x1U << 
SDIO_CMD_WAITPEND_Pos
è

	)

4625 
	#SDIO_CMD_WAITPEND
 
SDIO_CMD_WAITPEND_Msk


	)

4626 
	#SDIO_CMD_CPSMEN_Pos
 (10U)

	)

4627 
	#SDIO_CMD_CPSMEN_Msk
 (0x1U << 
SDIO_CMD_CPSMEN_Pos
è

	)

4628 
	#SDIO_CMD_CPSMEN
 
SDIO_CMD_CPSMEN_Msk


	)

4629 
	#SDIO_CMD_SDIOSUSPEND_Pos
 (11U)

	)

4630 
	#SDIO_CMD_SDIOSUSPEND_Msk
 (0x1U << 
SDIO_CMD_SDIOSUSPEND_Pos
è

	)

4631 
	#SDIO_CMD_SDIOSUSPEND
 
SDIO_CMD_SDIOSUSPEND_Msk


	)

4632 
	#SDIO_CMD_ENCMDCOMPL_Pos
 (12U)

	)

4633 
	#SDIO_CMD_ENCMDCOMPL_Msk
 (0x1U << 
SDIO_CMD_ENCMDCOMPL_Pos
è

	)

4634 
	#SDIO_CMD_ENCMDCOMPL
 
SDIO_CMD_ENCMDCOMPL_Msk


	)

4635 
	#SDIO_CMD_NIEN_Pos
 (13U)

	)

4636 
	#SDIO_CMD_NIEN_Msk
 (0x1U << 
SDIO_CMD_NIEN_Pos
è

	)

4637 
	#SDIO_CMD_NIEN
 
SDIO_CMD_NIEN_Msk


	)

4638 
	#SDIO_CMD_CEATACMD_Pos
 (14U)

	)

4639 
	#SDIO_CMD_CEATACMD_Msk
 (0x1U << 
SDIO_CMD_CEATACMD_Pos
è

	)

4640 
	#SDIO_CMD_CEATACMD
 
SDIO_CMD_CEATACMD_Msk


	)

4643 
	#SDIO_RESPCMD_RESPCMD_Pos
 (0U)

	)

4644 
	#SDIO_RESPCMD_RESPCMD_Msk
 (0x3FU << 
SDIO_RESPCMD_RESPCMD_Pos
è

	)

4645 
	#SDIO_RESPCMD_RESPCMD
 
SDIO_RESPCMD_RESPCMD_Msk


	)

4648 
	#SDIO_RESP0_CARDSTATUS0_Pos
 (0U)

	)

4649 
	#SDIO_RESP0_CARDSTATUS0_Msk
 (0xFFFFFFFFU << 
SDIO_RESP0_CARDSTATUS0_Pos
è

	)

4650 
	#SDIO_RESP0_CARDSTATUS0
 
SDIO_RESP0_CARDSTATUS0_Msk


	)

4653 
	#SDIO_RESP1_CARDSTATUS1_Pos
 (0U)

	)

4654 
	#SDIO_RESP1_CARDSTATUS1_Msk
 (0xFFFFFFFFU << 
SDIO_RESP1_CARDSTATUS1_Pos
è

	)

4655 
	#SDIO_RESP1_CARDSTATUS1
 
SDIO_RESP1_CARDSTATUS1_Msk


	)

4658 
	#SDIO_RESP2_CARDSTATUS2_Pos
 (0U)

	)

4659 
	#SDIO_RESP2_CARDSTATUS2_Msk
 (0xFFFFFFFFU << 
SDIO_RESP2_CARDSTATUS2_Pos
è

	)

4660 
	#SDIO_RESP2_CARDSTATUS2
 
SDIO_RESP2_CARDSTATUS2_Msk


	)

4663 
	#SDIO_RESP3_CARDSTATUS3_Pos
 (0U)

	)

4664 
	#SDIO_RESP3_CARDSTATUS3_Msk
 (0xFFFFFFFFU << 
SDIO_RESP3_CARDSTATUS3_Pos
è

	)

4665 
	#SDIO_RESP3_CARDSTATUS3
 
SDIO_RESP3_CARDSTATUS3_Msk


	)

4668 
	#SDIO_RESP4_CARDSTATUS4_Pos
 (0U)

	)

4669 
	#SDIO_RESP4_CARDSTATUS4_Msk
 (0xFFFFFFFFU << 
SDIO_RESP4_CARDSTATUS4_Pos
è

	)

4670 
	#SDIO_RESP4_CARDSTATUS4
 
SDIO_RESP4_CARDSTATUS4_Msk


	)

4673 
	#SDIO_DTIMER_DATATIME_Pos
 (0U)

	)

4674 
	#SDIO_DTIMER_DATATIME_Msk
 (0xFFFFFFFFU << 
SDIO_DTIMER_DATATIME_Pos
è

	)

4675 
	#SDIO_DTIMER_DATATIME
 
SDIO_DTIMER_DATATIME_Msk


	)

4678 
	#SDIO_DLEN_DATALENGTH_Pos
 (0U)

	)

4679 
	#SDIO_DLEN_DATALENGTH_Msk
 (0x1FFFFFFU << 
SDIO_DLEN_DATALENGTH_Pos
è

	)

4680 
	#SDIO_DLEN_DATALENGTH
 
SDIO_DLEN_DATALENGTH_Msk


	)

4683 
	#SDIO_DCTRL_DTEN_Pos
 (0U)

	)

4684 
	#SDIO_DCTRL_DTEN_Msk
 (0x1U << 
SDIO_DCTRL_DTEN_Pos
è

	)

4685 
	#SDIO_DCTRL_DTEN
 
SDIO_DCTRL_DTEN_Msk


	)

4686 
	#SDIO_DCTRL_DTDIR_Pos
 (1U)

	)

4687 
	#SDIO_DCTRL_DTDIR_Msk
 (0x1U << 
SDIO_DCTRL_DTDIR_Pos
è

	)

4688 
	#SDIO_DCTRL_DTDIR
 
SDIO_DCTRL_DTDIR_Msk


	)

4689 
	#SDIO_DCTRL_DTMODE_Pos
 (2U)

	)

4690 
	#SDIO_DCTRL_DTMODE_Msk
 (0x1U << 
SDIO_DCTRL_DTMODE_Pos
è

	)

4691 
	#SDIO_DCTRL_DTMODE
 
SDIO_DCTRL_DTMODE_Msk


	)

4692 
	#SDIO_DCTRL_DMAEN_Pos
 (3U)

	)

4693 
	#SDIO_DCTRL_DMAEN_Msk
 (0x1U << 
SDIO_DCTRL_DMAEN_Pos
è

	)

4694 
	#SDIO_DCTRL_DMAEN
 
SDIO_DCTRL_DMAEN_Msk


	)

4696 
	#SDIO_DCTRL_DBLOCKSIZE_Pos
 (4U)

	)

4697 
	#SDIO_DCTRL_DBLOCKSIZE_Msk
 (0xFU << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4698 
	#SDIO_DCTRL_DBLOCKSIZE
 
SDIO_DCTRL_DBLOCKSIZE_Msk


	)

4699 
	#SDIO_DCTRL_DBLOCKSIZE_0
 (0x1U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4700 
	#SDIO_DCTRL_DBLOCKSIZE_1
 (0x2U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4701 
	#SDIO_DCTRL_DBLOCKSIZE_2
 (0x4U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4702 
	#SDIO_DCTRL_DBLOCKSIZE_3
 (0x8U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4704 
	#SDIO_DCTRL_RWSTART_Pos
 (8U)

	)

4705 
	#SDIO_DCTRL_RWSTART_Msk
 (0x1U << 
SDIO_DCTRL_RWSTART_Pos
è

	)

4706 
	#SDIO_DCTRL_RWSTART
 
SDIO_DCTRL_RWSTART_Msk


	)

4707 
	#SDIO_DCTRL_RWSTOP_Pos
 (9U)

	)

4708 
	#SDIO_DCTRL_RWSTOP_Msk
 (0x1U << 
SDIO_DCTRL_RWSTOP_Pos
è

	)

4709 
	#SDIO_DCTRL_RWSTOP
 
SDIO_DCTRL_RWSTOP_Msk


	)

4710 
	#SDIO_DCTRL_RWMOD_Pos
 (10U)

	)

4711 
	#SDIO_DCTRL_RWMOD_Msk
 (0x1U << 
SDIO_DCTRL_RWMOD_Pos
è

	)

4712 
	#SDIO_DCTRL_RWMOD
 
SDIO_DCTRL_RWMOD_Msk


	)

4713 
	#SDIO_DCTRL_SDIOEN_Pos
 (11U)

	)

4714 
	#SDIO_DCTRL_SDIOEN_Msk
 (0x1U << 
SDIO_DCTRL_SDIOEN_Pos
è

	)

4715 
	#SDIO_DCTRL_SDIOEN
 
SDIO_DCTRL_SDIOEN_Msk


	)

4718 
	#SDIO_DCOUNT_DATACOUNT_Pos
 (0U)

	)

4719 
	#SDIO_DCOUNT_DATACOUNT_Msk
 (0x1FFFFFFU << 
SDIO_DCOUNT_DATACOUNT_Pos
è

	)

4720 
	#SDIO_DCOUNT_DATACOUNT
 
SDIO_DCOUNT_DATACOUNT_Msk


	)

4723 
	#SDIO_STA_CCRCFAIL_Pos
 (0U)

	)

4724 
	#SDIO_STA_CCRCFAIL_Msk
 (0x1U << 
SDIO_STA_CCRCFAIL_Pos
è

	)

4725 
	#SDIO_STA_CCRCFAIL
 
SDIO_STA_CCRCFAIL_Msk


	)

4726 
	#SDIO_STA_DCRCFAIL_Pos
 (1U)

	)

4727 
	#SDIO_STA_DCRCFAIL_Msk
 (0x1U << 
SDIO_STA_DCRCFAIL_Pos
è

	)

4728 
	#SDIO_STA_DCRCFAIL
 
SDIO_STA_DCRCFAIL_Msk


	)

4729 
	#SDIO_STA_CTIMEOUT_Pos
 (2U)

	)

4730 
	#SDIO_STA_CTIMEOUT_Msk
 (0x1U << 
SDIO_STA_CTIMEOUT_Pos
è

	)

4731 
	#SDIO_STA_CTIMEOUT
 
SDIO_STA_CTIMEOUT_Msk


	)

4732 
	#SDIO_STA_DTIMEOUT_Pos
 (3U)

	)

4733 
	#SDIO_STA_DTIMEOUT_Msk
 (0x1U << 
SDIO_STA_DTIMEOUT_Pos
è

	)

4734 
	#SDIO_STA_DTIMEOUT
 
SDIO_STA_DTIMEOUT_Msk


	)

4735 
	#SDIO_STA_TXUNDERR_Pos
 (4U)

	)

4736 
	#SDIO_STA_TXUNDERR_Msk
 (0x1U << 
SDIO_STA_TXUNDERR_Pos
è

	)

4737 
	#SDIO_STA_TXUNDERR
 
SDIO_STA_TXUNDERR_Msk


	)

4738 
	#SDIO_STA_RXOVERR_Pos
 (5U)

	)

4739 
	#SDIO_STA_RXOVERR_Msk
 (0x1U << 
SDIO_STA_RXOVERR_Pos
è

	)

4740 
	#SDIO_STA_RXOVERR
 
SDIO_STA_RXOVERR_Msk


	)

4741 
	#SDIO_STA_CMDREND_Pos
 (6U)

	)

4742 
	#SDIO_STA_CMDREND_Msk
 (0x1U << 
SDIO_STA_CMDREND_Pos
è

	)

4743 
	#SDIO_STA_CMDREND
 
SDIO_STA_CMDREND_Msk


	)

4744 
	#SDIO_STA_CMDSENT_Pos
 (7U)

	)

4745 
	#SDIO_STA_CMDSENT_Msk
 (0x1U << 
SDIO_STA_CMDSENT_Pos
è

	)

4746 
	#SDIO_STA_CMDSENT
 
SDIO_STA_CMDSENT_Msk


	)

4747 
	#SDIO_STA_DATAEND_Pos
 (8U)

	)

4748 
	#SDIO_STA_DATAEND_Msk
 (0x1U << 
SDIO_STA_DATAEND_Pos
è

	)

4749 
	#SDIO_STA_DATAEND
 
SDIO_STA_DATAEND_Msk


	)

4750 
	#SDIO_STA_STBITERR_Pos
 (9U)

	)

4751 
	#SDIO_STA_STBITERR_Msk
 (0x1U << 
SDIO_STA_STBITERR_Pos
è

	)

4752 
	#SDIO_STA_STBITERR
 
SDIO_STA_STBITERR_Msk


	)

4753 
	#SDIO_STA_DBCKEND_Pos
 (10U)

	)

4754 
	#SDIO_STA_DBCKEND_Msk
 (0x1U << 
SDIO_STA_DBCKEND_Pos
è

	)

4755 
	#SDIO_STA_DBCKEND
 
SDIO_STA_DBCKEND_Msk


	)

4756 
	#SDIO_STA_CMDACT_Pos
 (11U)

	)

4757 
	#SDIO_STA_CMDACT_Msk
 (0x1U << 
SDIO_STA_CMDACT_Pos
è

	)

4758 
	#SDIO_STA_CMDACT
 
SDIO_STA_CMDACT_Msk


	)

4759 
	#SDIO_STA_TXACT_Pos
 (12U)

	)

4760 
	#SDIO_STA_TXACT_Msk
 (0x1U << 
SDIO_STA_TXACT_Pos
è

	)

4761 
	#SDIO_STA_TXACT
 
SDIO_STA_TXACT_Msk


	)

4762 
	#SDIO_STA_RXACT_Pos
 (13U)

	)

4763 
	#SDIO_STA_RXACT_Msk
 (0x1U << 
SDIO_STA_RXACT_Pos
è

	)

4764 
	#SDIO_STA_RXACT
 
SDIO_STA_RXACT_Msk


	)

4765 
	#SDIO_STA_TXFIFOHE_Pos
 (14U)

	)

4766 
	#SDIO_STA_TXFIFOHE_Msk
 (0x1U << 
SDIO_STA_TXFIFOHE_Pos
è

	)

4767 
	#SDIO_STA_TXFIFOHE
 
SDIO_STA_TXFIFOHE_Msk


	)

4768 
	#SDIO_STA_RXFIFOHF_Pos
 (15U)

	)

4769 
	#SDIO_STA_RXFIFOHF_Msk
 (0x1U << 
SDIO_STA_RXFIFOHF_Pos
è

	)

4770 
	#SDIO_STA_RXFIFOHF
 
SDIO_STA_RXFIFOHF_Msk


	)

4771 
	#SDIO_STA_TXFIFOF_Pos
 (16U)

	)

4772 
	#SDIO_STA_TXFIFOF_Msk
 (0x1U << 
SDIO_STA_TXFIFOF_Pos
è

	)

4773 
	#SDIO_STA_TXFIFOF
 
SDIO_STA_TXFIFOF_Msk


	)

4774 
	#SDIO_STA_RXFIFOF_Pos
 (17U)

	)

4775 
	#SDIO_STA_RXFIFOF_Msk
 (0x1U << 
SDIO_STA_RXFIFOF_Pos
è

	)

4776 
	#SDIO_STA_RXFIFOF
 
SDIO_STA_RXFIFOF_Msk


	)

4777 
	#SDIO_STA_TXFIFOE_Pos
 (18U)

	)

4778 
	#SDIO_STA_TXFIFOE_Msk
 (0x1U << 
SDIO_STA_TXFIFOE_Pos
è

	)

4779 
	#SDIO_STA_TXFIFOE
 
SDIO_STA_TXFIFOE_Msk


	)

4780 
	#SDIO_STA_RXFIFOE_Pos
 (19U)

	)

4781 
	#SDIO_STA_RXFIFOE_Msk
 (0x1U << 
SDIO_STA_RXFIFOE_Pos
è

	)

4782 
	#SDIO_STA_RXFIFOE
 
SDIO_STA_RXFIFOE_Msk


	)

4783 
	#SDIO_STA_TXDAVL_Pos
 (20U)

	)

4784 
	#SDIO_STA_TXDAVL_Msk
 (0x1U << 
SDIO_STA_TXDAVL_Pos
è

	)

4785 
	#SDIO_STA_TXDAVL
 
SDIO_STA_TXDAVL_Msk


	)

4786 
	#SDIO_STA_RXDAVL_Pos
 (21U)

	)

4787 
	#SDIO_STA_RXDAVL_Msk
 (0x1U << 
SDIO_STA_RXDAVL_Pos
è

	)

4788 
	#SDIO_STA_RXDAVL
 
SDIO_STA_RXDAVL_Msk


	)

4789 
	#SDIO_STA_SDIOIT_Pos
 (22U)

	)

4790 
	#SDIO_STA_SDIOIT_Msk
 (0x1U << 
SDIO_STA_SDIOIT_Pos
è

	)

4791 
	#SDIO_STA_SDIOIT
 
SDIO_STA_SDIOIT_Msk


	)

4792 
	#SDIO_STA_CEATAEND_Pos
 (23U)

	)

4793 
	#SDIO_STA_CEATAEND_Msk
 (0x1U << 
SDIO_STA_CEATAEND_Pos
è

	)

4794 
	#SDIO_STA_CEATAEND
 
SDIO_STA_CEATAEND_Msk


	)

4797 
	#SDIO_ICR_CCRCFAILC_Pos
 (0U)

	)

4798 
	#SDIO_ICR_CCRCFAILC_Msk
 (0x1U << 
SDIO_ICR_CCRCFAILC_Pos
è

	)

4799 
	#SDIO_ICR_CCRCFAILC
 
SDIO_ICR_CCRCFAILC_Msk


	)

4800 
	#SDIO_ICR_DCRCFAILC_Pos
 (1U)

	)

4801 
	#SDIO_ICR_DCRCFAILC_Msk
 (0x1U << 
SDIO_ICR_DCRCFAILC_Pos
è

	)

4802 
	#SDIO_ICR_DCRCFAILC
 
SDIO_ICR_DCRCFAILC_Msk


	)

4803 
	#SDIO_ICR_CTIMEOUTC_Pos
 (2U)

	)

4804 
	#SDIO_ICR_CTIMEOUTC_Msk
 (0x1U << 
SDIO_ICR_CTIMEOUTC_Pos
è

	)

4805 
	#SDIO_ICR_CTIMEOUTC
 
SDIO_ICR_CTIMEOUTC_Msk


	)

4806 
	#SDIO_ICR_DTIMEOUTC_Pos
 (3U)

	)

4807 
	#SDIO_ICR_DTIMEOUTC_Msk
 (0x1U << 
SDIO_ICR_DTIMEOUTC_Pos
è

	)

4808 
	#SDIO_ICR_DTIMEOUTC
 
SDIO_ICR_DTIMEOUTC_Msk


	)

4809 
	#SDIO_ICR_TXUNDERRC_Pos
 (4U)

	)

4810 
	#SDIO_ICR_TXUNDERRC_Msk
 (0x1U << 
SDIO_ICR_TXUNDERRC_Pos
è

	)

4811 
	#SDIO_ICR_TXUNDERRC
 
SDIO_ICR_TXUNDERRC_Msk


	)

4812 
	#SDIO_ICR_RXOVERRC_Pos
 (5U)

	)

4813 
	#SDIO_ICR_RXOVERRC_Msk
 (0x1U << 
SDIO_ICR_RXOVERRC_Pos
è

	)

4814 
	#SDIO_ICR_RXOVERRC
 
SDIO_ICR_RXOVERRC_Msk


	)

4815 
	#SDIO_ICR_CMDRENDC_Pos
 (6U)

	)

4816 
	#SDIO_ICR_CMDRENDC_Msk
 (0x1U << 
SDIO_ICR_CMDRENDC_Pos
è

	)

4817 
	#SDIO_ICR_CMDRENDC
 
SDIO_ICR_CMDRENDC_Msk


	)

4818 
	#SDIO_ICR_CMDSENTC_Pos
 (7U)

	)

4819 
	#SDIO_ICR_CMDSENTC_Msk
 (0x1U << 
SDIO_ICR_CMDSENTC_Pos
è

	)

4820 
	#SDIO_ICR_CMDSENTC
 
SDIO_ICR_CMDSENTC_Msk


	)

4821 
	#SDIO_ICR_DATAENDC_Pos
 (8U)

	)

4822 
	#SDIO_ICR_DATAENDC_Msk
 (0x1U << 
SDIO_ICR_DATAENDC_Pos
è

	)

4823 
	#SDIO_ICR_DATAENDC
 
SDIO_ICR_DATAENDC_Msk


	)

4824 
	#SDIO_ICR_STBITERRC_Pos
 (9U)

	)

4825 
	#SDIO_ICR_STBITERRC_Msk
 (0x1U << 
SDIO_ICR_STBITERRC_Pos
è

	)

4826 
	#SDIO_ICR_STBITERRC
 
SDIO_ICR_STBITERRC_Msk


	)

4827 
	#SDIO_ICR_DBCKENDC_Pos
 (10U)

	)

4828 
	#SDIO_ICR_DBCKENDC_Msk
 (0x1U << 
SDIO_ICR_DBCKENDC_Pos
è

	)

4829 
	#SDIO_ICR_DBCKENDC
 
SDIO_ICR_DBCKENDC_Msk


	)

4830 
	#SDIO_ICR_SDIOITC_Pos
 (22U)

	)

4831 
	#SDIO_ICR_SDIOITC_Msk
 (0x1U << 
SDIO_ICR_SDIOITC_Pos
è

	)

4832 
	#SDIO_ICR_SDIOITC
 
SDIO_ICR_SDIOITC_Msk


	)

4833 
	#SDIO_ICR_CEATAENDC_Pos
 (23U)

	)

4834 
	#SDIO_ICR_CEATAENDC_Msk
 (0x1U << 
SDIO_ICR_CEATAENDC_Pos
è

	)

4835 
	#SDIO_ICR_CEATAENDC
 
SDIO_ICR_CEATAENDC_Msk


	)

4838 
	#SDIO_MASK_CCRCFAILIE_Pos
 (0U)

	)

4839 
	#SDIO_MASK_CCRCFAILIE_Msk
 (0x1U << 
SDIO_MASK_CCRCFAILIE_Pos
è

	)

4840 
	#SDIO_MASK_CCRCFAILIE
 
SDIO_MASK_CCRCFAILIE_Msk


	)

4841 
	#SDIO_MASK_DCRCFAILIE_Pos
 (1U)

	)

4842 
	#SDIO_MASK_DCRCFAILIE_Msk
 (0x1U << 
SDIO_MASK_DCRCFAILIE_Pos
è

	)

4843 
	#SDIO_MASK_DCRCFAILIE
 
SDIO_MASK_DCRCFAILIE_Msk


	)

4844 
	#SDIO_MASK_CTIMEOUTIE_Pos
 (2U)

	)

4845 
	#SDIO_MASK_CTIMEOUTIE_Msk
 (0x1U << 
SDIO_MASK_CTIMEOUTIE_Pos
è

	)

4846 
	#SDIO_MASK_CTIMEOUTIE
 
SDIO_MASK_CTIMEOUTIE_Msk


	)

4847 
	#SDIO_MASK_DTIMEOUTIE_Pos
 (3U)

	)

4848 
	#SDIO_MASK_DTIMEOUTIE_Msk
 (0x1U << 
SDIO_MASK_DTIMEOUTIE_Pos
è

	)

4849 
	#SDIO_MASK_DTIMEOUTIE
 
SDIO_MASK_DTIMEOUTIE_Msk


	)

4850 
	#SDIO_MASK_TXUNDERRIE_Pos
 (4U)

	)

4851 
	#SDIO_MASK_TXUNDERRIE_Msk
 (0x1U << 
SDIO_MASK_TXUNDERRIE_Pos
è

	)

4852 
	#SDIO_MASK_TXUNDERRIE
 
SDIO_MASK_TXUNDERRIE_Msk


	)

4853 
	#SDIO_MASK_RXOVERRIE_Pos
 (5U)

	)

4854 
	#SDIO_MASK_RXOVERRIE_Msk
 (0x1U << 
SDIO_MASK_RXOVERRIE_Pos
è

	)

4855 
	#SDIO_MASK_RXOVERRIE
 
SDIO_MASK_RXOVERRIE_Msk


	)

4856 
	#SDIO_MASK_CMDRENDIE_Pos
 (6U)

	)

4857 
	#SDIO_MASK_CMDRENDIE_Msk
 (0x1U << 
SDIO_MASK_CMDRENDIE_Pos
è

	)

4858 
	#SDIO_MASK_CMDRENDIE
 
SDIO_MASK_CMDRENDIE_Msk


	)

4859 
	#SDIO_MASK_CMDSENTIE_Pos
 (7U)

	)

4860 
	#SDIO_MASK_CMDSENTIE_Msk
 (0x1U << 
SDIO_MASK_CMDSENTIE_Pos
è

	)

4861 
	#SDIO_MASK_CMDSENTIE
 
SDIO_MASK_CMDSENTIE_Msk


	)

4862 
	#SDIO_MASK_DATAENDIE_Pos
 (8U)

	)

4863 
	#SDIO_MASK_DATAENDIE_Msk
 (0x1U << 
SDIO_MASK_DATAENDIE_Pos
è

	)

4864 
	#SDIO_MASK_DATAENDIE
 
SDIO_MASK_DATAENDIE_Msk


	)

4865 
	#SDIO_MASK_STBITERRIE_Pos
 (9U)

	)

4866 
	#SDIO_MASK_STBITERRIE_Msk
 (0x1U << 
SDIO_MASK_STBITERRIE_Pos
è

	)

4867 
	#SDIO_MASK_STBITERRIE
 
SDIO_MASK_STBITERRIE_Msk


	)

4868 
	#SDIO_MASK_DBCKENDIE_Pos
 (10U)

	)

4869 
	#SDIO_MASK_DBCKENDIE_Msk
 (0x1U << 
SDIO_MASK_DBCKENDIE_Pos
è

	)

4870 
	#SDIO_MASK_DBCKENDIE
 
SDIO_MASK_DBCKENDIE_Msk


	)

4871 
	#SDIO_MASK_CMDACTIE_Pos
 (11U)

	)

4872 
	#SDIO_MASK_CMDACTIE_Msk
 (0x1U << 
SDIO_MASK_CMDACTIE_Pos
è

	)

4873 
	#SDIO_MASK_CMDACTIE
 
SDIO_MASK_CMDACTIE_Msk


	)

4874 
	#SDIO_MASK_TXACTIE_Pos
 (12U)

	)

4875 
	#SDIO_MASK_TXACTIE_Msk
 (0x1U << 
SDIO_MASK_TXACTIE_Pos
è

	)

4876 
	#SDIO_MASK_TXACTIE
 
SDIO_MASK_TXACTIE_Msk


	)

4877 
	#SDIO_MASK_RXACTIE_Pos
 (13U)

	)

4878 
	#SDIO_MASK_RXACTIE_Msk
 (0x1U << 
SDIO_MASK_RXACTIE_Pos
è

	)

4879 
	#SDIO_MASK_RXACTIE
 
SDIO_MASK_RXACTIE_Msk


	)

4880 
	#SDIO_MASK_TXFIFOHEIE_Pos
 (14U)

	)

4881 
	#SDIO_MASK_TXFIFOHEIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOHEIE_Pos
è

	)

4882 
	#SDIO_MASK_TXFIFOHEIE
 
SDIO_MASK_TXFIFOHEIE_Msk


	)

4883 
	#SDIO_MASK_RXFIFOHFIE_Pos
 (15U)

	)

4884 
	#SDIO_MASK_RXFIFOHFIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOHFIE_Pos
è

	)

4885 
	#SDIO_MASK_RXFIFOHFIE
 
SDIO_MASK_RXFIFOHFIE_Msk


	)

4886 
	#SDIO_MASK_TXFIFOFIE_Pos
 (16U)

	)

4887 
	#SDIO_MASK_TXFIFOFIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOFIE_Pos
è

	)

4888 
	#SDIO_MASK_TXFIFOFIE
 
SDIO_MASK_TXFIFOFIE_Msk


	)

4889 
	#SDIO_MASK_RXFIFOFIE_Pos
 (17U)

	)

4890 
	#SDIO_MASK_RXFIFOFIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOFIE_Pos
è

	)

4891 
	#SDIO_MASK_RXFIFOFIE
 
SDIO_MASK_RXFIFOFIE_Msk


	)

4892 
	#SDIO_MASK_TXFIFOEIE_Pos
 (18U)

	)

4893 
	#SDIO_MASK_TXFIFOEIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOEIE_Pos
è

	)

4894 
	#SDIO_MASK_TXFIFOEIE
 
SDIO_MASK_TXFIFOEIE_Msk


	)

4895 
	#SDIO_MASK_RXFIFOEIE_Pos
 (19U)

	)

4896 
	#SDIO_MASK_RXFIFOEIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOEIE_Pos
è

	)

4897 
	#SDIO_MASK_RXFIFOEIE
 
SDIO_MASK_RXFIFOEIE_Msk


	)

4898 
	#SDIO_MASK_TXDAVLIE_Pos
 (20U)

	)

4899 
	#SDIO_MASK_TXDAVLIE_Msk
 (0x1U << 
SDIO_MASK_TXDAVLIE_Pos
è

	)

4900 
	#SDIO_MASK_TXDAVLIE
 
SDIO_MASK_TXDAVLIE_Msk


	)

4901 
	#SDIO_MASK_RXDAVLIE_Pos
 (21U)

	)

4902 
	#SDIO_MASK_RXDAVLIE_Msk
 (0x1U << 
SDIO_MASK_RXDAVLIE_Pos
è

	)

4903 
	#SDIO_MASK_RXDAVLIE
 
SDIO_MASK_RXDAVLIE_Msk


	)

4904 
	#SDIO_MASK_SDIOITIE_Pos
 (22U)

	)

4905 
	#SDIO_MASK_SDIOITIE_Msk
 (0x1U << 
SDIO_MASK_SDIOITIE_Pos
è

	)

4906 
	#SDIO_MASK_SDIOITIE
 
SDIO_MASK_SDIOITIE_Msk


	)

4907 
	#SDIO_MASK_CEATAENDIE_Pos
 (23U)

	)

4908 
	#SDIO_MASK_CEATAENDIE_Msk
 (0x1U << 
SDIO_MASK_CEATAENDIE_Pos
è

	)

4909 
	#SDIO_MASK_CEATAENDIE
 
SDIO_MASK_CEATAENDIE_Msk


	)

4912 
	#SDIO_FIFOCNT_FIFOCOUNT_Pos
 (0U)

	)

4913 
	#SDIO_FIFOCNT_FIFOCOUNT_Msk
 (0xFFFFFFU << 
SDIO_FIFOCNT_FIFOCOUNT_Pos
è

	)

4914 
	#SDIO_FIFOCNT_FIFOCOUNT
 
SDIO_FIFOCNT_FIFOCOUNT_Msk


	)

4917 
	#SDIO_FIFO_FIFODATA_Pos
 (0U)

	)

4918 
	#SDIO_FIFO_FIFODATA_Msk
 (0xFFFFFFFFU << 
SDIO_FIFO_FIFODATA_Pos
è

	)

4919 
	#SDIO_FIFO_FIFODATA
 
SDIO_FIFO_FIFODATA_Msk


	)

4928 
	#USB_EP0R
 
USB_BASE


	)

4929 
	#USB_EP1R
 (
USB_BASE
 + 0x00000004è

	)

4930 
	#USB_EP2R
 (
USB_BASE
 + 0x00000008è

	)

4931 
	#USB_EP3R
 (
USB_BASE
 + 0x0000000Cè

	)

4932 
	#USB_EP4R
 (
USB_BASE
 + 0x00000010è

	)

4933 
	#USB_EP5R
 (
USB_BASE
 + 0x00000014è

	)

4934 
	#USB_EP6R
 (
USB_BASE
 + 0x00000018è

	)

4935 
	#USB_EP7R
 (
USB_BASE
 + 0x0000001Cè

	)

4938 
	#USB_EP_CTR_RX_Pos
 (15U)

	)

4939 
	#USB_EP_CTR_RX_Msk
 (0x1U << 
USB_EP_CTR_RX_Pos
è

	)

4940 
	#USB_EP_CTR_RX
 
USB_EP_CTR_RX_Msk


	)

4941 
	#USB_EP_DTOG_RX_Pos
 (14U)

	)

4942 
	#USB_EP_DTOG_RX_Msk
 (0x1U << 
USB_EP_DTOG_RX_Pos
è

	)

4943 
	#USB_EP_DTOG_RX
 
USB_EP_DTOG_RX_Msk


	)

4944 
	#USB_EPRX_STAT_Pos
 (12U)

	)

4945 
	#USB_EPRX_STAT_Msk
 (0x3U << 
USB_EPRX_STAT_Pos
è

	)

4946 
	#USB_EPRX_STAT
 
USB_EPRX_STAT_Msk


	)

4947 
	#USB_EP_SETUP_Pos
 (11U)

	)

4948 
	#USB_EP_SETUP_Msk
 (0x1U << 
USB_EP_SETUP_Pos
è

	)

4949 
	#USB_EP_SETUP
 
USB_EP_SETUP_Msk


	)

4950 
	#USB_EP_T_FIELD_Pos
 (9U)

	)

4951 
	#USB_EP_T_FIELD_Msk
 (0x3U << 
USB_EP_T_FIELD_Pos
è

	)

4952 
	#USB_EP_T_FIELD
 
USB_EP_T_FIELD_Msk


	)

4953 
	#USB_EP_KIND_Pos
 (8U)

	)

4954 
	#USB_EP_KIND_Msk
 (0x1U << 
USB_EP_KIND_Pos
è

	)

4955 
	#USB_EP_KIND
 
USB_EP_KIND_Msk


	)

4956 
	#USB_EP_CTR_TX_Pos
 (7U)

	)

4957 
	#USB_EP_CTR_TX_Msk
 (0x1U << 
USB_EP_CTR_TX_Pos
è

	)

4958 
	#USB_EP_CTR_TX
 
USB_EP_CTR_TX_Msk


	)

4959 
	#USB_EP_DTOG_TX_Pos
 (6U)

	)

4960 
	#USB_EP_DTOG_TX_Msk
 (0x1U << 
USB_EP_DTOG_TX_Pos
è

	)

4961 
	#USB_EP_DTOG_TX
 
USB_EP_DTOG_TX_Msk


	)

4962 
	#USB_EPTX_STAT_Pos
 (4U)

	)

4963 
	#USB_EPTX_STAT_Msk
 (0x3U << 
USB_EPTX_STAT_Pos
è

	)

4964 
	#USB_EPTX_STAT
 
USB_EPTX_STAT_Msk


	)

4965 
	#USB_EPADDR_FIELD_Pos
 (0U)

	)

4966 
	#USB_EPADDR_FIELD_Msk
 (0xFU << 
USB_EPADDR_FIELD_Pos
è

	)

4967 
	#USB_EPADDR_FIELD
 
USB_EPADDR_FIELD_Msk


	)

4970 
	#USB_EPREG_MASK
 (
USB_EP_CTR_RX
|
USB_EP_SETUP
|
USB_EP_T_FIELD
|
USB_EP_KIND
|
USB_EP_CTR_TX
|
USB_EPADDR_FIELD
)

	)

4972 
	#USB_EP_TYPE_MASK_Pos
 (9U)

	)

4973 
	#USB_EP_TYPE_MASK_Msk
 (0x3U << 
USB_EP_TYPE_MASK_Pos
è

	)

4974 
	#USB_EP_TYPE_MASK
 
USB_EP_TYPE_MASK_Msk


	)

4975 
	#USB_EP_BULK
 0x00000000U

	)

4976 
	#USB_EP_CONTROL
 0x00000200U

	)

4977 
	#USB_EP_ISOCHRONOUS
 0x00000400U

	)

4978 
	#USB_EP_INTERRUPT
 0x00000600U

	)

4979 
	#USB_EP_T_MASK
 (~
USB_EP_T_FIELD
 & 
USB_EPREG_MASK
)

	)

4981 
	#USB_EPKIND_MASK
 (~
USB_EP_KIND
 & 
USB_EPREG_MASK
è

	)

4983 
	#USB_EP_TX_DIS
 0x00000000U

	)

4984 
	#USB_EP_TX_STALL
 0x00000010U

	)

4985 
	#USB_EP_TX_NAK
 0x00000020U

	)

4986 
	#USB_EP_TX_VALID
 0x00000030U

	)

4987 
	#USB_EPTX_DTOG1
 0x00000010U

	)

4988 
	#USB_EPTX_DTOG2
 0x00000020U

	)

4989 
	#USB_EPTX_DTOGMASK
 (
USB_EPTX_STAT
|
USB_EPREG_MASK
)

	)

4991 
	#USB_EP_RX_DIS
 0x00000000U

	)

4992 
	#USB_EP_RX_STALL
 0x00001000U

	)

4993 
	#USB_EP_RX_NAK
 0x00002000U

	)

4994 
	#USB_EP_RX_VALID
 0x00003000U

	)

4995 
	#USB_EPRX_DTOG1
 0x00001000U

	)

4996 
	#USB_EPRX_DTOG2
 0x00002000U

	)

4997 
	#USB_EPRX_DTOGMASK
 (
USB_EPRX_STAT
|
USB_EPREG_MASK
)

	)

5000 
	#USB_EP0R_EA_Pos
 (0U)

	)

5001 
	#USB_EP0R_EA_Msk
 (0xFU << 
USB_EP0R_EA_Pos
è

	)

5002 
	#USB_EP0R_EA
 
USB_EP0R_EA_Msk


	)

5004 
	#USB_EP0R_STAT_TX_Pos
 (4U)

	)

5005 
	#USB_EP0R_STAT_TX_Msk
 (0x3U << 
USB_EP0R_STAT_TX_Pos
è

	)

5006 
	#USB_EP0R_STAT_TX
 
USB_EP0R_STAT_TX_Msk


	)

5007 
	#USB_EP0R_STAT_TX_0
 (0x1U << 
USB_EP0R_STAT_TX_Pos
è

	)

5008 
	#USB_EP0R_STAT_TX_1
 (0x2U << 
USB_EP0R_STAT_TX_Pos
è

	)

5010 
	#USB_EP0R_DTOG_TX_Pos
 (6U)

	)

5011 
	#USB_EP0R_DTOG_TX_Msk
 (0x1U << 
USB_EP0R_DTOG_TX_Pos
è

	)

5012 
	#USB_EP0R_DTOG_TX
 
USB_EP0R_DTOG_TX_Msk


	)

5013 
	#USB_EP0R_CTR_TX_Pos
 (7U)

	)

5014 
	#USB_EP0R_CTR_TX_Msk
 (0x1U << 
USB_EP0R_CTR_TX_Pos
è

	)

5015 
	#USB_EP0R_CTR_TX
 
USB_EP0R_CTR_TX_Msk


	)

5016 
	#USB_EP0R_EP_KIND_Pos
 (8U)

	)

5017 
	#USB_EP0R_EP_KIND_Msk
 (0x1U << 
USB_EP0R_EP_KIND_Pos
è

	)

5018 
	#USB_EP0R_EP_KIND
 
USB_EP0R_EP_KIND_Msk


	)

5020 
	#USB_EP0R_EP_TYPE_Pos
 (9U)

	)

5021 
	#USB_EP0R_EP_TYPE_Msk
 (0x3U << 
USB_EP0R_EP_TYPE_Pos
è

	)

5022 
	#USB_EP0R_EP_TYPE
 
USB_EP0R_EP_TYPE_Msk


	)

5023 
	#USB_EP0R_EP_TYPE_0
 (0x1U << 
USB_EP0R_EP_TYPE_Pos
è

	)

5024 
	#USB_EP0R_EP_TYPE_1
 (0x2U << 
USB_EP0R_EP_TYPE_Pos
è

	)

5026 
	#USB_EP0R_SETUP_Pos
 (11U)

	)

5027 
	#USB_EP0R_SETUP_Msk
 (0x1U << 
USB_EP0R_SETUP_Pos
è

	)

5028 
	#USB_EP0R_SETUP
 
USB_EP0R_SETUP_Msk


	)

5030 
	#USB_EP0R_STAT_RX_Pos
 (12U)

	)

5031 
	#USB_EP0R_STAT_RX_Msk
 (0x3U << 
USB_EP0R_STAT_RX_Pos
è

	)

5032 
	#USB_EP0R_STAT_RX
 
USB_EP0R_STAT_RX_Msk


	)

5033 
	#USB_EP0R_STAT_RX_0
 (0x1U << 
USB_EP0R_STAT_RX_Pos
è

	)

5034 
	#USB_EP0R_STAT_RX_1
 (0x2U << 
USB_EP0R_STAT_RX_Pos
è

	)

5036 
	#USB_EP0R_DTOG_RX_Pos
 (14U)

	)

5037 
	#USB_EP0R_DTOG_RX_Msk
 (0x1U << 
USB_EP0R_DTOG_RX_Pos
è

	)

5038 
	#USB_EP0R_DTOG_RX
 
USB_EP0R_DTOG_RX_Msk


	)

5039 
	#USB_EP0R_CTR_RX_Pos
 (15U)

	)

5040 
	#USB_EP0R_CTR_RX_Msk
 (0x1U << 
USB_EP0R_CTR_RX_Pos
è

	)

5041 
	#USB_EP0R_CTR_RX
 
USB_EP0R_CTR_RX_Msk


	)

5044 
	#USB_EP1R_EA_Pos
 (0U)

	)

5045 
	#USB_EP1R_EA_Msk
 (0xFU << 
USB_EP1R_EA_Pos
è

	)

5046 
	#USB_EP1R_EA
 
USB_EP1R_EA_Msk


	)

5048 
	#USB_EP1R_STAT_TX_Pos
 (4U)

	)

5049 
	#USB_EP1R_STAT_TX_Msk
 (0x3U << 
USB_EP1R_STAT_TX_Pos
è

	)

5050 
	#USB_EP1R_STAT_TX
 
USB_EP1R_STAT_TX_Msk


	)

5051 
	#USB_EP1R_STAT_TX_0
 (0x1U << 
USB_EP1R_STAT_TX_Pos
è

	)

5052 
	#USB_EP1R_STAT_TX_1
 (0x2U << 
USB_EP1R_STAT_TX_Pos
è

	)

5054 
	#USB_EP1R_DTOG_TX_Pos
 (6U)

	)

5055 
	#USB_EP1R_DTOG_TX_Msk
 (0x1U << 
USB_EP1R_DTOG_TX_Pos
è

	)

5056 
	#USB_EP1R_DTOG_TX
 
USB_EP1R_DTOG_TX_Msk


	)

5057 
	#USB_EP1R_CTR_TX_Pos
 (7U)

	)

5058 
	#USB_EP1R_CTR_TX_Msk
 (0x1U << 
USB_EP1R_CTR_TX_Pos
è

	)

5059 
	#USB_EP1R_CTR_TX
 
USB_EP1R_CTR_TX_Msk


	)

5060 
	#USB_EP1R_EP_KIND_Pos
 (8U)

	)

5061 
	#USB_EP1R_EP_KIND_Msk
 (0x1U << 
USB_EP1R_EP_KIND_Pos
è

	)

5062 
	#USB_EP1R_EP_KIND
 
USB_EP1R_EP_KIND_Msk


	)

5064 
	#USB_EP1R_EP_TYPE_Pos
 (9U)

	)

5065 
	#USB_EP1R_EP_TYPE_Msk
 (0x3U << 
USB_EP1R_EP_TYPE_Pos
è

	)

5066 
	#USB_EP1R_EP_TYPE
 
USB_EP1R_EP_TYPE_Msk


	)

5067 
	#USB_EP1R_EP_TYPE_0
 (0x1U << 
USB_EP1R_EP_TYPE_Pos
è

	)

5068 
	#USB_EP1R_EP_TYPE_1
 (0x2U << 
USB_EP1R_EP_TYPE_Pos
è

	)

5070 
	#USB_EP1R_SETUP_Pos
 (11U)

	)

5071 
	#USB_EP1R_SETUP_Msk
 (0x1U << 
USB_EP1R_SETUP_Pos
è

	)

5072 
	#USB_EP1R_SETUP
 
USB_EP1R_SETUP_Msk


	)

5074 
	#USB_EP1R_STAT_RX_Pos
 (12U)

	)

5075 
	#USB_EP1R_STAT_RX_Msk
 (0x3U << 
USB_EP1R_STAT_RX_Pos
è

	)

5076 
	#USB_EP1R_STAT_RX
 
USB_EP1R_STAT_RX_Msk


	)

5077 
	#USB_EP1R_STAT_RX_0
 (0x1U << 
USB_EP1R_STAT_RX_Pos
è

	)

5078 
	#USB_EP1R_STAT_RX_1
 (0x2U << 
USB_EP1R_STAT_RX_Pos
è

	)

5080 
	#USB_EP1R_DTOG_RX_Pos
 (14U)

	)

5081 
	#USB_EP1R_DTOG_RX_Msk
 (0x1U << 
USB_EP1R_DTOG_RX_Pos
è

	)

5082 
	#USB_EP1R_DTOG_RX
 
USB_EP1R_DTOG_RX_Msk


	)

5083 
	#USB_EP1R_CTR_RX_Pos
 (15U)

	)

5084 
	#USB_EP1R_CTR_RX_Msk
 (0x1U << 
USB_EP1R_CTR_RX_Pos
è

	)

5085 
	#USB_EP1R_CTR_RX
 
USB_EP1R_CTR_RX_Msk


	)

5088 
	#USB_EP2R_EA_Pos
 (0U)

	)

5089 
	#USB_EP2R_EA_Msk
 (0xFU << 
USB_EP2R_EA_Pos
è

	)

5090 
	#USB_EP2R_EA
 
USB_EP2R_EA_Msk


	)

5092 
	#USB_EP2R_STAT_TX_Pos
 (4U)

	)

5093 
	#USB_EP2R_STAT_TX_Msk
 (0x3U << 
USB_EP2R_STAT_TX_Pos
è

	)

5094 
	#USB_EP2R_STAT_TX
 
USB_EP2R_STAT_TX_Msk


	)

5095 
	#USB_EP2R_STAT_TX_0
 (0x1U << 
USB_EP2R_STAT_TX_Pos
è

	)

5096 
	#USB_EP2R_STAT_TX_1
 (0x2U << 
USB_EP2R_STAT_TX_Pos
è

	)

5098 
	#USB_EP2R_DTOG_TX_Pos
 (6U)

	)

5099 
	#USB_EP2R_DTOG_TX_Msk
 (0x1U << 
USB_EP2R_DTOG_TX_Pos
è

	)

5100 
	#USB_EP2R_DTOG_TX
 
USB_EP2R_DTOG_TX_Msk


	)

5101 
	#USB_EP2R_CTR_TX_Pos
 (7U)

	)

5102 
	#USB_EP2R_CTR_TX_Msk
 (0x1U << 
USB_EP2R_CTR_TX_Pos
è

	)

5103 
	#USB_EP2R_CTR_TX
 
USB_EP2R_CTR_TX_Msk


	)

5104 
	#USB_EP2R_EP_KIND_Pos
 (8U)

	)

5105 
	#USB_EP2R_EP_KIND_Msk
 (0x1U << 
USB_EP2R_EP_KIND_Pos
è

	)

5106 
	#USB_EP2R_EP_KIND
 
USB_EP2R_EP_KIND_Msk


	)

5108 
	#USB_EP2R_EP_TYPE_Pos
 (9U)

	)

5109 
	#USB_EP2R_EP_TYPE_Msk
 (0x3U << 
USB_EP2R_EP_TYPE_Pos
è

	)

5110 
	#USB_EP2R_EP_TYPE
 
USB_EP2R_EP_TYPE_Msk


	)

5111 
	#USB_EP2R_EP_TYPE_0
 (0x1U << 
USB_EP2R_EP_TYPE_Pos
è

	)

5112 
	#USB_EP2R_EP_TYPE_1
 (0x2U << 
USB_EP2R_EP_TYPE_Pos
è

	)

5114 
	#USB_EP2R_SETUP_Pos
 (11U)

	)

5115 
	#USB_EP2R_SETUP_Msk
 (0x1U << 
USB_EP2R_SETUP_Pos
è

	)

5116 
	#USB_EP2R_SETUP
 
USB_EP2R_SETUP_Msk


	)

5118 
	#USB_EP2R_STAT_RX_Pos
 (12U)

	)

5119 
	#USB_EP2R_STAT_RX_Msk
 (0x3U << 
USB_EP2R_STAT_RX_Pos
è

	)

5120 
	#USB_EP2R_STAT_RX
 
USB_EP2R_STAT_RX_Msk


	)

5121 
	#USB_EP2R_STAT_RX_0
 (0x1U << 
USB_EP2R_STAT_RX_Pos
è

	)

5122 
	#USB_EP2R_STAT_RX_1
 (0x2U << 
USB_EP2R_STAT_RX_Pos
è

	)

5124 
	#USB_EP2R_DTOG_RX_Pos
 (14U)

	)

5125 
	#USB_EP2R_DTOG_RX_Msk
 (0x1U << 
USB_EP2R_DTOG_RX_Pos
è

	)

5126 
	#USB_EP2R_DTOG_RX
 
USB_EP2R_DTOG_RX_Msk


	)

5127 
	#USB_EP2R_CTR_RX_Pos
 (15U)

	)

5128 
	#USB_EP2R_CTR_RX_Msk
 (0x1U << 
USB_EP2R_CTR_RX_Pos
è

	)

5129 
	#USB_EP2R_CTR_RX
 
USB_EP2R_CTR_RX_Msk


	)

5132 
	#USB_EP3R_EA_Pos
 (0U)

	)

5133 
	#USB_EP3R_EA_Msk
 (0xFU << 
USB_EP3R_EA_Pos
è

	)

5134 
	#USB_EP3R_EA
 
USB_EP3R_EA_Msk


	)

5136 
	#USB_EP3R_STAT_TX_Pos
 (4U)

	)

5137 
	#USB_EP3R_STAT_TX_Msk
 (0x3U << 
USB_EP3R_STAT_TX_Pos
è

	)

5138 
	#USB_EP3R_STAT_TX
 
USB_EP3R_STAT_TX_Msk


	)

5139 
	#USB_EP3R_STAT_TX_0
 (0x1U << 
USB_EP3R_STAT_TX_Pos
è

	)

5140 
	#USB_EP3R_STAT_TX_1
 (0x2U << 
USB_EP3R_STAT_TX_Pos
è

	)

5142 
	#USB_EP3R_DTOG_TX_Pos
 (6U)

	)

5143 
	#USB_EP3R_DTOG_TX_Msk
 (0x1U << 
USB_EP3R_DTOG_TX_Pos
è

	)

5144 
	#USB_EP3R_DTOG_TX
 
USB_EP3R_DTOG_TX_Msk


	)

5145 
	#USB_EP3R_CTR_TX_Pos
 (7U)

	)

5146 
	#USB_EP3R_CTR_TX_Msk
 (0x1U << 
USB_EP3R_CTR_TX_Pos
è

	)

5147 
	#USB_EP3R_CTR_TX
 
USB_EP3R_CTR_TX_Msk


	)

5148 
	#USB_EP3R_EP_KIND_Pos
 (8U)

	)

5149 
	#USB_EP3R_EP_KIND_Msk
 (0x1U << 
USB_EP3R_EP_KIND_Pos
è

	)

5150 
	#USB_EP3R_EP_KIND
 
USB_EP3R_EP_KIND_Msk


	)

5152 
	#USB_EP3R_EP_TYPE_Pos
 (9U)

	)

5153 
	#USB_EP3R_EP_TYPE_Msk
 (0x3U << 
USB_EP3R_EP_TYPE_Pos
è

	)

5154 
	#USB_EP3R_EP_TYPE
 
USB_EP3R_EP_TYPE_Msk


	)

5155 
	#USB_EP3R_EP_TYPE_0
 (0x1U << 
USB_EP3R_EP_TYPE_Pos
è

	)

5156 
	#USB_EP3R_EP_TYPE_1
 (0x2U << 
USB_EP3R_EP_TYPE_Pos
è

	)

5158 
	#USB_EP3R_SETUP_Pos
 (11U)

	)

5159 
	#USB_EP3R_SETUP_Msk
 (0x1U << 
USB_EP3R_SETUP_Pos
è

	)

5160 
	#USB_EP3R_SETUP
 
USB_EP3R_SETUP_Msk


	)

5162 
	#USB_EP3R_STAT_RX_Pos
 (12U)

	)

5163 
	#USB_EP3R_STAT_RX_Msk
 (0x3U << 
USB_EP3R_STAT_RX_Pos
è

	)

5164 
	#USB_EP3R_STAT_RX
 
USB_EP3R_STAT_RX_Msk


	)

5165 
	#USB_EP3R_STAT_RX_0
 (0x1U << 
USB_EP3R_STAT_RX_Pos
è

	)

5166 
	#USB_EP3R_STAT_RX_1
 (0x2U << 
USB_EP3R_STAT_RX_Pos
è

	)

5168 
	#USB_EP3R_DTOG_RX_Pos
 (14U)

	)

5169 
	#USB_EP3R_DTOG_RX_Msk
 (0x1U << 
USB_EP3R_DTOG_RX_Pos
è

	)

5170 
	#USB_EP3R_DTOG_RX
 
USB_EP3R_DTOG_RX_Msk


	)

5171 
	#USB_EP3R_CTR_RX_Pos
 (15U)

	)

5172 
	#USB_EP3R_CTR_RX_Msk
 (0x1U << 
USB_EP3R_CTR_RX_Pos
è

	)

5173 
	#USB_EP3R_CTR_RX
 
USB_EP3R_CTR_RX_Msk


	)

5176 
	#USB_EP4R_EA_Pos
 (0U)

	)

5177 
	#USB_EP4R_EA_Msk
 (0xFU << 
USB_EP4R_EA_Pos
è

	)

5178 
	#USB_EP4R_EA
 
USB_EP4R_EA_Msk


	)

5180 
	#USB_EP4R_STAT_TX_Pos
 (4U)

	)

5181 
	#USB_EP4R_STAT_TX_Msk
 (0x3U << 
USB_EP4R_STAT_TX_Pos
è

	)

5182 
	#USB_EP4R_STAT_TX
 
USB_EP4R_STAT_TX_Msk


	)

5183 
	#USB_EP4R_STAT_TX_0
 (0x1U << 
USB_EP4R_STAT_TX_Pos
è

	)

5184 
	#USB_EP4R_STAT_TX_1
 (0x2U << 
USB_EP4R_STAT_TX_Pos
è

	)

5186 
	#USB_EP4R_DTOG_TX_Pos
 (6U)

	)

5187 
	#USB_EP4R_DTOG_TX_Msk
 (0x1U << 
USB_EP4R_DTOG_TX_Pos
è

	)

5188 
	#USB_EP4R_DTOG_TX
 
USB_EP4R_DTOG_TX_Msk


	)

5189 
	#USB_EP4R_CTR_TX_Pos
 (7U)

	)

5190 
	#USB_EP4R_CTR_TX_Msk
 (0x1U << 
USB_EP4R_CTR_TX_Pos
è

	)

5191 
	#USB_EP4R_CTR_TX
 
USB_EP4R_CTR_TX_Msk


	)

5192 
	#USB_EP4R_EP_KIND_Pos
 (8U)

	)

5193 
	#USB_EP4R_EP_KIND_Msk
 (0x1U << 
USB_EP4R_EP_KIND_Pos
è

	)

5194 
	#USB_EP4R_EP_KIND
 
USB_EP4R_EP_KIND_Msk


	)

5196 
	#USB_EP4R_EP_TYPE_Pos
 (9U)

	)

5197 
	#USB_EP4R_EP_TYPE_Msk
 (0x3U << 
USB_EP4R_EP_TYPE_Pos
è

	)

5198 
	#USB_EP4R_EP_TYPE
 
USB_EP4R_EP_TYPE_Msk


	)

5199 
	#USB_EP4R_EP_TYPE_0
 (0x1U << 
USB_EP4R_EP_TYPE_Pos
è

	)

5200 
	#USB_EP4R_EP_TYPE_1
 (0x2U << 
USB_EP4R_EP_TYPE_Pos
è

	)

5202 
	#USB_EP4R_SETUP_Pos
 (11U)

	)

5203 
	#USB_EP4R_SETUP_Msk
 (0x1U << 
USB_EP4R_SETUP_Pos
è

	)

5204 
	#USB_EP4R_SETUP
 
USB_EP4R_SETUP_Msk


	)

5206 
	#USB_EP4R_STAT_RX_Pos
 (12U)

	)

5207 
	#USB_EP4R_STAT_RX_Msk
 (0x3U << 
USB_EP4R_STAT_RX_Pos
è

	)

5208 
	#USB_EP4R_STAT_RX
 
USB_EP4R_STAT_RX_Msk


	)

5209 
	#USB_EP4R_STAT_RX_0
 (0x1U << 
USB_EP4R_STAT_RX_Pos
è

	)

5210 
	#USB_EP4R_STAT_RX_1
 (0x2U << 
USB_EP4R_STAT_RX_Pos
è

	)

5212 
	#USB_EP4R_DTOG_RX_Pos
 (14U)

	)

5213 
	#USB_EP4R_DTOG_RX_Msk
 (0x1U << 
USB_EP4R_DTOG_RX_Pos
è

	)

5214 
	#USB_EP4R_DTOG_RX
 
USB_EP4R_DTOG_RX_Msk


	)

5215 
	#USB_EP4R_CTR_RX_Pos
 (15U)

	)

5216 
	#USB_EP4R_CTR_RX_Msk
 (0x1U << 
USB_EP4R_CTR_RX_Pos
è

	)

5217 
	#USB_EP4R_CTR_RX
 
USB_EP4R_CTR_RX_Msk


	)

5220 
	#USB_EP5R_EA_Pos
 (0U)

	)

5221 
	#USB_EP5R_EA_Msk
 (0xFU << 
USB_EP5R_EA_Pos
è

	)

5222 
	#USB_EP5R_EA
 
USB_EP5R_EA_Msk


	)

5224 
	#USB_EP5R_STAT_TX_Pos
 (4U)

	)

5225 
	#USB_EP5R_STAT_TX_Msk
 (0x3U << 
USB_EP5R_STAT_TX_Pos
è

	)

5226 
	#USB_EP5R_STAT_TX
 
USB_EP5R_STAT_TX_Msk


	)

5227 
	#USB_EP5R_STAT_TX_0
 (0x1U << 
USB_EP5R_STAT_TX_Pos
è

	)

5228 
	#USB_EP5R_STAT_TX_1
 (0x2U << 
USB_EP5R_STAT_TX_Pos
è

	)

5230 
	#USB_EP5R_DTOG_TX_Pos
 (6U)

	)

5231 
	#USB_EP5R_DTOG_TX_Msk
 (0x1U << 
USB_EP5R_DTOG_TX_Pos
è

	)

5232 
	#USB_EP5R_DTOG_TX
 
USB_EP5R_DTOG_TX_Msk


	)

5233 
	#USB_EP5R_CTR_TX_Pos
 (7U)

	)

5234 
	#USB_EP5R_CTR_TX_Msk
 (0x1U << 
USB_EP5R_CTR_TX_Pos
è

	)

5235 
	#USB_EP5R_CTR_TX
 
USB_EP5R_CTR_TX_Msk


	)

5236 
	#USB_EP5R_EP_KIND_Pos
 (8U)

	)

5237 
	#USB_EP5R_EP_KIND_Msk
 (0x1U << 
USB_EP5R_EP_KIND_Pos
è

	)

5238 
	#USB_EP5R_EP_KIND
 
USB_EP5R_EP_KIND_Msk


	)

5240 
	#USB_EP5R_EP_TYPE_Pos
 (9U)

	)

5241 
	#USB_EP5R_EP_TYPE_Msk
 (0x3U << 
USB_EP5R_EP_TYPE_Pos
è

	)

5242 
	#USB_EP5R_EP_TYPE
 
USB_EP5R_EP_TYPE_Msk


	)

5243 
	#USB_EP5R_EP_TYPE_0
 (0x1U << 
USB_EP5R_EP_TYPE_Pos
è

	)

5244 
	#USB_EP5R_EP_TYPE_1
 (0x2U << 
USB_EP5R_EP_TYPE_Pos
è

	)

5246 
	#USB_EP5R_SETUP_Pos
 (11U)

	)

5247 
	#USB_EP5R_SETUP_Msk
 (0x1U << 
USB_EP5R_SETUP_Pos
è

	)

5248 
	#USB_EP5R_SETUP
 
USB_EP5R_SETUP_Msk


	)

5250 
	#USB_EP5R_STAT_RX_Pos
 (12U)

	)

5251 
	#USB_EP5R_STAT_RX_Msk
 (0x3U << 
USB_EP5R_STAT_RX_Pos
è

	)

5252 
	#USB_EP5R_STAT_RX
 
USB_EP5R_STAT_RX_Msk


	)

5253 
	#USB_EP5R_STAT_RX_0
 (0x1U << 
USB_EP5R_STAT_RX_Pos
è

	)

5254 
	#USB_EP5R_STAT_RX_1
 (0x2U << 
USB_EP5R_STAT_RX_Pos
è

	)

5256 
	#USB_EP5R_DTOG_RX_Pos
 (14U)

	)

5257 
	#USB_EP5R_DTOG_RX_Msk
 (0x1U << 
USB_EP5R_DTOG_RX_Pos
è

	)

5258 
	#USB_EP5R_DTOG_RX
 
USB_EP5R_DTOG_RX_Msk


	)

5259 
	#USB_EP5R_CTR_RX_Pos
 (15U)

	)

5260 
	#USB_EP5R_CTR_RX_Msk
 (0x1U << 
USB_EP5R_CTR_RX_Pos
è

	)

5261 
	#USB_EP5R_CTR_RX
 
USB_EP5R_CTR_RX_Msk


	)

5264 
	#USB_EP6R_EA_Pos
 (0U)

	)

5265 
	#USB_EP6R_EA_Msk
 (0xFU << 
USB_EP6R_EA_Pos
è

	)

5266 
	#USB_EP6R_EA
 
USB_EP6R_EA_Msk


	)

5268 
	#USB_EP6R_STAT_TX_Pos
 (4U)

	)

5269 
	#USB_EP6R_STAT_TX_Msk
 (0x3U << 
USB_EP6R_STAT_TX_Pos
è

	)

5270 
	#USB_EP6R_STAT_TX
 
USB_EP6R_STAT_TX_Msk


	)

5271 
	#USB_EP6R_STAT_TX_0
 (0x1U << 
USB_EP6R_STAT_TX_Pos
è

	)

5272 
	#USB_EP6R_STAT_TX_1
 (0x2U << 
USB_EP6R_STAT_TX_Pos
è

	)

5274 
	#USB_EP6R_DTOG_TX_Pos
 (6U)

	)

5275 
	#USB_EP6R_DTOG_TX_Msk
 (0x1U << 
USB_EP6R_DTOG_TX_Pos
è

	)

5276 
	#USB_EP6R_DTOG_TX
 
USB_EP6R_DTOG_TX_Msk


	)

5277 
	#USB_EP6R_CTR_TX_Pos
 (7U)

	)

5278 
	#USB_EP6R_CTR_TX_Msk
 (0x1U << 
USB_EP6R_CTR_TX_Pos
è

	)

5279 
	#USB_EP6R_CTR_TX
 
USB_EP6R_CTR_TX_Msk


	)

5280 
	#USB_EP6R_EP_KIND_Pos
 (8U)

	)

5281 
	#USB_EP6R_EP_KIND_Msk
 (0x1U << 
USB_EP6R_EP_KIND_Pos
è

	)

5282 
	#USB_EP6R_EP_KIND
 
USB_EP6R_EP_KIND_Msk


	)

5284 
	#USB_EP6R_EP_TYPE_Pos
 (9U)

	)

5285 
	#USB_EP6R_EP_TYPE_Msk
 (0x3U << 
USB_EP6R_EP_TYPE_Pos
è

	)

5286 
	#USB_EP6R_EP_TYPE
 
USB_EP6R_EP_TYPE_Msk


	)

5287 
	#USB_EP6R_EP_TYPE_0
 (0x1U << 
USB_EP6R_EP_TYPE_Pos
è

	)

5288 
	#USB_EP6R_EP_TYPE_1
 (0x2U << 
USB_EP6R_EP_TYPE_Pos
è

	)

5290 
	#USB_EP6R_SETUP_Pos
 (11U)

	)

5291 
	#USB_EP6R_SETUP_Msk
 (0x1U << 
USB_EP6R_SETUP_Pos
è

	)

5292 
	#USB_EP6R_SETUP
 
USB_EP6R_SETUP_Msk


	)

5294 
	#USB_EP6R_STAT_RX_Pos
 (12U)

	)

5295 
	#USB_EP6R_STAT_RX_Msk
 (0x3U << 
USB_EP6R_STAT_RX_Pos
è

	)

5296 
	#USB_EP6R_STAT_RX
 
USB_EP6R_STAT_RX_Msk


	)

5297 
	#USB_EP6R_STAT_RX_0
 (0x1U << 
USB_EP6R_STAT_RX_Pos
è

	)

5298 
	#USB_EP6R_STAT_RX_1
 (0x2U << 
USB_EP6R_STAT_RX_Pos
è

	)

5300 
	#USB_EP6R_DTOG_RX_Pos
 (14U)

	)

5301 
	#USB_EP6R_DTOG_RX_Msk
 (0x1U << 
USB_EP6R_DTOG_RX_Pos
è

	)

5302 
	#USB_EP6R_DTOG_RX
 
USB_EP6R_DTOG_RX_Msk


	)

5303 
	#USB_EP6R_CTR_RX_Pos
 (15U)

	)

5304 
	#USB_EP6R_CTR_RX_Msk
 (0x1U << 
USB_EP6R_CTR_RX_Pos
è

	)

5305 
	#USB_EP6R_CTR_RX
 
USB_EP6R_CTR_RX_Msk


	)

5308 
	#USB_EP7R_EA_Pos
 (0U)

	)

5309 
	#USB_EP7R_EA_Msk
 (0xFU << 
USB_EP7R_EA_Pos
è

	)

5310 
	#USB_EP7R_EA
 
USB_EP7R_EA_Msk


	)

5312 
	#USB_EP7R_STAT_TX_Pos
 (4U)

	)

5313 
	#USB_EP7R_STAT_TX_Msk
 (0x3U << 
USB_EP7R_STAT_TX_Pos
è

	)

5314 
	#USB_EP7R_STAT_TX
 
USB_EP7R_STAT_TX_Msk


	)

5315 
	#USB_EP7R_STAT_TX_0
 (0x1U << 
USB_EP7R_STAT_TX_Pos
è

	)

5316 
	#USB_EP7R_STAT_TX_1
 (0x2U << 
USB_EP7R_STAT_TX_Pos
è

	)

5318 
	#USB_EP7R_DTOG_TX_Pos
 (6U)

	)

5319 
	#USB_EP7R_DTOG_TX_Msk
 (0x1U << 
USB_EP7R_DTOG_TX_Pos
è

	)

5320 
	#USB_EP7R_DTOG_TX
 
USB_EP7R_DTOG_TX_Msk


	)

5321 
	#USB_EP7R_CTR_TX_Pos
 (7U)

	)

5322 
	#USB_EP7R_CTR_TX_Msk
 (0x1U << 
USB_EP7R_CTR_TX_Pos
è

	)

5323 
	#USB_EP7R_CTR_TX
 
USB_EP7R_CTR_TX_Msk


	)

5324 
	#USB_EP7R_EP_KIND_Pos
 (8U)

	)

5325 
	#USB_EP7R_EP_KIND_Msk
 (0x1U << 
USB_EP7R_EP_KIND_Pos
è

	)

5326 
	#USB_EP7R_EP_KIND
 
USB_EP7R_EP_KIND_Msk


	)

5328 
	#USB_EP7R_EP_TYPE_Pos
 (9U)

	)

5329 
	#USB_EP7R_EP_TYPE_Msk
 (0x3U << 
USB_EP7R_EP_TYPE_Pos
è

	)

5330 
	#USB_EP7R_EP_TYPE
 
USB_EP7R_EP_TYPE_Msk


	)

5331 
	#USB_EP7R_EP_TYPE_0
 (0x1U << 
USB_EP7R_EP_TYPE_Pos
è

	)

5332 
	#USB_EP7R_EP_TYPE_1
 (0x2U << 
USB_EP7R_EP_TYPE_Pos
è

	)

5334 
	#USB_EP7R_SETUP_Pos
 (11U)

	)

5335 
	#USB_EP7R_SETUP_Msk
 (0x1U << 
USB_EP7R_SETUP_Pos
è

	)

5336 
	#USB_EP7R_SETUP
 
USB_EP7R_SETUP_Msk


	)

5338 
	#USB_EP7R_STAT_RX_Pos
 (12U)

	)

5339 
	#USB_EP7R_STAT_RX_Msk
 (0x3U << 
USB_EP7R_STAT_RX_Pos
è

	)

5340 
	#USB_EP7R_STAT_RX
 
USB_EP7R_STAT_RX_Msk


	)

5341 
	#USB_EP7R_STAT_RX_0
 (0x1U << 
USB_EP7R_STAT_RX_Pos
è

	)

5342 
	#USB_EP7R_STAT_RX_1
 (0x2U << 
USB_EP7R_STAT_RX_Pos
è

	)

5344 
	#USB_EP7R_DTOG_RX_Pos
 (14U)

	)

5345 
	#USB_EP7R_DTOG_RX_Msk
 (0x1U << 
USB_EP7R_DTOG_RX_Pos
è

	)

5346 
	#USB_EP7R_DTOG_RX
 
USB_EP7R_DTOG_RX_Msk


	)

5347 
	#USB_EP7R_CTR_RX_Pos
 (15U)

	)

5348 
	#USB_EP7R_CTR_RX_Msk
 (0x1U << 
USB_EP7R_CTR_RX_Pos
è

	)

5349 
	#USB_EP7R_CTR_RX
 
USB_EP7R_CTR_RX_Msk


	)

5353 
	#USB_CNTR_FRES_Pos
 (0U)

	)

5354 
	#USB_CNTR_FRES_Msk
 (0x1U << 
USB_CNTR_FRES_Pos
è

	)

5355 
	#USB_CNTR_FRES
 
USB_CNTR_FRES_Msk


	)

5356 
	#USB_CNTR_PDWN_Pos
 (1U)

	)

5357 
	#USB_CNTR_PDWN_Msk
 (0x1U << 
USB_CNTR_PDWN_Pos
è

	)

5358 
	#USB_CNTR_PDWN
 
USB_CNTR_PDWN_Msk


	)

5359 
	#USB_CNTR_LP_MODE_Pos
 (2U)

	)

5360 
	#USB_CNTR_LP_MODE_Msk
 (0x1U << 
USB_CNTR_LP_MODE_Pos
è

	)

5361 
	#USB_CNTR_LP_MODE
 
USB_CNTR_LP_MODE_Msk


	)

5362 
	#USB_CNTR_FSUSP_Pos
 (3U)

	)

5363 
	#USB_CNTR_FSUSP_Msk
 (0x1U << 
USB_CNTR_FSUSP_Pos
è

	)

5364 
	#USB_CNTR_FSUSP
 
USB_CNTR_FSUSP_Msk


	)

5365 
	#USB_CNTR_RESUME_Pos
 (4U)

	)

5366 
	#USB_CNTR_RESUME_Msk
 (0x1U << 
USB_CNTR_RESUME_Pos
è

	)

5367 
	#USB_CNTR_RESUME
 
USB_CNTR_RESUME_Msk


	)

5368 
	#USB_CNTR_ESOFM_Pos
 (8U)

	)

5369 
	#USB_CNTR_ESOFM_Msk
 (0x1U << 
USB_CNTR_ESOFM_Pos
è

	)

5370 
	#USB_CNTR_ESOFM
 
USB_CNTR_ESOFM_Msk


	)

5371 
	#USB_CNTR_SOFM_Pos
 (9U)

	)

5372 
	#USB_CNTR_SOFM_Msk
 (0x1U << 
USB_CNTR_SOFM_Pos
è

	)

5373 
	#USB_CNTR_SOFM
 
USB_CNTR_SOFM_Msk


	)

5374 
	#USB_CNTR_RESETM_Pos
 (10U)

	)

5375 
	#USB_CNTR_RESETM_Msk
 (0x1U << 
USB_CNTR_RESETM_Pos
è

	)

5376 
	#USB_CNTR_RESETM
 
USB_CNTR_RESETM_Msk


	)

5377 
	#USB_CNTR_SUSPM_Pos
 (11U)

	)

5378 
	#USB_CNTR_SUSPM_Msk
 (0x1U << 
USB_CNTR_SUSPM_Pos
è

	)

5379 
	#USB_CNTR_SUSPM
 
USB_CNTR_SUSPM_Msk


	)

5380 
	#USB_CNTR_WKUPM_Pos
 (12U)

	)

5381 
	#USB_CNTR_WKUPM_Msk
 (0x1U << 
USB_CNTR_WKUPM_Pos
è

	)

5382 
	#USB_CNTR_WKUPM
 
USB_CNTR_WKUPM_Msk


	)

5383 
	#USB_CNTR_ERRM_Pos
 (13U)

	)

5384 
	#USB_CNTR_ERRM_Msk
 (0x1U << 
USB_CNTR_ERRM_Pos
è

	)

5385 
	#USB_CNTR_ERRM
 
USB_CNTR_ERRM_Msk


	)

5386 
	#USB_CNTR_PMAOVRM_Pos
 (14U)

	)

5387 
	#USB_CNTR_PMAOVRM_Msk
 (0x1U << 
USB_CNTR_PMAOVRM_Pos
è

	)

5388 
	#USB_CNTR_PMAOVRM
 
USB_CNTR_PMAOVRM_Msk


	)

5389 
	#USB_CNTR_CTRM_Pos
 (15U)

	)

5390 
	#USB_CNTR_CTRM_Msk
 (0x1U << 
USB_CNTR_CTRM_Pos
è

	)

5391 
	#USB_CNTR_CTRM
 
USB_CNTR_CTRM_Msk


	)

5394 
	#USB_ISTR_EP_ID_Pos
 (0U)

	)

5395 
	#USB_ISTR_EP_ID_Msk
 (0xFU << 
USB_ISTR_EP_ID_Pos
è

	)

5396 
	#USB_ISTR_EP_ID
 
USB_ISTR_EP_ID_Msk


	)

5397 
	#USB_ISTR_DIR_Pos
 (4U)

	)

5398 
	#USB_ISTR_DIR_Msk
 (0x1U << 
USB_ISTR_DIR_Pos
è

	)

5399 
	#USB_ISTR_DIR
 
USB_ISTR_DIR_Msk


	)

5400 
	#USB_ISTR_ESOF_Pos
 (8U)

	)

5401 
	#USB_ISTR_ESOF_Msk
 (0x1U << 
USB_ISTR_ESOF_Pos
è

	)

5402 
	#USB_ISTR_ESOF
 
USB_ISTR_ESOF_Msk


	)

5403 
	#USB_ISTR_SOF_Pos
 (9U)

	)

5404 
	#USB_ISTR_SOF_Msk
 (0x1U << 
USB_ISTR_SOF_Pos
è

	)

5405 
	#USB_ISTR_SOF
 
USB_ISTR_SOF_Msk


	)

5406 
	#USB_ISTR_RESET_Pos
 (10U)

	)

5407 
	#USB_ISTR_RESET_Msk
 (0x1U << 
USB_ISTR_RESET_Pos
è

	)

5408 
	#USB_ISTR_RESET
 
USB_ISTR_RESET_Msk


	)

5409 
	#USB_ISTR_SUSP_Pos
 (11U)

	)

5410 
	#USB_ISTR_SUSP_Msk
 (0x1U << 
USB_ISTR_SUSP_Pos
è

	)

5411 
	#USB_ISTR_SUSP
 
USB_ISTR_SUSP_Msk


	)

5412 
	#USB_ISTR_WKUP_Pos
 (12U)

	)

5413 
	#USB_ISTR_WKUP_Msk
 (0x1U << 
USB_ISTR_WKUP_Pos
è

	)

5414 
	#USB_ISTR_WKUP
 
USB_ISTR_WKUP_Msk


	)

5415 
	#USB_ISTR_ERR_Pos
 (13U)

	)

5416 
	#USB_ISTR_ERR_Msk
 (0x1U << 
USB_ISTR_ERR_Pos
è

	)

5417 
	#USB_ISTR_ERR
 
USB_ISTR_ERR_Msk


	)

5418 
	#USB_ISTR_PMAOVR_Pos
 (14U)

	)

5419 
	#USB_ISTR_PMAOVR_Msk
 (0x1U << 
USB_ISTR_PMAOVR_Pos
è

	)

5420 
	#USB_ISTR_PMAOVR
 
USB_ISTR_PMAOVR_Msk


	)

5421 
	#USB_ISTR_CTR_Pos
 (15U)

	)

5422 
	#USB_ISTR_CTR_Msk
 (0x1U << 
USB_ISTR_CTR_Pos
è

	)

5423 
	#USB_ISTR_CTR
 
USB_ISTR_CTR_Msk


	)

5426 
	#USB_FNR_FN_Pos
 (0U)

	)

5427 
	#USB_FNR_FN_Msk
 (0x7FFU << 
USB_FNR_FN_Pos
è

	)

5428 
	#USB_FNR_FN
 
USB_FNR_FN_Msk


	)

5429 
	#USB_FNR_LSOF_Pos
 (11U)

	)

5430 
	#USB_FNR_LSOF_Msk
 (0x3U << 
USB_FNR_LSOF_Pos
è

	)

5431 
	#USB_FNR_LSOF
 
USB_FNR_LSOF_Msk


	)

5432 
	#USB_FNR_LCK_Pos
 (13U)

	)

5433 
	#USB_FNR_LCK_Msk
 (0x1U << 
USB_FNR_LCK_Pos
è

	)

5434 
	#USB_FNR_LCK
 
USB_FNR_LCK_Msk


	)

5435 
	#USB_FNR_RXDM_Pos
 (14U)

	)

5436 
	#USB_FNR_RXDM_Msk
 (0x1U << 
USB_FNR_RXDM_Pos
è

	)

5437 
	#USB_FNR_RXDM
 
USB_FNR_RXDM_Msk


	)

5438 
	#USB_FNR_RXDP_Pos
 (15U)

	)

5439 
	#USB_FNR_RXDP_Msk
 (0x1U << 
USB_FNR_RXDP_Pos
è

	)

5440 
	#USB_FNR_RXDP
 
USB_FNR_RXDP_Msk


	)

5443 
	#USB_DADDR_ADD_Pos
 (0U)

	)

5444 
	#USB_DADDR_ADD_Msk
 (0x7FU << 
USB_DADDR_ADD_Pos
è

	)

5445 
	#USB_DADDR_ADD
 
USB_DADDR_ADD_Msk


	)

5446 
	#USB_DADDR_ADD0_Pos
 (0U)

	)

5447 
	#USB_DADDR_ADD0_Msk
 (0x1U << 
USB_DADDR_ADD0_Pos
è

	)

5448 
	#USB_DADDR_ADD0
 
USB_DADDR_ADD0_Msk


	)

5449 
	#USB_DADDR_ADD1_Pos
 (1U)

	)

5450 
	#USB_DADDR_ADD1_Msk
 (0x1U << 
USB_DADDR_ADD1_Pos
è

	)

5451 
	#USB_DADDR_ADD1
 
USB_DADDR_ADD1_Msk


	)

5452 
	#USB_DADDR_ADD2_Pos
 (2U)

	)

5453 
	#USB_DADDR_ADD2_Msk
 (0x1U << 
USB_DADDR_ADD2_Pos
è

	)

5454 
	#USB_DADDR_ADD2
 
USB_DADDR_ADD2_Msk


	)

5455 
	#USB_DADDR_ADD3_Pos
 (3U)

	)

5456 
	#USB_DADDR_ADD3_Msk
 (0x1U << 
USB_DADDR_ADD3_Pos
è

	)

5457 
	#USB_DADDR_ADD3
 
USB_DADDR_ADD3_Msk


	)

5458 
	#USB_DADDR_ADD4_Pos
 (4U)

	)

5459 
	#USB_DADDR_ADD4_Msk
 (0x1U << 
USB_DADDR_ADD4_Pos
è

	)

5460 
	#USB_DADDR_ADD4
 
USB_DADDR_ADD4_Msk


	)

5461 
	#USB_DADDR_ADD5_Pos
 (5U)

	)

5462 
	#USB_DADDR_ADD5_Msk
 (0x1U << 
USB_DADDR_ADD5_Pos
è

	)

5463 
	#USB_DADDR_ADD5
 
USB_DADDR_ADD5_Msk


	)

5464 
	#USB_DADDR_ADD6_Pos
 (6U)

	)

5465 
	#USB_DADDR_ADD6_Msk
 (0x1U << 
USB_DADDR_ADD6_Pos
è

	)

5466 
	#USB_DADDR_ADD6
 
USB_DADDR_ADD6_Msk


	)

5468 
	#USB_DADDR_EF_Pos
 (7U)

	)

5469 
	#USB_DADDR_EF_Msk
 (0x1U << 
USB_DADDR_EF_Pos
è

	)

5470 
	#USB_DADDR_EF
 
USB_DADDR_EF_Msk


	)

5473 
	#USB_BTABLE_BTABLE_Pos
 (3U)

	)

5474 
	#USB_BTABLE_BTABLE_Msk
 (0x1FFFU << 
USB_BTABLE_BTABLE_Pos
è

	)

5475 
	#USB_BTABLE_BTABLE
 
USB_BTABLE_BTABLE_Msk


	)

5479 
	#USB_ADDR0_TX_ADDR0_TX_Pos
 (1U)

	)

5480 
	#USB_ADDR0_TX_ADDR0_TX_Msk
 (0x7FFFU << 
USB_ADDR0_TX_ADDR0_TX_Pos
è

	)

5481 
	#USB_ADDR0_TX_ADDR0_TX
 
USB_ADDR0_TX_ADDR0_TX_Msk


	)

5484 
	#USB_ADDR1_TX_ADDR1_TX_Pos
 (1U)

	)

5485 
	#USB_ADDR1_TX_ADDR1_TX_Msk
 (0x7FFFU << 
USB_ADDR1_TX_ADDR1_TX_Pos
è

	)

5486 
	#USB_ADDR1_TX_ADDR1_TX
 
USB_ADDR1_TX_ADDR1_TX_Msk


	)

5489 
	#USB_ADDR2_TX_ADDR2_TX_Pos
 (1U)

	)

5490 
	#USB_ADDR2_TX_ADDR2_TX_Msk
 (0x7FFFU << 
USB_ADDR2_TX_ADDR2_TX_Pos
è

	)

5491 
	#USB_ADDR2_TX_ADDR2_TX
 
USB_ADDR2_TX_ADDR2_TX_Msk


	)

5494 
	#USB_ADDR3_TX_ADDR3_TX_Pos
 (1U)

	)

5495 
	#USB_ADDR3_TX_ADDR3_TX_Msk
 (0x7FFFU << 
USB_ADDR3_TX_ADDR3_TX_Pos
è

	)

5496 
	#USB_ADDR3_TX_ADDR3_TX
 
USB_ADDR3_TX_ADDR3_TX_Msk


	)

5499 
	#USB_ADDR4_TX_ADDR4_TX_Pos
 (1U)

	)

5500 
	#USB_ADDR4_TX_ADDR4_TX_Msk
 (0x7FFFU << 
USB_ADDR4_TX_ADDR4_TX_Pos
è

	)

5501 
	#USB_ADDR4_TX_ADDR4_TX
 
USB_ADDR4_TX_ADDR4_TX_Msk


	)

5504 
	#USB_ADDR5_TX_ADDR5_TX_Pos
 (1U)

	)

5505 
	#USB_ADDR5_TX_ADDR5_TX_Msk
 (0x7FFFU << 
USB_ADDR5_TX_ADDR5_TX_Pos
è

	)

5506 
	#USB_ADDR5_TX_ADDR5_TX
 
USB_ADDR5_TX_ADDR5_TX_Msk


	)

5509 
	#USB_ADDR6_TX_ADDR6_TX_Pos
 (1U)

	)

5510 
	#USB_ADDR6_TX_ADDR6_TX_Msk
 (0x7FFFU << 
USB_ADDR6_TX_ADDR6_TX_Pos
è

	)

5511 
	#USB_ADDR6_TX_ADDR6_TX
 
USB_ADDR6_TX_ADDR6_TX_Msk


	)

5514 
	#USB_ADDR7_TX_ADDR7_TX_Pos
 (1U)

	)

5515 
	#USB_ADDR7_TX_ADDR7_TX_Msk
 (0x7FFFU << 
USB_ADDR7_TX_ADDR7_TX_Pos
è

	)

5516 
	#USB_ADDR7_TX_ADDR7_TX
 
USB_ADDR7_TX_ADDR7_TX_Msk


	)

5521 
	#USB_COUNT0_TX_COUNT0_TX_Pos
 (0U)

	)

5522 
	#USB_COUNT0_TX_COUNT0_TX_Msk
 (0x3FFU << 
USB_COUNT0_TX_COUNT0_TX_Pos
è

	)

5523 
	#USB_COUNT0_TX_COUNT0_TX
 
USB_COUNT0_TX_COUNT0_TX_Msk


	)

5526 
	#USB_COUNT1_TX_COUNT1_TX_Pos
 (0U)

	)

5527 
	#USB_COUNT1_TX_COUNT1_TX_Msk
 (0x3FFU << 
USB_COUNT1_TX_COUNT1_TX_Pos
è

	)

5528 
	#USB_COUNT1_TX_COUNT1_TX
 
USB_COUNT1_TX_COUNT1_TX_Msk


	)

5531 
	#USB_COUNT2_TX_COUNT2_TX_Pos
 (0U)

	)

5532 
	#USB_COUNT2_TX_COUNT2_TX_Msk
 (0x3FFU << 
USB_COUNT2_TX_COUNT2_TX_Pos
è

	)

5533 
	#USB_COUNT2_TX_COUNT2_TX
 
USB_COUNT2_TX_COUNT2_TX_Msk


	)

5536 
	#USB_COUNT3_TX_COUNT3_TX_Pos
 (0U)

	)

5537 
	#USB_COUNT3_TX_COUNT3_TX_Msk
 (0x3FFU << 
USB_COUNT3_TX_COUNT3_TX_Pos
è

	)

5538 
	#USB_COUNT3_TX_COUNT3_TX
 
USB_COUNT3_TX_COUNT3_TX_Msk


	)

5541 
	#USB_COUNT4_TX_COUNT4_TX_Pos
 (0U)

	)

5542 
	#USB_COUNT4_TX_COUNT4_TX_Msk
 (0x3FFU << 
USB_COUNT4_TX_COUNT4_TX_Pos
è

	)

5543 
	#USB_COUNT4_TX_COUNT4_TX
 
USB_COUNT4_TX_COUNT4_TX_Msk


	)

5546 
	#USB_COUNT5_TX_COUNT5_TX_Pos
 (0U)

	)

5547 
	#USB_COUNT5_TX_COUNT5_TX_Msk
 (0x3FFU << 
USB_COUNT5_TX_COUNT5_TX_Pos
è

	)

5548 
	#USB_COUNT5_TX_COUNT5_TX
 
USB_COUNT5_TX_COUNT5_TX_Msk


	)

5551 
	#USB_COUNT6_TX_COUNT6_TX_Pos
 (0U)

	)

5552 
	#USB_COUNT6_TX_COUNT6_TX_Msk
 (0x3FFU << 
USB_COUNT6_TX_COUNT6_TX_Pos
è

	)

5553 
	#USB_COUNT6_TX_COUNT6_TX
 
USB_COUNT6_TX_COUNT6_TX_Msk


	)

5556 
	#USB_COUNT7_TX_COUNT7_TX_Pos
 (0U)

	)

5557 
	#USB_COUNT7_TX_COUNT7_TX_Msk
 (0x3FFU << 
USB_COUNT7_TX_COUNT7_TX_Pos
è

	)

5558 
	#USB_COUNT7_TX_COUNT7_TX
 
USB_COUNT7_TX_COUNT7_TX_Msk


	)

5563 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 0x000003FFU

	)

5566 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 0x03FF0000U

	)

5569 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 0x000003FFU

	)

5572 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 0x03FF0000U

	)

5575 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 0x000003FFU

	)

5578 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 0x03FF0000U

	)

5581 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 0x000003FFU

	)

5584 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 0x03FF0000U

	)

5587 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 0x000003FFU

	)

5590 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 0x03FF0000U

	)

5593 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 0x000003FFU

	)

5596 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 0x03FF0000U

	)

5599 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 0x000003FFU

	)

5602 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 0x03FF0000U

	)

5605 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 0x000003FFU

	)

5608 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 0x03FF0000U

	)

5613 
	#USB_ADDR0_RX_ADDR0_RX_Pos
 (1U)

	)

5614 
	#USB_ADDR0_RX_ADDR0_RX_Msk
 (0x7FFFU << 
USB_ADDR0_RX_ADDR0_RX_Pos
è

	)

5615 
	#USB_ADDR0_RX_ADDR0_RX
 
USB_ADDR0_RX_ADDR0_RX_Msk


	)

5618 
	#USB_ADDR1_RX_ADDR1_RX_Pos
 (1U)

	)

5619 
	#USB_ADDR1_RX_ADDR1_RX_Msk
 (0x7FFFU << 
USB_ADDR1_RX_ADDR1_RX_Pos
è

	)

5620 
	#USB_ADDR1_RX_ADDR1_RX
 
USB_ADDR1_RX_ADDR1_RX_Msk


	)

5623 
	#USB_ADDR2_RX_ADDR2_RX_Pos
 (1U)

	)

5624 
	#USB_ADDR2_RX_ADDR2_RX_Msk
 (0x7FFFU << 
USB_ADDR2_RX_ADDR2_RX_Pos
è

	)

5625 
	#USB_ADDR2_RX_ADDR2_RX
 
USB_ADDR2_RX_ADDR2_RX_Msk


	)

5628 
	#USB_ADDR3_RX_ADDR3_RX_Pos
 (1U)

	)

5629 
	#USB_ADDR3_RX_ADDR3_RX_Msk
 (0x7FFFU << 
USB_ADDR3_RX_ADDR3_RX_Pos
è

	)

5630 
	#USB_ADDR3_RX_ADDR3_RX
 
USB_ADDR3_RX_ADDR3_RX_Msk


	)

5633 
	#USB_ADDR4_RX_ADDR4_RX_Pos
 (1U)

	)

5634 
	#USB_ADDR4_RX_ADDR4_RX_Msk
 (0x7FFFU << 
USB_ADDR4_RX_ADDR4_RX_Pos
è

	)

5635 
	#USB_ADDR4_RX_ADDR4_RX
 
USB_ADDR4_RX_ADDR4_RX_Msk


	)

5638 
	#USB_ADDR5_RX_ADDR5_RX_Pos
 (1U)

	)

5639 
	#USB_ADDR5_RX_ADDR5_RX_Msk
 (0x7FFFU << 
USB_ADDR5_RX_ADDR5_RX_Pos
è

	)

5640 
	#USB_ADDR5_RX_ADDR5_RX
 
USB_ADDR5_RX_ADDR5_RX_Msk


	)

5643 
	#USB_ADDR6_RX_ADDR6_RX_Pos
 (1U)

	)

5644 
	#USB_ADDR6_RX_ADDR6_RX_Msk
 (0x7FFFU << 
USB_ADDR6_RX_ADDR6_RX_Pos
è

	)

5645 
	#USB_ADDR6_RX_ADDR6_RX
 
USB_ADDR6_RX_ADDR6_RX_Msk


	)

5648 
	#USB_ADDR7_RX_ADDR7_RX_Pos
 (1U)

	)

5649 
	#USB_ADDR7_RX_ADDR7_RX_Msk
 (0x7FFFU << 
USB_ADDR7_RX_ADDR7_RX_Pos
è

	)

5650 
	#USB_ADDR7_RX_ADDR7_RX
 
USB_ADDR7_RX_ADDR7_RX_Msk


	)

5655 
	#USB_COUNT0_RX_COUNT0_RX_Pos
 (0U)

	)

5656 
	#USB_COUNT0_RX_COUNT0_RX_Msk
 (0x3FFU << 
USB_COUNT0_RX_COUNT0_RX_Pos
è

	)

5657 
	#USB_COUNT0_RX_COUNT0_RX
 
USB_COUNT0_RX_COUNT0_RX_Msk


	)

5659 
	#USB_COUNT0_RX_NUM_BLOCK_Pos
 (10U)

	)

5660 
	#USB_COUNT0_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5661 
	#USB_COUNT0_RX_NUM_BLOCK
 
USB_COUNT0_RX_NUM_BLOCK_Msk


	)

5662 
	#USB_COUNT0_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5663 
	#USB_COUNT0_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5664 
	#USB_COUNT0_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5665 
	#USB_COUNT0_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5666 
	#USB_COUNT0_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5668 
	#USB_COUNT0_RX_BLSIZE_Pos
 (15U)

	)

5669 
	#USB_COUNT0_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT0_RX_BLSIZE_Pos
è

	)

5670 
	#USB_COUNT0_RX_BLSIZE
 
USB_COUNT0_RX_BLSIZE_Msk


	)

5673 
	#USB_COUNT1_RX_COUNT1_RX_Pos
 (0U)

	)

5674 
	#USB_COUNT1_RX_COUNT1_RX_Msk
 (0x3FFU << 
USB_COUNT1_RX_COUNT1_RX_Pos
è

	)

5675 
	#USB_COUNT1_RX_COUNT1_RX
 
USB_COUNT1_RX_COUNT1_RX_Msk


	)

5677 
	#USB_COUNT1_RX_NUM_BLOCK_Pos
 (10U)

	)

5678 
	#USB_COUNT1_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5679 
	#USB_COUNT1_RX_NUM_BLOCK
 
USB_COUNT1_RX_NUM_BLOCK_Msk


	)

5680 
	#USB_COUNT1_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5681 
	#USB_COUNT1_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5682 
	#USB_COUNT1_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5683 
	#USB_COUNT1_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5684 
	#USB_COUNT1_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5686 
	#USB_COUNT1_RX_BLSIZE_Pos
 (15U)

	)

5687 
	#USB_COUNT1_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT1_RX_BLSIZE_Pos
è

	)

5688 
	#USB_COUNT1_RX_BLSIZE
 
USB_COUNT1_RX_BLSIZE_Msk


	)

5691 
	#USB_COUNT2_RX_COUNT2_RX_Pos
 (0U)

	)

5692 
	#USB_COUNT2_RX_COUNT2_RX_Msk
 (0x3FFU << 
USB_COUNT2_RX_COUNT2_RX_Pos
è

	)

5693 
	#USB_COUNT2_RX_COUNT2_RX
 
USB_COUNT2_RX_COUNT2_RX_Msk


	)

5695 
	#USB_COUNT2_RX_NUM_BLOCK_Pos
 (10U)

	)

5696 
	#USB_COUNT2_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5697 
	#USB_COUNT2_RX_NUM_BLOCK
 
USB_COUNT2_RX_NUM_BLOCK_Msk


	)

5698 
	#USB_COUNT2_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5699 
	#USB_COUNT2_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5700 
	#USB_COUNT2_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5701 
	#USB_COUNT2_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5702 
	#USB_COUNT2_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5704 
	#USB_COUNT2_RX_BLSIZE_Pos
 (15U)

	)

5705 
	#USB_COUNT2_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT2_RX_BLSIZE_Pos
è

	)

5706 
	#USB_COUNT2_RX_BLSIZE
 
USB_COUNT2_RX_BLSIZE_Msk


	)

5709 
	#USB_COUNT3_RX_COUNT3_RX_Pos
 (0U)

	)

5710 
	#USB_COUNT3_RX_COUNT3_RX_Msk
 (0x3FFU << 
USB_COUNT3_RX_COUNT3_RX_Pos
è

	)

5711 
	#USB_COUNT3_RX_COUNT3_RX
 
USB_COUNT3_RX_COUNT3_RX_Msk


	)

5713 
	#USB_COUNT3_RX_NUM_BLOCK_Pos
 (10U)

	)

5714 
	#USB_COUNT3_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5715 
	#USB_COUNT3_RX_NUM_BLOCK
 
USB_COUNT3_RX_NUM_BLOCK_Msk


	)

5716 
	#USB_COUNT3_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5717 
	#USB_COUNT3_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5718 
	#USB_COUNT3_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5719 
	#USB_COUNT3_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5720 
	#USB_COUNT3_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5722 
	#USB_COUNT3_RX_BLSIZE_Pos
 (15U)

	)

5723 
	#USB_COUNT3_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT3_RX_BLSIZE_Pos
è

	)

5724 
	#USB_COUNT3_RX_BLSIZE
 
USB_COUNT3_RX_BLSIZE_Msk


	)

5727 
	#USB_COUNT4_RX_COUNT4_RX_Pos
 (0U)

	)

5728 
	#USB_COUNT4_RX_COUNT4_RX_Msk
 (0x3FFU << 
USB_COUNT4_RX_COUNT4_RX_Pos
è

	)

5729 
	#USB_COUNT4_RX_COUNT4_RX
 
USB_COUNT4_RX_COUNT4_RX_Msk


	)

5731 
	#USB_COUNT4_RX_NUM_BLOCK_Pos
 (10U)

	)

5732 
	#USB_COUNT4_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5733 
	#USB_COUNT4_RX_NUM_BLOCK
 
USB_COUNT4_RX_NUM_BLOCK_Msk


	)

5734 
	#USB_COUNT4_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5735 
	#USB_COUNT4_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5736 
	#USB_COUNT4_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5737 
	#USB_COUNT4_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5738 
	#USB_COUNT4_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5740 
	#USB_COUNT4_RX_BLSIZE_Pos
 (15U)

	)

5741 
	#USB_COUNT4_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT4_RX_BLSIZE_Pos
è

	)

5742 
	#USB_COUNT4_RX_BLSIZE
 
USB_COUNT4_RX_BLSIZE_Msk


	)

5745 
	#USB_COUNT5_RX_COUNT5_RX_Pos
 (0U)

	)

5746 
	#USB_COUNT5_RX_COUNT5_RX_Msk
 (0x3FFU << 
USB_COUNT5_RX_COUNT5_RX_Pos
è

	)

5747 
	#USB_COUNT5_RX_COUNT5_RX
 
USB_COUNT5_RX_COUNT5_RX_Msk


	)

5749 
	#USB_COUNT5_RX_NUM_BLOCK_Pos
 (10U)

	)

5750 
	#USB_COUNT5_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5751 
	#USB_COUNT5_RX_NUM_BLOCK
 
USB_COUNT5_RX_NUM_BLOCK_Msk


	)

5752 
	#USB_COUNT5_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5753 
	#USB_COUNT5_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5754 
	#USB_COUNT5_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5755 
	#USB_COUNT5_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5756 
	#USB_COUNT5_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5758 
	#USB_COUNT5_RX_BLSIZE_Pos
 (15U)

	)

5759 
	#USB_COUNT5_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT5_RX_BLSIZE_Pos
è

	)

5760 
	#USB_COUNT5_RX_BLSIZE
 
USB_COUNT5_RX_BLSIZE_Msk


	)

5763 
	#USB_COUNT6_RX_COUNT6_RX_Pos
 (0U)

	)

5764 
	#USB_COUNT6_RX_COUNT6_RX_Msk
 (0x3FFU << 
USB_COUNT6_RX_COUNT6_RX_Pos
è

	)

5765 
	#USB_COUNT6_RX_COUNT6_RX
 
USB_COUNT6_RX_COUNT6_RX_Msk


	)

5767 
	#USB_COUNT6_RX_NUM_BLOCK_Pos
 (10U)

	)

5768 
	#USB_COUNT6_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5769 
	#USB_COUNT6_RX_NUM_BLOCK
 
USB_COUNT6_RX_NUM_BLOCK_Msk


	)

5770 
	#USB_COUNT6_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5771 
	#USB_COUNT6_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5772 
	#USB_COUNT6_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5773 
	#USB_COUNT6_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5774 
	#USB_COUNT6_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5776 
	#USB_COUNT6_RX_BLSIZE_Pos
 (15U)

	)

5777 
	#USB_COUNT6_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT6_RX_BLSIZE_Pos
è

	)

5778 
	#USB_COUNT6_RX_BLSIZE
 
USB_COUNT6_RX_BLSIZE_Msk


	)

5781 
	#USB_COUNT7_RX_COUNT7_RX_Pos
 (0U)

	)

5782 
	#USB_COUNT7_RX_COUNT7_RX_Msk
 (0x3FFU << 
USB_COUNT7_RX_COUNT7_RX_Pos
è

	)

5783 
	#USB_COUNT7_RX_COUNT7_RX
 
USB_COUNT7_RX_COUNT7_RX_Msk


	)

5785 
	#USB_COUNT7_RX_NUM_BLOCK_Pos
 (10U)

	)

5786 
	#USB_COUNT7_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5787 
	#USB_COUNT7_RX_NUM_BLOCK
 
USB_COUNT7_RX_NUM_BLOCK_Msk


	)

5788 
	#USB_COUNT7_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5789 
	#USB_COUNT7_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5790 
	#USB_COUNT7_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5791 
	#USB_COUNT7_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5792 
	#USB_COUNT7_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5794 
	#USB_COUNT7_RX_BLSIZE_Pos
 (15U)

	)

5795 
	#USB_COUNT7_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT7_RX_BLSIZE_Pos
è

	)

5796 
	#USB_COUNT7_RX_BLSIZE
 
USB_COUNT7_RX_BLSIZE_Msk


	)

5801 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 0x000003FFU

	)

5803 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5804 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5805 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5806 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5807 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5808 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5810 
	#USB_COUNT0_RX_0_BLSIZE_0
 0x00008000U

	)

5813 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 0x03FF0000U

	)

5815 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5816 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5817 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5818 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5819 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5820 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5822 
	#USB_COUNT0_RX_1_BLSIZE_1
 0x80000000U

	)

5825 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 0x000003FFU

	)

5827 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5828 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5829 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5830 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5831 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5832 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5834 
	#USB_COUNT1_RX_0_BLSIZE_0
 0x00008000U

	)

5837 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 0x03FF0000U

	)

5839 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5840 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5841 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5842 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5843 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5844 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5846 
	#USB_COUNT1_RX_1_BLSIZE_1
 0x80000000U

	)

5849 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 0x000003FFU

	)

5851 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5852 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5853 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5854 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5855 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5856 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5858 
	#USB_COUNT2_RX_0_BLSIZE_0
 0x00008000U

	)

5861 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 0x03FF0000U

	)

5863 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5864 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5865 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5866 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5867 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5868 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5870 
	#USB_COUNT2_RX_1_BLSIZE_1
 0x80000000U

	)

5873 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 0x000003FFU

	)

5875 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5876 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5877 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5878 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5879 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5880 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5882 
	#USB_COUNT3_RX_0_BLSIZE_0
 0x00008000U

	)

5885 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 0x03FF0000U

	)

5887 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5888 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5889 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5890 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5891 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5892 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5894 
	#USB_COUNT3_RX_1_BLSIZE_1
 0x80000000U

	)

5897 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 0x000003FFU

	)

5899 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5900 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5901 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5902 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5903 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5904 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5906 
	#USB_COUNT4_RX_0_BLSIZE_0
 0x00008000U

	)

5909 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 0x03FF0000U

	)

5911 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5912 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5913 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5914 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5915 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5916 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5918 
	#USB_COUNT4_RX_1_BLSIZE_1
 0x80000000U

	)

5921 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 0x000003FFU

	)

5923 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5924 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5925 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5926 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5927 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5928 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5930 
	#USB_COUNT5_RX_0_BLSIZE_0
 0x00008000U

	)

5933 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 0x03FF0000U

	)

5935 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5936 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5937 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5938 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5939 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5940 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5942 
	#USB_COUNT5_RX_1_BLSIZE_1
 0x80000000U

	)

5945 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 0x000003FFU

	)

5947 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5948 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5949 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5950 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5951 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5952 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5954 
	#USB_COUNT6_RX_0_BLSIZE_0
 0x00008000U

	)

5957 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 0x03FF0000U

	)

5959 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5960 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5961 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5962 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5963 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5964 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5966 
	#USB_COUNT6_RX_1_BLSIZE_1
 0x80000000U

	)

5969 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 0x000003FFU

	)

5971 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5972 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5973 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5974 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5975 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5976 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5978 
	#USB_COUNT7_RX_0_BLSIZE_0
 0x00008000U

	)

5981 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 0x03FF0000U

	)

5983 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5984 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5985 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5986 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5987 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5988 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5990 
	#USB_COUNT7_RX_1_BLSIZE_1
 0x80000000U

	)

6000 
	#CAN_MCR_INRQ_Pos
 (0U)

	)

6001 
	#CAN_MCR_INRQ_Msk
 (0x1U << 
CAN_MCR_INRQ_Pos
è

	)

6002 
	#CAN_MCR_INRQ
 
CAN_MCR_INRQ_Msk


	)

6003 
	#CAN_MCR_SLEEP_Pos
 (1U)

	)

6004 
	#CAN_MCR_SLEEP_Msk
 (0x1U << 
CAN_MCR_SLEEP_Pos
è

	)

6005 
	#CAN_MCR_SLEEP
 
CAN_MCR_SLEEP_Msk


	)

6006 
	#CAN_MCR_TXFP_Pos
 (2U)

	)

6007 
	#CAN_MCR_TXFP_Msk
 (0x1U << 
CAN_MCR_TXFP_Pos
è

	)

6008 
	#CAN_MCR_TXFP
 
CAN_MCR_TXFP_Msk


	)

6009 
	#CAN_MCR_RFLM_Pos
 (3U)

	)

6010 
	#CAN_MCR_RFLM_Msk
 (0x1U << 
CAN_MCR_RFLM_Pos
è

	)

6011 
	#CAN_MCR_RFLM
 
CAN_MCR_RFLM_Msk


	)

6012 
	#CAN_MCR_NART_Pos
 (4U)

	)

6013 
	#CAN_MCR_NART_Msk
 (0x1U << 
CAN_MCR_NART_Pos
è

	)

6014 
	#CAN_MCR_NART
 
CAN_MCR_NART_Msk


	)

6015 
	#CAN_MCR_AWUM_Pos
 (5U)

	)

6016 
	#CAN_MCR_AWUM_Msk
 (0x1U << 
CAN_MCR_AWUM_Pos
è

	)

6017 
	#CAN_MCR_AWUM
 
CAN_MCR_AWUM_Msk


	)

6018 
	#CAN_MCR_ABOM_Pos
 (6U)

	)

6019 
	#CAN_MCR_ABOM_Msk
 (0x1U << 
CAN_MCR_ABOM_Pos
è

	)

6020 
	#CAN_MCR_ABOM
 
CAN_MCR_ABOM_Msk


	)

6021 
	#CAN_MCR_TTCM_Pos
 (7U)

	)

6022 
	#CAN_MCR_TTCM_Msk
 (0x1U << 
CAN_MCR_TTCM_Pos
è

	)

6023 
	#CAN_MCR_TTCM
 
CAN_MCR_TTCM_Msk


	)

6024 
	#CAN_MCR_RESET_Pos
 (15U)

	)

6025 
	#CAN_MCR_RESET_Msk
 (0x1U << 
CAN_MCR_RESET_Pos
è

	)

6026 
	#CAN_MCR_RESET
 
CAN_MCR_RESET_Msk


	)

6027 
	#CAN_MCR_DBF_Pos
 (16U)

	)

6028 
	#CAN_MCR_DBF_Msk
 (0x1U << 
CAN_MCR_DBF_Pos
è

	)

6029 
	#CAN_MCR_DBF
 
CAN_MCR_DBF_Msk


	)

6032 
	#CAN_MSR_INAK_Pos
 (0U)

	)

6033 
	#CAN_MSR_INAK_Msk
 (0x1U << 
CAN_MSR_INAK_Pos
è

	)

6034 
	#CAN_MSR_INAK
 
CAN_MSR_INAK_Msk


	)

6035 
	#CAN_MSR_SLAK_Pos
 (1U)

	)

6036 
	#CAN_MSR_SLAK_Msk
 (0x1U << 
CAN_MSR_SLAK_Pos
è

	)

6037 
	#CAN_MSR_SLAK
 
CAN_MSR_SLAK_Msk


	)

6038 
	#CAN_MSR_ERRI_Pos
 (2U)

	)

6039 
	#CAN_MSR_ERRI_Msk
 (0x1U << 
CAN_MSR_ERRI_Pos
è

	)

6040 
	#CAN_MSR_ERRI
 
CAN_MSR_ERRI_Msk


	)

6041 
	#CAN_MSR_WKUI_Pos
 (3U)

	)

6042 
	#CAN_MSR_WKUI_Msk
 (0x1U << 
CAN_MSR_WKUI_Pos
è

	)

6043 
	#CAN_MSR_WKUI
 
CAN_MSR_WKUI_Msk


	)

6044 
	#CAN_MSR_SLAKI_Pos
 (4U)

	)

6045 
	#CAN_MSR_SLAKI_Msk
 (0x1U << 
CAN_MSR_SLAKI_Pos
è

	)

6046 
	#CAN_MSR_SLAKI
 
CAN_MSR_SLAKI_Msk


	)

6047 
	#CAN_MSR_TXM_Pos
 (8U)

	)

6048 
	#CAN_MSR_TXM_Msk
 (0x1U << 
CAN_MSR_TXM_Pos
è

	)

6049 
	#CAN_MSR_TXM
 
CAN_MSR_TXM_Msk


	)

6050 
	#CAN_MSR_RXM_Pos
 (9U)

	)

6051 
	#CAN_MSR_RXM_Msk
 (0x1U << 
CAN_MSR_RXM_Pos
è

	)

6052 
	#CAN_MSR_RXM
 
CAN_MSR_RXM_Msk


	)

6053 
	#CAN_MSR_SAMP_Pos
 (10U)

	)

6054 
	#CAN_MSR_SAMP_Msk
 (0x1U << 
CAN_MSR_SAMP_Pos
è

	)

6055 
	#CAN_MSR_SAMP
 
CAN_MSR_SAMP_Msk


	)

6056 
	#CAN_MSR_RX_Pos
 (11U)

	)

6057 
	#CAN_MSR_RX_Msk
 (0x1U << 
CAN_MSR_RX_Pos
è

	)

6058 
	#CAN_MSR_RX
 
CAN_MSR_RX_Msk


	)

6061 
	#CAN_TSR_RQCP0_Pos
 (0U)

	)

6062 
	#CAN_TSR_RQCP0_Msk
 (0x1U << 
CAN_TSR_RQCP0_Pos
è

	)

6063 
	#CAN_TSR_RQCP0
 
CAN_TSR_RQCP0_Msk


	)

6064 
	#CAN_TSR_TXOK0_Pos
 (1U)

	)

6065 
	#CAN_TSR_TXOK0_Msk
 (0x1U << 
CAN_TSR_TXOK0_Pos
è

	)

6066 
	#CAN_TSR_TXOK0
 
CAN_TSR_TXOK0_Msk


	)

6067 
	#CAN_TSR_ALST0_Pos
 (2U)

	)

6068 
	#CAN_TSR_ALST0_Msk
 (0x1U << 
CAN_TSR_ALST0_Pos
è

	)

6069 
	#CAN_TSR_ALST0
 
CAN_TSR_ALST0_Msk


	)

6070 
	#CAN_TSR_TERR0_Pos
 (3U)

	)

6071 
	#CAN_TSR_TERR0_Msk
 (0x1U << 
CAN_TSR_TERR0_Pos
è

	)

6072 
	#CAN_TSR_TERR0
 
CAN_TSR_TERR0_Msk


	)

6073 
	#CAN_TSR_ABRQ0_Pos
 (7U)

	)

6074 
	#CAN_TSR_ABRQ0_Msk
 (0x1U << 
CAN_TSR_ABRQ0_Pos
è

	)

6075 
	#CAN_TSR_ABRQ0
 
CAN_TSR_ABRQ0_Msk


	)

6076 
	#CAN_TSR_RQCP1_Pos
 (8U)

	)

6077 
	#CAN_TSR_RQCP1_Msk
 (0x1U << 
CAN_TSR_RQCP1_Pos
è

	)

6078 
	#CAN_TSR_RQCP1
 
CAN_TSR_RQCP1_Msk


	)

6079 
	#CAN_TSR_TXOK1_Pos
 (9U)

	)

6080 
	#CAN_TSR_TXOK1_Msk
 (0x1U << 
CAN_TSR_TXOK1_Pos
è

	)

6081 
	#CAN_TSR_TXOK1
 
CAN_TSR_TXOK1_Msk


	)

6082 
	#CAN_TSR_ALST1_Pos
 (10U)

	)

6083 
	#CAN_TSR_ALST1_Msk
 (0x1U << 
CAN_TSR_ALST1_Pos
è

	)

6084 
	#CAN_TSR_ALST1
 
CAN_TSR_ALST1_Msk


	)

6085 
	#CAN_TSR_TERR1_Pos
 (11U)

	)

6086 
	#CAN_TSR_TERR1_Msk
 (0x1U << 
CAN_TSR_TERR1_Pos
è

	)

6087 
	#CAN_TSR_TERR1
 
CAN_TSR_TERR1_Msk


	)

6088 
	#CAN_TSR_ABRQ1_Pos
 (15U)

	)

6089 
	#CAN_TSR_ABRQ1_Msk
 (0x1U << 
CAN_TSR_ABRQ1_Pos
è

	)

6090 
	#CAN_TSR_ABRQ1
 
CAN_TSR_ABRQ1_Msk


	)

6091 
	#CAN_TSR_RQCP2_Pos
 (16U)

	)

6092 
	#CAN_TSR_RQCP2_Msk
 (0x1U << 
CAN_TSR_RQCP2_Pos
è

	)

6093 
	#CAN_TSR_RQCP2
 
CAN_TSR_RQCP2_Msk


	)

6094 
	#CAN_TSR_TXOK2_Pos
 (17U)

	)

6095 
	#CAN_TSR_TXOK2_Msk
 (0x1U << 
CAN_TSR_TXOK2_Pos
è

	)

6096 
	#CAN_TSR_TXOK2
 
CAN_TSR_TXOK2_Msk


	)

6097 
	#CAN_TSR_ALST2_Pos
 (18U)

	)

6098 
	#CAN_TSR_ALST2_Msk
 (0x1U << 
CAN_TSR_ALST2_Pos
è

	)

6099 
	#CAN_TSR_ALST2
 
CAN_TSR_ALST2_Msk


	)

6100 
	#CAN_TSR_TERR2_Pos
 (19U)

	)

6101 
	#CAN_TSR_TERR2_Msk
 (0x1U << 
CAN_TSR_TERR2_Pos
è

	)

6102 
	#CAN_TSR_TERR2
 
CAN_TSR_TERR2_Msk


	)

6103 
	#CAN_TSR_ABRQ2_Pos
 (23U)

	)

6104 
	#CAN_TSR_ABRQ2_Msk
 (0x1U << 
CAN_TSR_ABRQ2_Pos
è

	)

6105 
	#CAN_TSR_ABRQ2
 
CAN_TSR_ABRQ2_Msk


	)

6106 
	#CAN_TSR_CODE_Pos
 (24U)

	)

6107 
	#CAN_TSR_CODE_Msk
 (0x3U << 
CAN_TSR_CODE_Pos
è

	)

6108 
	#CAN_TSR_CODE
 
CAN_TSR_CODE_Msk


	)

6110 
	#CAN_TSR_TME_Pos
 (26U)

	)

6111 
	#CAN_TSR_TME_Msk
 (0x7U << 
CAN_TSR_TME_Pos
è

	)

6112 
	#CAN_TSR_TME
 
CAN_TSR_TME_Msk


	)

6113 
	#CAN_TSR_TME0_Pos
 (26U)

	)

6114 
	#CAN_TSR_TME0_Msk
 (0x1U << 
CAN_TSR_TME0_Pos
è

	)

6115 
	#CAN_TSR_TME0
 
CAN_TSR_TME0_Msk


	)

6116 
	#CAN_TSR_TME1_Pos
 (27U)

	)

6117 
	#CAN_TSR_TME1_Msk
 (0x1U << 
CAN_TSR_TME1_Pos
è

	)

6118 
	#CAN_TSR_TME1
 
CAN_TSR_TME1_Msk


	)

6119 
	#CAN_TSR_TME2_Pos
 (28U)

	)

6120 
	#CAN_TSR_TME2_Msk
 (0x1U << 
CAN_TSR_TME2_Pos
è

	)

6121 
	#CAN_TSR_TME2
 
CAN_TSR_TME2_Msk


	)

6123 
	#CAN_TSR_LOW_Pos
 (29U)

	)

6124 
	#CAN_TSR_LOW_Msk
 (0x7U << 
CAN_TSR_LOW_Pos
è

	)

6125 
	#CAN_TSR_LOW
 
CAN_TSR_LOW_Msk


	)

6126 
	#CAN_TSR_LOW0_Pos
 (29U)

	)

6127 
	#CAN_TSR_LOW0_Msk
 (0x1U << 
CAN_TSR_LOW0_Pos
è

	)

6128 
	#CAN_TSR_LOW0
 
CAN_TSR_LOW0_Msk


	)

6129 
	#CAN_TSR_LOW1_Pos
 (30U)

	)

6130 
	#CAN_TSR_LOW1_Msk
 (0x1U << 
CAN_TSR_LOW1_Pos
è

	)

6131 
	#CAN_TSR_LOW1
 
CAN_TSR_LOW1_Msk


	)

6132 
	#CAN_TSR_LOW2_Pos
 (31U)

	)

6133 
	#CAN_TSR_LOW2_Msk
 (0x1U << 
CAN_TSR_LOW2_Pos
è

	)

6134 
	#CAN_TSR_LOW2
 
CAN_TSR_LOW2_Msk


	)

6137 
	#CAN_RF0R_FMP0_Pos
 (0U)

	)

6138 
	#CAN_RF0R_FMP0_Msk
 (0x3U << 
CAN_RF0R_FMP0_Pos
è

	)

6139 
	#CAN_RF0R_FMP0
 
CAN_RF0R_FMP0_Msk


	)

6140 
	#CAN_RF0R_FULL0_Pos
 (3U)

	)

6141 
	#CAN_RF0R_FULL0_Msk
 (0x1U << 
CAN_RF0R_FULL0_Pos
è

	)

6142 
	#CAN_RF0R_FULL0
 
CAN_RF0R_FULL0_Msk


	)

6143 
	#CAN_RF0R_FOVR0_Pos
 (4U)

	)

6144 
	#CAN_RF0R_FOVR0_Msk
 (0x1U << 
CAN_RF0R_FOVR0_Pos
è

	)

6145 
	#CAN_RF0R_FOVR0
 
CAN_RF0R_FOVR0_Msk


	)

6146 
	#CAN_RF0R_RFOM0_Pos
 (5U)

	)

6147 
	#CAN_RF0R_RFOM0_Msk
 (0x1U << 
CAN_RF0R_RFOM0_Pos
è

	)

6148 
	#CAN_RF0R_RFOM0
 
CAN_RF0R_RFOM0_Msk


	)

6151 
	#CAN_RF1R_FMP1_Pos
 (0U)

	)

6152 
	#CAN_RF1R_FMP1_Msk
 (0x3U << 
CAN_RF1R_FMP1_Pos
è

	)

6153 
	#CAN_RF1R_FMP1
 
CAN_RF1R_FMP1_Msk


	)

6154 
	#CAN_RF1R_FULL1_Pos
 (3U)

	)

6155 
	#CAN_RF1R_FULL1_Msk
 (0x1U << 
CAN_RF1R_FULL1_Pos
è

	)

6156 
	#CAN_RF1R_FULL1
 
CAN_RF1R_FULL1_Msk


	)

6157 
	#CAN_RF1R_FOVR1_Pos
 (4U)

	)

6158 
	#CAN_RF1R_FOVR1_Msk
 (0x1U << 
CAN_RF1R_FOVR1_Pos
è

	)

6159 
	#CAN_RF1R_FOVR1
 
CAN_RF1R_FOVR1_Msk


	)

6160 
	#CAN_RF1R_RFOM1_Pos
 (5U)

	)

6161 
	#CAN_RF1R_RFOM1_Msk
 (0x1U << 
CAN_RF1R_RFOM1_Pos
è

	)

6162 
	#CAN_RF1R_RFOM1
 
CAN_RF1R_RFOM1_Msk


	)

6165 
	#CAN_IER_TMEIE_Pos
 (0U)

	)

6166 
	#CAN_IER_TMEIE_Msk
 (0x1U << 
CAN_IER_TMEIE_Pos
è

	)

6167 
	#CAN_IER_TMEIE
 
CAN_IER_TMEIE_Msk


	)

6168 
	#CAN_IER_FMPIE0_Pos
 (1U)

	)

6169 
	#CAN_IER_FMPIE0_Msk
 (0x1U << 
CAN_IER_FMPIE0_Pos
è

	)

6170 
	#CAN_IER_FMPIE0
 
CAN_IER_FMPIE0_Msk


	)

6171 
	#CAN_IER_FFIE0_Pos
 (2U)

	)

6172 
	#CAN_IER_FFIE0_Msk
 (0x1U << 
CAN_IER_FFIE0_Pos
è

	)

6173 
	#CAN_IER_FFIE0
 
CAN_IER_FFIE0_Msk


	)

6174 
	#CAN_IER_FOVIE0_Pos
 (3U)

	)

6175 
	#CAN_IER_FOVIE0_Msk
 (0x1U << 
CAN_IER_FOVIE0_Pos
è

	)

6176 
	#CAN_IER_FOVIE0
 
CAN_IER_FOVIE0_Msk


	)

6177 
	#CAN_IER_FMPIE1_Pos
 (4U)

	)

6178 
	#CAN_IER_FMPIE1_Msk
 (0x1U << 
CAN_IER_FMPIE1_Pos
è

	)

6179 
	#CAN_IER_FMPIE1
 
CAN_IER_FMPIE1_Msk


	)

6180 
	#CAN_IER_FFIE1_Pos
 (5U)

	)

6181 
	#CAN_IER_FFIE1_Msk
 (0x1U << 
CAN_IER_FFIE1_Pos
è

	)

6182 
	#CAN_IER_FFIE1
 
CAN_IER_FFIE1_Msk


	)

6183 
	#CAN_IER_FOVIE1_Pos
 (6U)

	)

6184 
	#CAN_IER_FOVIE1_Msk
 (0x1U << 
CAN_IER_FOVIE1_Pos
è

	)

6185 
	#CAN_IER_FOVIE1
 
CAN_IER_FOVIE1_Msk


	)

6186 
	#CAN_IER_EWGIE_Pos
 (8U)

	)

6187 
	#CAN_IER_EWGIE_Msk
 (0x1U << 
CAN_IER_EWGIE_Pos
è

	)

6188 
	#CAN_IER_EWGIE
 
CAN_IER_EWGIE_Msk


	)

6189 
	#CAN_IER_EPVIE_Pos
 (9U)

	)

6190 
	#CAN_IER_EPVIE_Msk
 (0x1U << 
CAN_IER_EPVIE_Pos
è

	)

6191 
	#CAN_IER_EPVIE
 
CAN_IER_EPVIE_Msk


	)

6192 
	#CAN_IER_BOFIE_Pos
 (10U)

	)

6193 
	#CAN_IER_BOFIE_Msk
 (0x1U << 
CAN_IER_BOFIE_Pos
è

	)

6194 
	#CAN_IER_BOFIE
 
CAN_IER_BOFIE_Msk


	)

6195 
	#CAN_IER_LECIE_Pos
 (11U)

	)

6196 
	#CAN_IER_LECIE_Msk
 (0x1U << 
CAN_IER_LECIE_Pos
è

	)

6197 
	#CAN_IER_LECIE
 
CAN_IER_LECIE_Msk


	)

6198 
	#CAN_IER_ERRIE_Pos
 (15U)

	)

6199 
	#CAN_IER_ERRIE_Msk
 (0x1U << 
CAN_IER_ERRIE_Pos
è

	)

6200 
	#CAN_IER_ERRIE
 
CAN_IER_ERRIE_Msk


	)

6201 
	#CAN_IER_WKUIE_Pos
 (16U)

	)

6202 
	#CAN_IER_WKUIE_Msk
 (0x1U << 
CAN_IER_WKUIE_Pos
è

	)

6203 
	#CAN_IER_WKUIE
 
CAN_IER_WKUIE_Msk


	)

6204 
	#CAN_IER_SLKIE_Pos
 (17U)

	)

6205 
	#CAN_IER_SLKIE_Msk
 (0x1U << 
CAN_IER_SLKIE_Pos
è

	)

6206 
	#CAN_IER_SLKIE
 
CAN_IER_SLKIE_Msk


	)

6209 
	#CAN_ESR_EWGF_Pos
 (0U)

	)

6210 
	#CAN_ESR_EWGF_Msk
 (0x1U << 
CAN_ESR_EWGF_Pos
è

	)

6211 
	#CAN_ESR_EWGF
 
CAN_ESR_EWGF_Msk


	)

6212 
	#CAN_ESR_EPVF_Pos
 (1U)

	)

6213 
	#CAN_ESR_EPVF_Msk
 (0x1U << 
CAN_ESR_EPVF_Pos
è

	)

6214 
	#CAN_ESR_EPVF
 
CAN_ESR_EPVF_Msk


	)

6215 
	#CAN_ESR_BOFF_Pos
 (2U)

	)

6216 
	#CAN_ESR_BOFF_Msk
 (0x1U << 
CAN_ESR_BOFF_Pos
è

	)

6217 
	#CAN_ESR_BOFF
 
CAN_ESR_BOFF_Msk


	)

6219 
	#CAN_ESR_LEC_Pos
 (4U)

	)

6220 
	#CAN_ESR_LEC_Msk
 (0x7U << 
CAN_ESR_LEC_Pos
è

	)

6221 
	#CAN_ESR_LEC
 
CAN_ESR_LEC_Msk


	)

6222 
	#CAN_ESR_LEC_0
 (0x1U << 
CAN_ESR_LEC_Pos
è

	)

6223 
	#CAN_ESR_LEC_1
 (0x2U << 
CAN_ESR_LEC_Pos
è

	)

6224 
	#CAN_ESR_LEC_2
 (0x4U << 
CAN_ESR_LEC_Pos
è

	)

6226 
	#CAN_ESR_TEC_Pos
 (16U)

	)

6227 
	#CAN_ESR_TEC_Msk
 (0xFFU << 
CAN_ESR_TEC_Pos
è

	)

6228 
	#CAN_ESR_TEC
 
CAN_ESR_TEC_Msk


	)

6229 
	#CAN_ESR_REC_Pos
 (24U)

	)

6230 
	#CAN_ESR_REC_Msk
 (0xFFU << 
CAN_ESR_REC_Pos
è

	)

6231 
	#CAN_ESR_REC
 
CAN_ESR_REC_Msk


	)

6234 
	#CAN_BTR_BRP_Pos
 (0U)

	)

6235 
	#CAN_BTR_BRP_Msk
 (0x3FFU << 
CAN_BTR_BRP_Pos
è

	)

6236 
	#CAN_BTR_BRP
 
CAN_BTR_BRP_Msk


	)

6237 
	#CAN_BTR_TS1_Pos
 (16U)

	)

6238 
	#CAN_BTR_TS1_Msk
 (0xFU << 
CAN_BTR_TS1_Pos
è

	)

6239 
	#CAN_BTR_TS1
 
CAN_BTR_TS1_Msk


	)

6240 
	#CAN_BTR_TS1_0
 (0x1U << 
CAN_BTR_TS1_Pos
è

	)

6241 
	#CAN_BTR_TS1_1
 (0x2U << 
CAN_BTR_TS1_Pos
è

	)

6242 
	#CAN_BTR_TS1_2
 (0x4U << 
CAN_BTR_TS1_Pos
è

	)

6243 
	#CAN_BTR_TS1_3
 (0x8U << 
CAN_BTR_TS1_Pos
è

	)

6244 
	#CAN_BTR_TS2_Pos
 (20U)

	)

6245 
	#CAN_BTR_TS2_Msk
 (0x7U << 
CAN_BTR_TS2_Pos
è

	)

6246 
	#CAN_BTR_TS2
 
CAN_BTR_TS2_Msk


	)

6247 
	#CAN_BTR_TS2_0
 (0x1U << 
CAN_BTR_TS2_Pos
è

	)

6248 
	#CAN_BTR_TS2_1
 (0x2U << 
CAN_BTR_TS2_Pos
è

	)

6249 
	#CAN_BTR_TS2_2
 (0x4U << 
CAN_BTR_TS2_Pos
è

	)

6250 
	#CAN_BTR_SJW_Pos
 (24U)

	)

6251 
	#CAN_BTR_SJW_Msk
 (0x3U << 
CAN_BTR_SJW_Pos
è

	)

6252 
	#CAN_BTR_SJW
 
CAN_BTR_SJW_Msk


	)

6253 
	#CAN_BTR_SJW_0
 (0x1U << 
CAN_BTR_SJW_Pos
è

	)

6254 
	#CAN_BTR_SJW_1
 (0x2U << 
CAN_BTR_SJW_Pos
è

	)

6255 
	#CAN_BTR_LBKM_Pos
 (30U)

	)

6256 
	#CAN_BTR_LBKM_Msk
 (0x1U << 
CAN_BTR_LBKM_Pos
è

	)

6257 
	#CAN_BTR_LBKM
 
CAN_BTR_LBKM_Msk


	)

6258 
	#CAN_BTR_SILM_Pos
 (31U)

	)

6259 
	#CAN_BTR_SILM_Msk
 (0x1U << 
CAN_BTR_SILM_Pos
è

	)

6260 
	#CAN_BTR_SILM
 
CAN_BTR_SILM_Msk


	)

6264 
	#CAN_TI0R_TXRQ_Pos
 (0U)

	)

6265 
	#CAN_TI0R_TXRQ_Msk
 (0x1U << 
CAN_TI0R_TXRQ_Pos
è

	)

6266 
	#CAN_TI0R_TXRQ
 
CAN_TI0R_TXRQ_Msk


	)

6267 
	#CAN_TI0R_RTR_Pos
 (1U)

	)

6268 
	#CAN_TI0R_RTR_Msk
 (0x1U << 
CAN_TI0R_RTR_Pos
è

	)

6269 
	#CAN_TI0R_RTR
 
CAN_TI0R_RTR_Msk


	)

6270 
	#CAN_TI0R_IDE_Pos
 (2U)

	)

6271 
	#CAN_TI0R_IDE_Msk
 (0x1U << 
CAN_TI0R_IDE_Pos
è

	)

6272 
	#CAN_TI0R_IDE
 
CAN_TI0R_IDE_Msk


	)

6273 
	#CAN_TI0R_EXID_Pos
 (3U)

	)

6274 
	#CAN_TI0R_EXID_Msk
 (0x3FFFFU << 
CAN_TI0R_EXID_Pos
è

	)

6275 
	#CAN_TI0R_EXID
 
CAN_TI0R_EXID_Msk


	)

6276 
	#CAN_TI0R_STID_Pos
 (21U)

	)

6277 
	#CAN_TI0R_STID_Msk
 (0x7FFU << 
CAN_TI0R_STID_Pos
è

	)

6278 
	#CAN_TI0R_STID
 
CAN_TI0R_STID_Msk


	)

6281 
	#CAN_TDT0R_DLC_Pos
 (0U)

	)

6282 
	#CAN_TDT0R_DLC_Msk
 (0xFU << 
CAN_TDT0R_DLC_Pos
è

	)

6283 
	#CAN_TDT0R_DLC
 
CAN_TDT0R_DLC_Msk


	)

6284 
	#CAN_TDT0R_TGT_Pos
 (8U)

	)

6285 
	#CAN_TDT0R_TGT_Msk
 (0x1U << 
CAN_TDT0R_TGT_Pos
è

	)

6286 
	#CAN_TDT0R_TGT
 
CAN_TDT0R_TGT_Msk


	)

6287 
	#CAN_TDT0R_TIME_Pos
 (16U)

	)

6288 
	#CAN_TDT0R_TIME_Msk
 (0xFFFFU << 
CAN_TDT0R_TIME_Pos
è

	)

6289 
	#CAN_TDT0R_TIME
 
CAN_TDT0R_TIME_Msk


	)

6292 
	#CAN_TDL0R_DATA0_Pos
 (0U)

	)

6293 
	#CAN_TDL0R_DATA0_Msk
 (0xFFU << 
CAN_TDL0R_DATA0_Pos
è

	)

6294 
	#CAN_TDL0R_DATA0
 
CAN_TDL0R_DATA0_Msk


	)

6295 
	#CAN_TDL0R_DATA1_Pos
 (8U)

	)

6296 
	#CAN_TDL0R_DATA1_Msk
 (0xFFU << 
CAN_TDL0R_DATA1_Pos
è

	)

6297 
	#CAN_TDL0R_DATA1
 
CAN_TDL0R_DATA1_Msk


	)

6298 
	#CAN_TDL0R_DATA2_Pos
 (16U)

	)

6299 
	#CAN_TDL0R_DATA2_Msk
 (0xFFU << 
CAN_TDL0R_DATA2_Pos
è

	)

6300 
	#CAN_TDL0R_DATA2
 
CAN_TDL0R_DATA2_Msk


	)

6301 
	#CAN_TDL0R_DATA3_Pos
 (24U)

	)

6302 
	#CAN_TDL0R_DATA3_Msk
 (0xFFU << 
CAN_TDL0R_DATA3_Pos
è

	)

6303 
	#CAN_TDL0R_DATA3
 
CAN_TDL0R_DATA3_Msk


	)

6306 
	#CAN_TDH0R_DATA4_Pos
 (0U)

	)

6307 
	#CAN_TDH0R_DATA4_Msk
 (0xFFU << 
CAN_TDH0R_DATA4_Pos
è

	)

6308 
	#CAN_TDH0R_DATA4
 
CAN_TDH0R_DATA4_Msk


	)

6309 
	#CAN_TDH0R_DATA5_Pos
 (8U)

	)

6310 
	#CAN_TDH0R_DATA5_Msk
 (0xFFU << 
CAN_TDH0R_DATA5_Pos
è

	)

6311 
	#CAN_TDH0R_DATA5
 
CAN_TDH0R_DATA5_Msk


	)

6312 
	#CAN_TDH0R_DATA6_Pos
 (16U)

	)

6313 
	#CAN_TDH0R_DATA6_Msk
 (0xFFU << 
CAN_TDH0R_DATA6_Pos
è

	)

6314 
	#CAN_TDH0R_DATA6
 
CAN_TDH0R_DATA6_Msk


	)

6315 
	#CAN_TDH0R_DATA7_Pos
 (24U)

	)

6316 
	#CAN_TDH0R_DATA7_Msk
 (0xFFU << 
CAN_TDH0R_DATA7_Pos
è

	)

6317 
	#CAN_TDH0R_DATA7
 
CAN_TDH0R_DATA7_Msk


	)

6320 
	#CAN_TI1R_TXRQ_Pos
 (0U)

	)

6321 
	#CAN_TI1R_TXRQ_Msk
 (0x1U << 
CAN_TI1R_TXRQ_Pos
è

	)

6322 
	#CAN_TI1R_TXRQ
 
CAN_TI1R_TXRQ_Msk


	)

6323 
	#CAN_TI1R_RTR_Pos
 (1U)

	)

6324 
	#CAN_TI1R_RTR_Msk
 (0x1U << 
CAN_TI1R_RTR_Pos
è

	)

6325 
	#CAN_TI1R_RTR
 
CAN_TI1R_RTR_Msk


	)

6326 
	#CAN_TI1R_IDE_Pos
 (2U)

	)

6327 
	#CAN_TI1R_IDE_Msk
 (0x1U << 
CAN_TI1R_IDE_Pos
è

	)

6328 
	#CAN_TI1R_IDE
 
CAN_TI1R_IDE_Msk


	)

6329 
	#CAN_TI1R_EXID_Pos
 (3U)

	)

6330 
	#CAN_TI1R_EXID_Msk
 (0x3FFFFU << 
CAN_TI1R_EXID_Pos
è

	)

6331 
	#CAN_TI1R_EXID
 
CAN_TI1R_EXID_Msk


	)

6332 
	#CAN_TI1R_STID_Pos
 (21U)

	)

6333 
	#CAN_TI1R_STID_Msk
 (0x7FFU << 
CAN_TI1R_STID_Pos
è

	)

6334 
	#CAN_TI1R_STID
 
CAN_TI1R_STID_Msk


	)

6337 
	#CAN_TDT1R_DLC_Pos
 (0U)

	)

6338 
	#CAN_TDT1R_DLC_Msk
 (0xFU << 
CAN_TDT1R_DLC_Pos
è

	)

6339 
	#CAN_TDT1R_DLC
 
CAN_TDT1R_DLC_Msk


	)

6340 
	#CAN_TDT1R_TGT_Pos
 (8U)

	)

6341 
	#CAN_TDT1R_TGT_Msk
 (0x1U << 
CAN_TDT1R_TGT_Pos
è

	)

6342 
	#CAN_TDT1R_TGT
 
CAN_TDT1R_TGT_Msk


	)

6343 
	#CAN_TDT1R_TIME_Pos
 (16U)

	)

6344 
	#CAN_TDT1R_TIME_Msk
 (0xFFFFU << 
CAN_TDT1R_TIME_Pos
è

	)

6345 
	#CAN_TDT1R_TIME
 
CAN_TDT1R_TIME_Msk


	)

6348 
	#CAN_TDL1R_DATA0_Pos
 (0U)

	)

6349 
	#CAN_TDL1R_DATA0_Msk
 (0xFFU << 
CAN_TDL1R_DATA0_Pos
è

	)

6350 
	#CAN_TDL1R_DATA0
 
CAN_TDL1R_DATA0_Msk


	)

6351 
	#CAN_TDL1R_DATA1_Pos
 (8U)

	)

6352 
	#CAN_TDL1R_DATA1_Msk
 (0xFFU << 
CAN_TDL1R_DATA1_Pos
è

	)

6353 
	#CAN_TDL1R_DATA1
 
CAN_TDL1R_DATA1_Msk


	)

6354 
	#CAN_TDL1R_DATA2_Pos
 (16U)

	)

6355 
	#CAN_TDL1R_DATA2_Msk
 (0xFFU << 
CAN_TDL1R_DATA2_Pos
è

	)

6356 
	#CAN_TDL1R_DATA2
 
CAN_TDL1R_DATA2_Msk


	)

6357 
	#CAN_TDL1R_DATA3_Pos
 (24U)

	)

6358 
	#CAN_TDL1R_DATA3_Msk
 (0xFFU << 
CAN_TDL1R_DATA3_Pos
è

	)

6359 
	#CAN_TDL1R_DATA3
 
CAN_TDL1R_DATA3_Msk


	)

6362 
	#CAN_TDH1R_DATA4_Pos
 (0U)

	)

6363 
	#CAN_TDH1R_DATA4_Msk
 (0xFFU << 
CAN_TDH1R_DATA4_Pos
è

	)

6364 
	#CAN_TDH1R_DATA4
 
CAN_TDH1R_DATA4_Msk


	)

6365 
	#CAN_TDH1R_DATA5_Pos
 (8U)

	)

6366 
	#CAN_TDH1R_DATA5_Msk
 (0xFFU << 
CAN_TDH1R_DATA5_Pos
è

	)

6367 
	#CAN_TDH1R_DATA5
 
CAN_TDH1R_DATA5_Msk


	)

6368 
	#CAN_TDH1R_DATA6_Pos
 (16U)

	)

6369 
	#CAN_TDH1R_DATA6_Msk
 (0xFFU << 
CAN_TDH1R_DATA6_Pos
è

	)

6370 
	#CAN_TDH1R_DATA6
 
CAN_TDH1R_DATA6_Msk


	)

6371 
	#CAN_TDH1R_DATA7_Pos
 (24U)

	)

6372 
	#CAN_TDH1R_DATA7_Msk
 (0xFFU << 
CAN_TDH1R_DATA7_Pos
è

	)

6373 
	#CAN_TDH1R_DATA7
 
CAN_TDH1R_DATA7_Msk


	)

6376 
	#CAN_TI2R_TXRQ_Pos
 (0U)

	)

6377 
	#CAN_TI2R_TXRQ_Msk
 (0x1U << 
CAN_TI2R_TXRQ_Pos
è

	)

6378 
	#CAN_TI2R_TXRQ
 
CAN_TI2R_TXRQ_Msk


	)

6379 
	#CAN_TI2R_RTR_Pos
 (1U)

	)

6380 
	#CAN_TI2R_RTR_Msk
 (0x1U << 
CAN_TI2R_RTR_Pos
è

	)

6381 
	#CAN_TI2R_RTR
 
CAN_TI2R_RTR_Msk


	)

6382 
	#CAN_TI2R_IDE_Pos
 (2U)

	)

6383 
	#CAN_TI2R_IDE_Msk
 (0x1U << 
CAN_TI2R_IDE_Pos
è

	)

6384 
	#CAN_TI2R_IDE
 
CAN_TI2R_IDE_Msk


	)

6385 
	#CAN_TI2R_EXID_Pos
 (3U)

	)

6386 
	#CAN_TI2R_EXID_Msk
 (0x3FFFFU << 
CAN_TI2R_EXID_Pos
è

	)

6387 
	#CAN_TI2R_EXID
 
CAN_TI2R_EXID_Msk


	)

6388 
	#CAN_TI2R_STID_Pos
 (21U)

	)

6389 
	#CAN_TI2R_STID_Msk
 (0x7FFU << 
CAN_TI2R_STID_Pos
è

	)

6390 
	#CAN_TI2R_STID
 
CAN_TI2R_STID_Msk


	)

6393 
	#CAN_TDT2R_DLC_Pos
 (0U)

	)

6394 
	#CAN_TDT2R_DLC_Msk
 (0xFU << 
CAN_TDT2R_DLC_Pos
è

	)

6395 
	#CAN_TDT2R_DLC
 
CAN_TDT2R_DLC_Msk


	)

6396 
	#CAN_TDT2R_TGT_Pos
 (8U)

	)

6397 
	#CAN_TDT2R_TGT_Msk
 (0x1U << 
CAN_TDT2R_TGT_Pos
è

	)

6398 
	#CAN_TDT2R_TGT
 
CAN_TDT2R_TGT_Msk


	)

6399 
	#CAN_TDT2R_TIME_Pos
 (16U)

	)

6400 
	#CAN_TDT2R_TIME_Msk
 (0xFFFFU << 
CAN_TDT2R_TIME_Pos
è

	)

6401 
	#CAN_TDT2R_TIME
 
CAN_TDT2R_TIME_Msk


	)

6404 
	#CAN_TDL2R_DATA0_Pos
 (0U)

	)

6405 
	#CAN_TDL2R_DATA0_Msk
 (0xFFU << 
CAN_TDL2R_DATA0_Pos
è

	)

6406 
	#CAN_TDL2R_DATA0
 
CAN_TDL2R_DATA0_Msk


	)

6407 
	#CAN_TDL2R_DATA1_Pos
 (8U)

	)

6408 
	#CAN_TDL2R_DATA1_Msk
 (0xFFU << 
CAN_TDL2R_DATA1_Pos
è

	)

6409 
	#CAN_TDL2R_DATA1
 
CAN_TDL2R_DATA1_Msk


	)

6410 
	#CAN_TDL2R_DATA2_Pos
 (16U)

	)

6411 
	#CAN_TDL2R_DATA2_Msk
 (0xFFU << 
CAN_TDL2R_DATA2_Pos
è

	)

6412 
	#CAN_TDL2R_DATA2
 
CAN_TDL2R_DATA2_Msk


	)

6413 
	#CAN_TDL2R_DATA3_Pos
 (24U)

	)

6414 
	#CAN_TDL2R_DATA3_Msk
 (0xFFU << 
CAN_TDL2R_DATA3_Pos
è

	)

6415 
	#CAN_TDL2R_DATA3
 
CAN_TDL2R_DATA3_Msk


	)

6418 
	#CAN_TDH2R_DATA4_Pos
 (0U)

	)

6419 
	#CAN_TDH2R_DATA4_Msk
 (0xFFU << 
CAN_TDH2R_DATA4_Pos
è

	)

6420 
	#CAN_TDH2R_DATA4
 
CAN_TDH2R_DATA4_Msk


	)

6421 
	#CAN_TDH2R_DATA5_Pos
 (8U)

	)

6422 
	#CAN_TDH2R_DATA5_Msk
 (0xFFU << 
CAN_TDH2R_DATA5_Pos
è

	)

6423 
	#CAN_TDH2R_DATA5
 
CAN_TDH2R_DATA5_Msk


	)

6424 
	#CAN_TDH2R_DATA6_Pos
 (16U)

	)

6425 
	#CAN_TDH2R_DATA6_Msk
 (0xFFU << 
CAN_TDH2R_DATA6_Pos
è

	)

6426 
	#CAN_TDH2R_DATA6
 
CAN_TDH2R_DATA6_Msk


	)

6427 
	#CAN_TDH2R_DATA7_Pos
 (24U)

	)

6428 
	#CAN_TDH2R_DATA7_Msk
 (0xFFU << 
CAN_TDH2R_DATA7_Pos
è

	)

6429 
	#CAN_TDH2R_DATA7
 
CAN_TDH2R_DATA7_Msk


	)

6432 
	#CAN_RI0R_RTR_Pos
 (1U)

	)

6433 
	#CAN_RI0R_RTR_Msk
 (0x1U << 
CAN_RI0R_RTR_Pos
è

	)

6434 
	#CAN_RI0R_RTR
 
CAN_RI0R_RTR_Msk


	)

6435 
	#CAN_RI0R_IDE_Pos
 (2U)

	)

6436 
	#CAN_RI0R_IDE_Msk
 (0x1U << 
CAN_RI0R_IDE_Pos
è

	)

6437 
	#CAN_RI0R_IDE
 
CAN_RI0R_IDE_Msk


	)

6438 
	#CAN_RI0R_EXID_Pos
 (3U)

	)

6439 
	#CAN_RI0R_EXID_Msk
 (0x3FFFFU << 
CAN_RI0R_EXID_Pos
è

	)

6440 
	#CAN_RI0R_EXID
 
CAN_RI0R_EXID_Msk


	)

6441 
	#CAN_RI0R_STID_Pos
 (21U)

	)

6442 
	#CAN_RI0R_STID_Msk
 (0x7FFU << 
CAN_RI0R_STID_Pos
è

	)

6443 
	#CAN_RI0R_STID
 
CAN_RI0R_STID_Msk


	)

6446 
	#CAN_RDT0R_DLC_Pos
 (0U)

	)

6447 
	#CAN_RDT0R_DLC_Msk
 (0xFU << 
CAN_RDT0R_DLC_Pos
è

	)

6448 
	#CAN_RDT0R_DLC
 
CAN_RDT0R_DLC_Msk


	)

6449 
	#CAN_RDT0R_FMI_Pos
 (8U)

	)

6450 
	#CAN_RDT0R_FMI_Msk
 (0xFFU << 
CAN_RDT0R_FMI_Pos
è

	)

6451 
	#CAN_RDT0R_FMI
 
CAN_RDT0R_FMI_Msk


	)

6452 
	#CAN_RDT0R_TIME_Pos
 (16U)

	)

6453 
	#CAN_RDT0R_TIME_Msk
 (0xFFFFU << 
CAN_RDT0R_TIME_Pos
è

	)

6454 
	#CAN_RDT0R_TIME
 
CAN_RDT0R_TIME_Msk


	)

6457 
	#CAN_RDL0R_DATA0_Pos
 (0U)

	)

6458 
	#CAN_RDL0R_DATA0_Msk
 (0xFFU << 
CAN_RDL0R_DATA0_Pos
è

	)

6459 
	#CAN_RDL0R_DATA0
 
CAN_RDL0R_DATA0_Msk


	)

6460 
	#CAN_RDL0R_DATA1_Pos
 (8U)

	)

6461 
	#CAN_RDL0R_DATA1_Msk
 (0xFFU << 
CAN_RDL0R_DATA1_Pos
è

	)

6462 
	#CAN_RDL0R_DATA1
 
CAN_RDL0R_DATA1_Msk


	)

6463 
	#CAN_RDL0R_DATA2_Pos
 (16U)

	)

6464 
	#CAN_RDL0R_DATA2_Msk
 (0xFFU << 
CAN_RDL0R_DATA2_Pos
è

	)

6465 
	#CAN_RDL0R_DATA2
 
CAN_RDL0R_DATA2_Msk


	)

6466 
	#CAN_RDL0R_DATA3_Pos
 (24U)

	)

6467 
	#CAN_RDL0R_DATA3_Msk
 (0xFFU << 
CAN_RDL0R_DATA3_Pos
è

	)

6468 
	#CAN_RDL0R_DATA3
 
CAN_RDL0R_DATA3_Msk


	)

6471 
	#CAN_RDH0R_DATA4_Pos
 (0U)

	)

6472 
	#CAN_RDH0R_DATA4_Msk
 (0xFFU << 
CAN_RDH0R_DATA4_Pos
è

	)

6473 
	#CAN_RDH0R_DATA4
 
CAN_RDH0R_DATA4_Msk


	)

6474 
	#CAN_RDH0R_DATA5_Pos
 (8U)

	)

6475 
	#CAN_RDH0R_DATA5_Msk
 (0xFFU << 
CAN_RDH0R_DATA5_Pos
è

	)

6476 
	#CAN_RDH0R_DATA5
 
CAN_RDH0R_DATA5_Msk


	)

6477 
	#CAN_RDH0R_DATA6_Pos
 (16U)

	)

6478 
	#CAN_RDH0R_DATA6_Msk
 (0xFFU << 
CAN_RDH0R_DATA6_Pos
è

	)

6479 
	#CAN_RDH0R_DATA6
 
CAN_RDH0R_DATA6_Msk


	)

6480 
	#CAN_RDH0R_DATA7_Pos
 (24U)

	)

6481 
	#CAN_RDH0R_DATA7_Msk
 (0xFFU << 
CAN_RDH0R_DATA7_Pos
è

	)

6482 
	#CAN_RDH0R_DATA7
 
CAN_RDH0R_DATA7_Msk


	)

6485 
	#CAN_RI1R_RTR_Pos
 (1U)

	)

6486 
	#CAN_RI1R_RTR_Msk
 (0x1U << 
CAN_RI1R_RTR_Pos
è

	)

6487 
	#CAN_RI1R_RTR
 
CAN_RI1R_RTR_Msk


	)

6488 
	#CAN_RI1R_IDE_Pos
 (2U)

	)

6489 
	#CAN_RI1R_IDE_Msk
 (0x1U << 
CAN_RI1R_IDE_Pos
è

	)

6490 
	#CAN_RI1R_IDE
 
CAN_RI1R_IDE_Msk


	)

6491 
	#CAN_RI1R_EXID_Pos
 (3U)

	)

6492 
	#CAN_RI1R_EXID_Msk
 (0x3FFFFU << 
CAN_RI1R_EXID_Pos
è

	)

6493 
	#CAN_RI1R_EXID
 
CAN_RI1R_EXID_Msk


	)

6494 
	#CAN_RI1R_STID_Pos
 (21U)

	)

6495 
	#CAN_RI1R_STID_Msk
 (0x7FFU << 
CAN_RI1R_STID_Pos
è

	)

6496 
	#CAN_RI1R_STID
 
CAN_RI1R_STID_Msk


	)

6499 
	#CAN_RDT1R_DLC_Pos
 (0U)

	)

6500 
	#CAN_RDT1R_DLC_Msk
 (0xFU << 
CAN_RDT1R_DLC_Pos
è

	)

6501 
	#CAN_RDT1R_DLC
 
CAN_RDT1R_DLC_Msk


	)

6502 
	#CAN_RDT1R_FMI_Pos
 (8U)

	)

6503 
	#CAN_RDT1R_FMI_Msk
 (0xFFU << 
CAN_RDT1R_FMI_Pos
è

	)

6504 
	#CAN_RDT1R_FMI
 
CAN_RDT1R_FMI_Msk


	)

6505 
	#CAN_RDT1R_TIME_Pos
 (16U)

	)

6506 
	#CAN_RDT1R_TIME_Msk
 (0xFFFFU << 
CAN_RDT1R_TIME_Pos
è

	)

6507 
	#CAN_RDT1R_TIME
 
CAN_RDT1R_TIME_Msk


	)

6510 
	#CAN_RDL1R_DATA0_Pos
 (0U)

	)

6511 
	#CAN_RDL1R_DATA0_Msk
 (0xFFU << 
CAN_RDL1R_DATA0_Pos
è

	)

6512 
	#CAN_RDL1R_DATA0
 
CAN_RDL1R_DATA0_Msk


	)

6513 
	#CAN_RDL1R_DATA1_Pos
 (8U)

	)

6514 
	#CAN_RDL1R_DATA1_Msk
 (0xFFU << 
CAN_RDL1R_DATA1_Pos
è

	)

6515 
	#CAN_RDL1R_DATA1
 
CAN_RDL1R_DATA1_Msk


	)

6516 
	#CAN_RDL1R_DATA2_Pos
 (16U)

	)

6517 
	#CAN_RDL1R_DATA2_Msk
 (0xFFU << 
CAN_RDL1R_DATA2_Pos
è

	)

6518 
	#CAN_RDL1R_DATA2
 
CAN_RDL1R_DATA2_Msk


	)

6519 
	#CAN_RDL1R_DATA3_Pos
 (24U)

	)

6520 
	#CAN_RDL1R_DATA3_Msk
 (0xFFU << 
CAN_RDL1R_DATA3_Pos
è

	)

6521 
	#CAN_RDL1R_DATA3
 
CAN_RDL1R_DATA3_Msk


	)

6524 
	#CAN_RDH1R_DATA4_Pos
 (0U)

	)

6525 
	#CAN_RDH1R_DATA4_Msk
 (0xFFU << 
CAN_RDH1R_DATA4_Pos
è

	)

6526 
	#CAN_RDH1R_DATA4
 
CAN_RDH1R_DATA4_Msk


	)

6527 
	#CAN_RDH1R_DATA5_Pos
 (8U)

	)

6528 
	#CAN_RDH1R_DATA5_Msk
 (0xFFU << 
CAN_RDH1R_DATA5_Pos
è

	)

6529 
	#CAN_RDH1R_DATA5
 
CAN_RDH1R_DATA5_Msk


	)

6530 
	#CAN_RDH1R_DATA6_Pos
 (16U)

	)

6531 
	#CAN_RDH1R_DATA6_Msk
 (0xFFU << 
CAN_RDH1R_DATA6_Pos
è

	)

6532 
	#CAN_RDH1R_DATA6
 
CAN_RDH1R_DATA6_Msk


	)

6533 
	#CAN_RDH1R_DATA7_Pos
 (24U)

	)

6534 
	#CAN_RDH1R_DATA7_Msk
 (0xFFU << 
CAN_RDH1R_DATA7_Pos
è

	)

6535 
	#CAN_RDH1R_DATA7
 
CAN_RDH1R_DATA7_Msk


	)

6539 
	#CAN_FMR_FINIT_Pos
 (0U)

	)

6540 
	#CAN_FMR_FINIT_Msk
 (0x1U << 
CAN_FMR_FINIT_Pos
è

	)

6541 
	#CAN_FMR_FINIT
 
CAN_FMR_FINIT_Msk


	)

6542 
	#CAN_FMR_CAN2SB_Pos
 (8U)

	)

6543 
	#CAN_FMR_CAN2SB_Msk
 (0x3FU << 
CAN_FMR_CAN2SB_Pos
è

	)

6544 
	#CAN_FMR_CAN2SB
 
CAN_FMR_CAN2SB_Msk


	)

6547 
	#CAN_FM1R_FBM_Pos
 (0U)

	)

6548 
	#CAN_FM1R_FBM_Msk
 (0x3FFFU << 
CAN_FM1R_FBM_Pos
è

	)

6549 
	#CAN_FM1R_FBM
 
CAN_FM1R_FBM_Msk


	)

6550 
	#CAN_FM1R_FBM0_Pos
 (0U)

	)

6551 
	#CAN_FM1R_FBM0_Msk
 (0x1U << 
CAN_FM1R_FBM0_Pos
è

	)

6552 
	#CAN_FM1R_FBM0
 
CAN_FM1R_FBM0_Msk


	)

6553 
	#CAN_FM1R_FBM1_Pos
 (1U)

	)

6554 
	#CAN_FM1R_FBM1_Msk
 (0x1U << 
CAN_FM1R_FBM1_Pos
è

	)

6555 
	#CAN_FM1R_FBM1
 
CAN_FM1R_FBM1_Msk


	)

6556 
	#CAN_FM1R_FBM2_Pos
 (2U)

	)

6557 
	#CAN_FM1R_FBM2_Msk
 (0x1U << 
CAN_FM1R_FBM2_Pos
è

	)

6558 
	#CAN_FM1R_FBM2
 
CAN_FM1R_FBM2_Msk


	)

6559 
	#CAN_FM1R_FBM3_Pos
 (3U)

	)

6560 
	#CAN_FM1R_FBM3_Msk
 (0x1U << 
CAN_FM1R_FBM3_Pos
è

	)

6561 
	#CAN_FM1R_FBM3
 
CAN_FM1R_FBM3_Msk


	)

6562 
	#CAN_FM1R_FBM4_Pos
 (4U)

	)

6563 
	#CAN_FM1R_FBM4_Msk
 (0x1U << 
CAN_FM1R_FBM4_Pos
è

	)

6564 
	#CAN_FM1R_FBM4
 
CAN_FM1R_FBM4_Msk


	)

6565 
	#CAN_FM1R_FBM5_Pos
 (5U)

	)

6566 
	#CAN_FM1R_FBM5_Msk
 (0x1U << 
CAN_FM1R_FBM5_Pos
è

	)

6567 
	#CAN_FM1R_FBM5
 
CAN_FM1R_FBM5_Msk


	)

6568 
	#CAN_FM1R_FBM6_Pos
 (6U)

	)

6569 
	#CAN_FM1R_FBM6_Msk
 (0x1U << 
CAN_FM1R_FBM6_Pos
è

	)

6570 
	#CAN_FM1R_FBM6
 
CAN_FM1R_FBM6_Msk


	)

6571 
	#CAN_FM1R_FBM7_Pos
 (7U)

	)

6572 
	#CAN_FM1R_FBM7_Msk
 (0x1U << 
CAN_FM1R_FBM7_Pos
è

	)

6573 
	#CAN_FM1R_FBM7
 
CAN_FM1R_FBM7_Msk


	)

6574 
	#CAN_FM1R_FBM8_Pos
 (8U)

	)

6575 
	#CAN_FM1R_FBM8_Msk
 (0x1U << 
CAN_FM1R_FBM8_Pos
è

	)

6576 
	#CAN_FM1R_FBM8
 
CAN_FM1R_FBM8_Msk


	)

6577 
	#CAN_FM1R_FBM9_Pos
 (9U)

	)

6578 
	#CAN_FM1R_FBM9_Msk
 (0x1U << 
CAN_FM1R_FBM9_Pos
è

	)

6579 
	#CAN_FM1R_FBM9
 
CAN_FM1R_FBM9_Msk


	)

6580 
	#CAN_FM1R_FBM10_Pos
 (10U)

	)

6581 
	#CAN_FM1R_FBM10_Msk
 (0x1U << 
CAN_FM1R_FBM10_Pos
è

	)

6582 
	#CAN_FM1R_FBM10
 
CAN_FM1R_FBM10_Msk


	)

6583 
	#CAN_FM1R_FBM11_Pos
 (11U)

	)

6584 
	#CAN_FM1R_FBM11_Msk
 (0x1U << 
CAN_FM1R_FBM11_Pos
è

	)

6585 
	#CAN_FM1R_FBM11
 
CAN_FM1R_FBM11_Msk


	)

6586 
	#CAN_FM1R_FBM12_Pos
 (12U)

	)

6587 
	#CAN_FM1R_FBM12_Msk
 (0x1U << 
CAN_FM1R_FBM12_Pos
è

	)

6588 
	#CAN_FM1R_FBM12
 
CAN_FM1R_FBM12_Msk


	)

6589 
	#CAN_FM1R_FBM13_Pos
 (13U)

	)

6590 
	#CAN_FM1R_FBM13_Msk
 (0x1U << 
CAN_FM1R_FBM13_Pos
è

	)

6591 
	#CAN_FM1R_FBM13
 
CAN_FM1R_FBM13_Msk


	)

6594 
	#CAN_FS1R_FSC_Pos
 (0U)

	)

6595 
	#CAN_FS1R_FSC_Msk
 (0x3FFFU << 
CAN_FS1R_FSC_Pos
è

	)

6596 
	#CAN_FS1R_FSC
 
CAN_FS1R_FSC_Msk


	)

6597 
	#CAN_FS1R_FSC0_Pos
 (0U)

	)

6598 
	#CAN_FS1R_FSC0_Msk
 (0x1U << 
CAN_FS1R_FSC0_Pos
è

	)

6599 
	#CAN_FS1R_FSC0
 
CAN_FS1R_FSC0_Msk


	)

6600 
	#CAN_FS1R_FSC1_Pos
 (1U)

	)

6601 
	#CAN_FS1R_FSC1_Msk
 (0x1U << 
CAN_FS1R_FSC1_Pos
è

	)

6602 
	#CAN_FS1R_FSC1
 
CAN_FS1R_FSC1_Msk


	)

6603 
	#CAN_FS1R_FSC2_Pos
 (2U)

	)

6604 
	#CAN_FS1R_FSC2_Msk
 (0x1U << 
CAN_FS1R_FSC2_Pos
è

	)

6605 
	#CAN_FS1R_FSC2
 
CAN_FS1R_FSC2_Msk


	)

6606 
	#CAN_FS1R_FSC3_Pos
 (3U)

	)

6607 
	#CAN_FS1R_FSC3_Msk
 (0x1U << 
CAN_FS1R_FSC3_Pos
è

	)

6608 
	#CAN_FS1R_FSC3
 
CAN_FS1R_FSC3_Msk


	)

6609 
	#CAN_FS1R_FSC4_Pos
 (4U)

	)

6610 
	#CAN_FS1R_FSC4_Msk
 (0x1U << 
CAN_FS1R_FSC4_Pos
è

	)

6611 
	#CAN_FS1R_FSC4
 
CAN_FS1R_FSC4_Msk


	)

6612 
	#CAN_FS1R_FSC5_Pos
 (5U)

	)

6613 
	#CAN_FS1R_FSC5_Msk
 (0x1U << 
CAN_FS1R_FSC5_Pos
è

	)

6614 
	#CAN_FS1R_FSC5
 
CAN_FS1R_FSC5_Msk


	)

6615 
	#CAN_FS1R_FSC6_Pos
 (6U)

	)

6616 
	#CAN_FS1R_FSC6_Msk
 (0x1U << 
CAN_FS1R_FSC6_Pos
è

	)

6617 
	#CAN_FS1R_FSC6
 
CAN_FS1R_FSC6_Msk


	)

6618 
	#CAN_FS1R_FSC7_Pos
 (7U)

	)

6619 
	#CAN_FS1R_FSC7_Msk
 (0x1U << 
CAN_FS1R_FSC7_Pos
è

	)

6620 
	#CAN_FS1R_FSC7
 
CAN_FS1R_FSC7_Msk


	)

6621 
	#CAN_FS1R_FSC8_Pos
 (8U)

	)

6622 
	#CAN_FS1R_FSC8_Msk
 (0x1U << 
CAN_FS1R_FSC8_Pos
è

	)

6623 
	#CAN_FS1R_FSC8
 
CAN_FS1R_FSC8_Msk


	)

6624 
	#CAN_FS1R_FSC9_Pos
 (9U)

	)

6625 
	#CAN_FS1R_FSC9_Msk
 (0x1U << 
CAN_FS1R_FSC9_Pos
è

	)

6626 
	#CAN_FS1R_FSC9
 
CAN_FS1R_FSC9_Msk


	)

6627 
	#CAN_FS1R_FSC10_Pos
 (10U)

	)

6628 
	#CAN_FS1R_FSC10_Msk
 (0x1U << 
CAN_FS1R_FSC10_Pos
è

	)

6629 
	#CAN_FS1R_FSC10
 
CAN_FS1R_FSC10_Msk


	)

6630 
	#CAN_FS1R_FSC11_Pos
 (11U)

	)

6631 
	#CAN_FS1R_FSC11_Msk
 (0x1U << 
CAN_FS1R_FSC11_Pos
è

	)

6632 
	#CAN_FS1R_FSC11
 
CAN_FS1R_FSC11_Msk


	)

6633 
	#CAN_FS1R_FSC12_Pos
 (12U)

	)

6634 
	#CAN_FS1R_FSC12_Msk
 (0x1U << 
CAN_FS1R_FSC12_Pos
è

	)

6635 
	#CAN_FS1R_FSC12
 
CAN_FS1R_FSC12_Msk


	)

6636 
	#CAN_FS1R_FSC13_Pos
 (13U)

	)

6637 
	#CAN_FS1R_FSC13_Msk
 (0x1U << 
CAN_FS1R_FSC13_Pos
è

	)

6638 
	#CAN_FS1R_FSC13
 
CAN_FS1R_FSC13_Msk


	)

6641 
	#CAN_FFA1R_FFA_Pos
 (0U)

	)

6642 
	#CAN_FFA1R_FFA_Msk
 (0x3FFFU << 
CAN_FFA1R_FFA_Pos
è

	)

6643 
	#CAN_FFA1R_FFA
 
CAN_FFA1R_FFA_Msk


	)

6644 
	#CAN_FFA1R_FFA0_Pos
 (0U)

	)

6645 
	#CAN_FFA1R_FFA0_Msk
 (0x1U << 
CAN_FFA1R_FFA0_Pos
è

	)

6646 
	#CAN_FFA1R_FFA0
 
CAN_FFA1R_FFA0_Msk


	)

6647 
	#CAN_FFA1R_FFA1_Pos
 (1U)

	)

6648 
	#CAN_FFA1R_FFA1_Msk
 (0x1U << 
CAN_FFA1R_FFA1_Pos
è

	)

6649 
	#CAN_FFA1R_FFA1
 
CAN_FFA1R_FFA1_Msk


	)

6650 
	#CAN_FFA1R_FFA2_Pos
 (2U)

	)

6651 
	#CAN_FFA1R_FFA2_Msk
 (0x1U << 
CAN_FFA1R_FFA2_Pos
è

	)

6652 
	#CAN_FFA1R_FFA2
 
CAN_FFA1R_FFA2_Msk


	)

6653 
	#CAN_FFA1R_FFA3_Pos
 (3U)

	)

6654 
	#CAN_FFA1R_FFA3_Msk
 (0x1U << 
CAN_FFA1R_FFA3_Pos
è

	)

6655 
	#CAN_FFA1R_FFA3
 
CAN_FFA1R_FFA3_Msk


	)

6656 
	#CAN_FFA1R_FFA4_Pos
 (4U)

	)

6657 
	#CAN_FFA1R_FFA4_Msk
 (0x1U << 
CAN_FFA1R_FFA4_Pos
è

	)

6658 
	#CAN_FFA1R_FFA4
 
CAN_FFA1R_FFA4_Msk


	)

6659 
	#CAN_FFA1R_FFA5_Pos
 (5U)

	)

6660 
	#CAN_FFA1R_FFA5_Msk
 (0x1U << 
CAN_FFA1R_FFA5_Pos
è

	)

6661 
	#CAN_FFA1R_FFA5
 
CAN_FFA1R_FFA5_Msk


	)

6662 
	#CAN_FFA1R_FFA6_Pos
 (6U)

	)

6663 
	#CAN_FFA1R_FFA6_Msk
 (0x1U << 
CAN_FFA1R_FFA6_Pos
è

	)

6664 
	#CAN_FFA1R_FFA6
 
CAN_FFA1R_FFA6_Msk


	)

6665 
	#CAN_FFA1R_FFA7_Pos
 (7U)

	)

6666 
	#CAN_FFA1R_FFA7_Msk
 (0x1U << 
CAN_FFA1R_FFA7_Pos
è

	)

6667 
	#CAN_FFA1R_FFA7
 
CAN_FFA1R_FFA7_Msk


	)

6668 
	#CAN_FFA1R_FFA8_Pos
 (8U)

	)

6669 
	#CAN_FFA1R_FFA8_Msk
 (0x1U << 
CAN_FFA1R_FFA8_Pos
è

	)

6670 
	#CAN_FFA1R_FFA8
 
CAN_FFA1R_FFA8_Msk


	)

6671 
	#CAN_FFA1R_FFA9_Pos
 (9U)

	)

6672 
	#CAN_FFA1R_FFA9_Msk
 (0x1U << 
CAN_FFA1R_FFA9_Pos
è

	)

6673 
	#CAN_FFA1R_FFA9
 
CAN_FFA1R_FFA9_Msk


	)

6674 
	#CAN_FFA1R_FFA10_Pos
 (10U)

	)

6675 
	#CAN_FFA1R_FFA10_Msk
 (0x1U << 
CAN_FFA1R_FFA10_Pos
è

	)

6676 
	#CAN_FFA1R_FFA10
 
CAN_FFA1R_FFA10_Msk


	)

6677 
	#CAN_FFA1R_FFA11_Pos
 (11U)

	)

6678 
	#CAN_FFA1R_FFA11_Msk
 (0x1U << 
CAN_FFA1R_FFA11_Pos
è

	)

6679 
	#CAN_FFA1R_FFA11
 
CAN_FFA1R_FFA11_Msk


	)

6680 
	#CAN_FFA1R_FFA12_Pos
 (12U)

	)

6681 
	#CAN_FFA1R_FFA12_Msk
 (0x1U << 
CAN_FFA1R_FFA12_Pos
è

	)

6682 
	#CAN_FFA1R_FFA12
 
CAN_FFA1R_FFA12_Msk


	)

6683 
	#CAN_FFA1R_FFA13_Pos
 (13U)

	)

6684 
	#CAN_FFA1R_FFA13_Msk
 (0x1U << 
CAN_FFA1R_FFA13_Pos
è

	)

6685 
	#CAN_FFA1R_FFA13
 
CAN_FFA1R_FFA13_Msk


	)

6688 
	#CAN_FA1R_FACT_Pos
 (0U)

	)

6689 
	#CAN_FA1R_FACT_Msk
 (0x3FFFU << 
CAN_FA1R_FACT_Pos
è

	)

6690 
	#CAN_FA1R_FACT
 
CAN_FA1R_FACT_Msk


	)

6691 
	#CAN_FA1R_FACT0_Pos
 (0U)

	)

6692 
	#CAN_FA1R_FACT0_Msk
 (0x1U << 
CAN_FA1R_FACT0_Pos
è

	)

6693 
	#CAN_FA1R_FACT0
 
CAN_FA1R_FACT0_Msk


	)

6694 
	#CAN_FA1R_FACT1_Pos
 (1U)

	)

6695 
	#CAN_FA1R_FACT1_Msk
 (0x1U << 
CAN_FA1R_FACT1_Pos
è

	)

6696 
	#CAN_FA1R_FACT1
 
CAN_FA1R_FACT1_Msk


	)

6697 
	#CAN_FA1R_FACT2_Pos
 (2U)

	)

6698 
	#CAN_FA1R_FACT2_Msk
 (0x1U << 
CAN_FA1R_FACT2_Pos
è

	)

6699 
	#CAN_FA1R_FACT2
 
CAN_FA1R_FACT2_Msk


	)

6700 
	#CAN_FA1R_FACT3_Pos
 (3U)

	)

6701 
	#CAN_FA1R_FACT3_Msk
 (0x1U << 
CAN_FA1R_FACT3_Pos
è

	)

6702 
	#CAN_FA1R_FACT3
 
CAN_FA1R_FACT3_Msk


	)

6703 
	#CAN_FA1R_FACT4_Pos
 (4U)

	)

6704 
	#CAN_FA1R_FACT4_Msk
 (0x1U << 
CAN_FA1R_FACT4_Pos
è

	)

6705 
	#CAN_FA1R_FACT4
 
CAN_FA1R_FACT4_Msk


	)

6706 
	#CAN_FA1R_FACT5_Pos
 (5U)

	)

6707 
	#CAN_FA1R_FACT5_Msk
 (0x1U << 
CAN_FA1R_FACT5_Pos
è

	)

6708 
	#CAN_FA1R_FACT5
 
CAN_FA1R_FACT5_Msk


	)

6709 
	#CAN_FA1R_FACT6_Pos
 (6U)

	)

6710 
	#CAN_FA1R_FACT6_Msk
 (0x1U << 
CAN_FA1R_FACT6_Pos
è

	)

6711 
	#CAN_FA1R_FACT6
 
CAN_FA1R_FACT6_Msk


	)

6712 
	#CAN_FA1R_FACT7_Pos
 (7U)

	)

6713 
	#CAN_FA1R_FACT7_Msk
 (0x1U << 
CAN_FA1R_FACT7_Pos
è

	)

6714 
	#CAN_FA1R_FACT7
 
CAN_FA1R_FACT7_Msk


	)

6715 
	#CAN_FA1R_FACT8_Pos
 (8U)

	)

6716 
	#CAN_FA1R_FACT8_Msk
 (0x1U << 
CAN_FA1R_FACT8_Pos
è

	)

6717 
	#CAN_FA1R_FACT8
 
CAN_FA1R_FACT8_Msk


	)

6718 
	#CAN_FA1R_FACT9_Pos
 (9U)

	)

6719 
	#CAN_FA1R_FACT9_Msk
 (0x1U << 
CAN_FA1R_FACT9_Pos
è

	)

6720 
	#CAN_FA1R_FACT9
 
CAN_FA1R_FACT9_Msk


	)

6721 
	#CAN_FA1R_FACT10_Pos
 (10U)

	)

6722 
	#CAN_FA1R_FACT10_Msk
 (0x1U << 
CAN_FA1R_FACT10_Pos
è

	)

6723 
	#CAN_FA1R_FACT10
 
CAN_FA1R_FACT10_Msk


	)

6724 
	#CAN_FA1R_FACT11_Pos
 (11U)

	)

6725 
	#CAN_FA1R_FACT11_Msk
 (0x1U << 
CAN_FA1R_FACT11_Pos
è

	)

6726 
	#CAN_FA1R_FACT11
 
CAN_FA1R_FACT11_Msk


	)

6727 
	#CAN_FA1R_FACT12_Pos
 (12U)

	)

6728 
	#CAN_FA1R_FACT12_Msk
 (0x1U << 
CAN_FA1R_FACT12_Pos
è

	)

6729 
	#CAN_FA1R_FACT12
 
CAN_FA1R_FACT12_Msk


	)

6730 
	#CAN_FA1R_FACT13_Pos
 (13U)

	)

6731 
	#CAN_FA1R_FACT13_Msk
 (0x1U << 
CAN_FA1R_FACT13_Pos
è

	)

6732 
	#CAN_FA1R_FACT13
 
CAN_FA1R_FACT13_Msk


	)

6735 
	#CAN_F0R1_FB0_Pos
 (0U)

	)

6736 
	#CAN_F0R1_FB0_Msk
 (0x1U << 
CAN_F0R1_FB0_Pos
è

	)

6737 
	#CAN_F0R1_FB0
 
CAN_F0R1_FB0_Msk


	)

6738 
	#CAN_F0R1_FB1_Pos
 (1U)

	)

6739 
	#CAN_F0R1_FB1_Msk
 (0x1U << 
CAN_F0R1_FB1_Pos
è

	)

6740 
	#CAN_F0R1_FB1
 
CAN_F0R1_FB1_Msk


	)

6741 
	#CAN_F0R1_FB2_Pos
 (2U)

	)

6742 
	#CAN_F0R1_FB2_Msk
 (0x1U << 
CAN_F0R1_FB2_Pos
è

	)

6743 
	#CAN_F0R1_FB2
 
CAN_F0R1_FB2_Msk


	)

6744 
	#CAN_F0R1_FB3_Pos
 (3U)

	)

6745 
	#CAN_F0R1_FB3_Msk
 (0x1U << 
CAN_F0R1_FB3_Pos
è

	)

6746 
	#CAN_F0R1_FB3
 
CAN_F0R1_FB3_Msk


	)

6747 
	#CAN_F0R1_FB4_Pos
 (4U)

	)

6748 
	#CAN_F0R1_FB4_Msk
 (0x1U << 
CAN_F0R1_FB4_Pos
è

	)

6749 
	#CAN_F0R1_FB4
 
CAN_F0R1_FB4_Msk


	)

6750 
	#CAN_F0R1_FB5_Pos
 (5U)

	)

6751 
	#CAN_F0R1_FB5_Msk
 (0x1U << 
CAN_F0R1_FB5_Pos
è

	)

6752 
	#CAN_F0R1_FB5
 
CAN_F0R1_FB5_Msk


	)

6753 
	#CAN_F0R1_FB6_Pos
 (6U)

	)

6754 
	#CAN_F0R1_FB6_Msk
 (0x1U << 
CAN_F0R1_FB6_Pos
è

	)

6755 
	#CAN_F0R1_FB6
 
CAN_F0R1_FB6_Msk


	)

6756 
	#CAN_F0R1_FB7_Pos
 (7U)

	)

6757 
	#CAN_F0R1_FB7_Msk
 (0x1U << 
CAN_F0R1_FB7_Pos
è

	)

6758 
	#CAN_F0R1_FB7
 
CAN_F0R1_FB7_Msk


	)

6759 
	#CAN_F0R1_FB8_Pos
 (8U)

	)

6760 
	#CAN_F0R1_FB8_Msk
 (0x1U << 
CAN_F0R1_FB8_Pos
è

	)

6761 
	#CAN_F0R1_FB8
 
CAN_F0R1_FB8_Msk


	)

6762 
	#CAN_F0R1_FB9_Pos
 (9U)

	)

6763 
	#CAN_F0R1_FB9_Msk
 (0x1U << 
CAN_F0R1_FB9_Pos
è

	)

6764 
	#CAN_F0R1_FB9
 
CAN_F0R1_FB9_Msk


	)

6765 
	#CAN_F0R1_FB10_Pos
 (10U)

	)

6766 
	#CAN_F0R1_FB10_Msk
 (0x1U << 
CAN_F0R1_FB10_Pos
è

	)

6767 
	#CAN_F0R1_FB10
 
CAN_F0R1_FB10_Msk


	)

6768 
	#CAN_F0R1_FB11_Pos
 (11U)

	)

6769 
	#CAN_F0R1_FB11_Msk
 (0x1U << 
CAN_F0R1_FB11_Pos
è

	)

6770 
	#CAN_F0R1_FB11
 
CAN_F0R1_FB11_Msk


	)

6771 
	#CAN_F0R1_FB12_Pos
 (12U)

	)

6772 
	#CAN_F0R1_FB12_Msk
 (0x1U << 
CAN_F0R1_FB12_Pos
è

	)

6773 
	#CAN_F0R1_FB12
 
CAN_F0R1_FB12_Msk


	)

6774 
	#CAN_F0R1_FB13_Pos
 (13U)

	)

6775 
	#CAN_F0R1_FB13_Msk
 (0x1U << 
CAN_F0R1_FB13_Pos
è

	)

6776 
	#CAN_F0R1_FB13
 
CAN_F0R1_FB13_Msk


	)

6777 
	#CAN_F0R1_FB14_Pos
 (14U)

	)

6778 
	#CAN_F0R1_FB14_Msk
 (0x1U << 
CAN_F0R1_FB14_Pos
è

	)

6779 
	#CAN_F0R1_FB14
 
CAN_F0R1_FB14_Msk


	)

6780 
	#CAN_F0R1_FB15_Pos
 (15U)

	)

6781 
	#CAN_F0R1_FB15_Msk
 (0x1U << 
CAN_F0R1_FB15_Pos
è

	)

6782 
	#CAN_F0R1_FB15
 
CAN_F0R1_FB15_Msk


	)

6783 
	#CAN_F0R1_FB16_Pos
 (16U)

	)

6784 
	#CAN_F0R1_FB16_Msk
 (0x1U << 
CAN_F0R1_FB16_Pos
è

	)

6785 
	#CAN_F0R1_FB16
 
CAN_F0R1_FB16_Msk


	)

6786 
	#CAN_F0R1_FB17_Pos
 (17U)

	)

6787 
	#CAN_F0R1_FB17_Msk
 (0x1U << 
CAN_F0R1_FB17_Pos
è

	)

6788 
	#CAN_F0R1_FB17
 
CAN_F0R1_FB17_Msk


	)

6789 
	#CAN_F0R1_FB18_Pos
 (18U)

	)

6790 
	#CAN_F0R1_FB18_Msk
 (0x1U << 
CAN_F0R1_FB18_Pos
è

	)

6791 
	#CAN_F0R1_FB18
 
CAN_F0R1_FB18_Msk


	)

6792 
	#CAN_F0R1_FB19_Pos
 (19U)

	)

6793 
	#CAN_F0R1_FB19_Msk
 (0x1U << 
CAN_F0R1_FB19_Pos
è

	)

6794 
	#CAN_F0R1_FB19
 
CAN_F0R1_FB19_Msk


	)

6795 
	#CAN_F0R1_FB20_Pos
 (20U)

	)

6796 
	#CAN_F0R1_FB20_Msk
 (0x1U << 
CAN_F0R1_FB20_Pos
è

	)

6797 
	#CAN_F0R1_FB20
 
CAN_F0R1_FB20_Msk


	)

6798 
	#CAN_F0R1_FB21_Pos
 (21U)

	)

6799 
	#CAN_F0R1_FB21_Msk
 (0x1U << 
CAN_F0R1_FB21_Pos
è

	)

6800 
	#CAN_F0R1_FB21
 
CAN_F0R1_FB21_Msk


	)

6801 
	#CAN_F0R1_FB22_Pos
 (22U)

	)

6802 
	#CAN_F0R1_FB22_Msk
 (0x1U << 
CAN_F0R1_FB22_Pos
è

	)

6803 
	#CAN_F0R1_FB22
 
CAN_F0R1_FB22_Msk


	)

6804 
	#CAN_F0R1_FB23_Pos
 (23U)

	)

6805 
	#CAN_F0R1_FB23_Msk
 (0x1U << 
CAN_F0R1_FB23_Pos
è

	)

6806 
	#CAN_F0R1_FB23
 
CAN_F0R1_FB23_Msk


	)

6807 
	#CAN_F0R1_FB24_Pos
 (24U)

	)

6808 
	#CAN_F0R1_FB24_Msk
 (0x1U << 
CAN_F0R1_FB24_Pos
è

	)

6809 
	#CAN_F0R1_FB24
 
CAN_F0R1_FB24_Msk


	)

6810 
	#CAN_F0R1_FB25_Pos
 (25U)

	)

6811 
	#CAN_F0R1_FB25_Msk
 (0x1U << 
CAN_F0R1_FB25_Pos
è

	)

6812 
	#CAN_F0R1_FB25
 
CAN_F0R1_FB25_Msk


	)

6813 
	#CAN_F0R1_FB26_Pos
 (26U)

	)

6814 
	#CAN_F0R1_FB26_Msk
 (0x1U << 
CAN_F0R1_FB26_Pos
è

	)

6815 
	#CAN_F0R1_FB26
 
CAN_F0R1_FB26_Msk


	)

6816 
	#CAN_F0R1_FB27_Pos
 (27U)

	)

6817 
	#CAN_F0R1_FB27_Msk
 (0x1U << 
CAN_F0R1_FB27_Pos
è

	)

6818 
	#CAN_F0R1_FB27
 
CAN_F0R1_FB27_Msk


	)

6819 
	#CAN_F0R1_FB28_Pos
 (28U)

	)

6820 
	#CAN_F0R1_FB28_Msk
 (0x1U << 
CAN_F0R1_FB28_Pos
è

	)

6821 
	#CAN_F0R1_FB28
 
CAN_F0R1_FB28_Msk


	)

6822 
	#CAN_F0R1_FB29_Pos
 (29U)

	)

6823 
	#CAN_F0R1_FB29_Msk
 (0x1U << 
CAN_F0R1_FB29_Pos
è

	)

6824 
	#CAN_F0R1_FB29
 
CAN_F0R1_FB29_Msk


	)

6825 
	#CAN_F0R1_FB30_Pos
 (30U)

	)

6826 
	#CAN_F0R1_FB30_Msk
 (0x1U << 
CAN_F0R1_FB30_Pos
è

	)

6827 
	#CAN_F0R1_FB30
 
CAN_F0R1_FB30_Msk


	)

6828 
	#CAN_F0R1_FB31_Pos
 (31U)

	)

6829 
	#CAN_F0R1_FB31_Msk
 (0x1U << 
CAN_F0R1_FB31_Pos
è

	)

6830 
	#CAN_F0R1_FB31
 
CAN_F0R1_FB31_Msk


	)

6833 
	#CAN_F1R1_FB0_Pos
 (0U)

	)

6834 
	#CAN_F1R1_FB0_Msk
 (0x1U << 
CAN_F1R1_FB0_Pos
è

	)

6835 
	#CAN_F1R1_FB0
 
CAN_F1R1_FB0_Msk


	)

6836 
	#CAN_F1R1_FB1_Pos
 (1U)

	)

6837 
	#CAN_F1R1_FB1_Msk
 (0x1U << 
CAN_F1R1_FB1_Pos
è

	)

6838 
	#CAN_F1R1_FB1
 
CAN_F1R1_FB1_Msk


	)

6839 
	#CAN_F1R1_FB2_Pos
 (2U)

	)

6840 
	#CAN_F1R1_FB2_Msk
 (0x1U << 
CAN_F1R1_FB2_Pos
è

	)

6841 
	#CAN_F1R1_FB2
 
CAN_F1R1_FB2_Msk


	)

6842 
	#CAN_F1R1_FB3_Pos
 (3U)

	)

6843 
	#CAN_F1R1_FB3_Msk
 (0x1U << 
CAN_F1R1_FB3_Pos
è

	)

6844 
	#CAN_F1R1_FB3
 
CAN_F1R1_FB3_Msk


	)

6845 
	#CAN_F1R1_FB4_Pos
 (4U)

	)

6846 
	#CAN_F1R1_FB4_Msk
 (0x1U << 
CAN_F1R1_FB4_Pos
è

	)

6847 
	#CAN_F1R1_FB4
 
CAN_F1R1_FB4_Msk


	)

6848 
	#CAN_F1R1_FB5_Pos
 (5U)

	)

6849 
	#CAN_F1R1_FB5_Msk
 (0x1U << 
CAN_F1R1_FB5_Pos
è

	)

6850 
	#CAN_F1R1_FB5
 
CAN_F1R1_FB5_Msk


	)

6851 
	#CAN_F1R1_FB6_Pos
 (6U)

	)

6852 
	#CAN_F1R1_FB6_Msk
 (0x1U << 
CAN_F1R1_FB6_Pos
è

	)

6853 
	#CAN_F1R1_FB6
 
CAN_F1R1_FB6_Msk


	)

6854 
	#CAN_F1R1_FB7_Pos
 (7U)

	)

6855 
	#CAN_F1R1_FB7_Msk
 (0x1U << 
CAN_F1R1_FB7_Pos
è

	)

6856 
	#CAN_F1R1_FB7
 
CAN_F1R1_FB7_Msk


	)

6857 
	#CAN_F1R1_FB8_Pos
 (8U)

	)

6858 
	#CAN_F1R1_FB8_Msk
 (0x1U << 
CAN_F1R1_FB8_Pos
è

	)

6859 
	#CAN_F1R1_FB8
 
CAN_F1R1_FB8_Msk


	)

6860 
	#CAN_F1R1_FB9_Pos
 (9U)

	)

6861 
	#CAN_F1R1_FB9_Msk
 (0x1U << 
CAN_F1R1_FB9_Pos
è

	)

6862 
	#CAN_F1R1_FB9
 
CAN_F1R1_FB9_Msk


	)

6863 
	#CAN_F1R1_FB10_Pos
 (10U)

	)

6864 
	#CAN_F1R1_FB10_Msk
 (0x1U << 
CAN_F1R1_FB10_Pos
è

	)

6865 
	#CAN_F1R1_FB10
 
CAN_F1R1_FB10_Msk


	)

6866 
	#CAN_F1R1_FB11_Pos
 (11U)

	)

6867 
	#CAN_F1R1_FB11_Msk
 (0x1U << 
CAN_F1R1_FB11_Pos
è

	)

6868 
	#CAN_F1R1_FB11
 
CAN_F1R1_FB11_Msk


	)

6869 
	#CAN_F1R1_FB12_Pos
 (12U)

	)

6870 
	#CAN_F1R1_FB12_Msk
 (0x1U << 
CAN_F1R1_FB12_Pos
è

	)

6871 
	#CAN_F1R1_FB12
 
CAN_F1R1_FB12_Msk


	)

6872 
	#CAN_F1R1_FB13_Pos
 (13U)

	)

6873 
	#CAN_F1R1_FB13_Msk
 (0x1U << 
CAN_F1R1_FB13_Pos
è

	)

6874 
	#CAN_F1R1_FB13
 
CAN_F1R1_FB13_Msk


	)

6875 
	#CAN_F1R1_FB14_Pos
 (14U)

	)

6876 
	#CAN_F1R1_FB14_Msk
 (0x1U << 
CAN_F1R1_FB14_Pos
è

	)

6877 
	#CAN_F1R1_FB14
 
CAN_F1R1_FB14_Msk


	)

6878 
	#CAN_F1R1_FB15_Pos
 (15U)

	)

6879 
	#CAN_F1R1_FB15_Msk
 (0x1U << 
CAN_F1R1_FB15_Pos
è

	)

6880 
	#CAN_F1R1_FB15
 
CAN_F1R1_FB15_Msk


	)

6881 
	#CAN_F1R1_FB16_Pos
 (16U)

	)

6882 
	#CAN_F1R1_FB16_Msk
 (0x1U << 
CAN_F1R1_FB16_Pos
è

	)

6883 
	#CAN_F1R1_FB16
 
CAN_F1R1_FB16_Msk


	)

6884 
	#CAN_F1R1_FB17_Pos
 (17U)

	)

6885 
	#CAN_F1R1_FB17_Msk
 (0x1U << 
CAN_F1R1_FB17_Pos
è

	)

6886 
	#CAN_F1R1_FB17
 
CAN_F1R1_FB17_Msk


	)

6887 
	#CAN_F1R1_FB18_Pos
 (18U)

	)

6888 
	#CAN_F1R1_FB18_Msk
 (0x1U << 
CAN_F1R1_FB18_Pos
è

	)

6889 
	#CAN_F1R1_FB18
 
CAN_F1R1_FB18_Msk


	)

6890 
	#CAN_F1R1_FB19_Pos
 (19U)

	)

6891 
	#CAN_F1R1_FB19_Msk
 (0x1U << 
CAN_F1R1_FB19_Pos
è

	)

6892 
	#CAN_F1R1_FB19
 
CAN_F1R1_FB19_Msk


	)

6893 
	#CAN_F1R1_FB20_Pos
 (20U)

	)

6894 
	#CAN_F1R1_FB20_Msk
 (0x1U << 
CAN_F1R1_FB20_Pos
è

	)

6895 
	#CAN_F1R1_FB20
 
CAN_F1R1_FB20_Msk


	)

6896 
	#CAN_F1R1_FB21_Pos
 (21U)

	)

6897 
	#CAN_F1R1_FB21_Msk
 (0x1U << 
CAN_F1R1_FB21_Pos
è

	)

6898 
	#CAN_F1R1_FB21
 
CAN_F1R1_FB21_Msk


	)

6899 
	#CAN_F1R1_FB22_Pos
 (22U)

	)

6900 
	#CAN_F1R1_FB22_Msk
 (0x1U << 
CAN_F1R1_FB22_Pos
è

	)

6901 
	#CAN_F1R1_FB22
 
CAN_F1R1_FB22_Msk


	)

6902 
	#CAN_F1R1_FB23_Pos
 (23U)

	)

6903 
	#CAN_F1R1_FB23_Msk
 (0x1U << 
CAN_F1R1_FB23_Pos
è

	)

6904 
	#CAN_F1R1_FB23
 
CAN_F1R1_FB23_Msk


	)

6905 
	#CAN_F1R1_FB24_Pos
 (24U)

	)

6906 
	#CAN_F1R1_FB24_Msk
 (0x1U << 
CAN_F1R1_FB24_Pos
è

	)

6907 
	#CAN_F1R1_FB24
 
CAN_F1R1_FB24_Msk


	)

6908 
	#CAN_F1R1_FB25_Pos
 (25U)

	)

6909 
	#CAN_F1R1_FB25_Msk
 (0x1U << 
CAN_F1R1_FB25_Pos
è

	)

6910 
	#CAN_F1R1_FB25
 
CAN_F1R1_FB25_Msk


	)

6911 
	#CAN_F1R1_FB26_Pos
 (26U)

	)

6912 
	#CAN_F1R1_FB26_Msk
 (0x1U << 
CAN_F1R1_FB26_Pos
è

	)

6913 
	#CAN_F1R1_FB26
 
CAN_F1R1_FB26_Msk


	)

6914 
	#CAN_F1R1_FB27_Pos
 (27U)

	)

6915 
	#CAN_F1R1_FB27_Msk
 (0x1U << 
CAN_F1R1_FB27_Pos
è

	)

6916 
	#CAN_F1R1_FB27
 
CAN_F1R1_FB27_Msk


	)

6917 
	#CAN_F1R1_FB28_Pos
 (28U)

	)

6918 
	#CAN_F1R1_FB28_Msk
 (0x1U << 
CAN_F1R1_FB28_Pos
è

	)

6919 
	#CAN_F1R1_FB28
 
CAN_F1R1_FB28_Msk


	)

6920 
	#CAN_F1R1_FB29_Pos
 (29U)

	)

6921 
	#CAN_F1R1_FB29_Msk
 (0x1U << 
CAN_F1R1_FB29_Pos
è

	)

6922 
	#CAN_F1R1_FB29
 
CAN_F1R1_FB29_Msk


	)

6923 
	#CAN_F1R1_FB30_Pos
 (30U)

	)

6924 
	#CAN_F1R1_FB30_Msk
 (0x1U << 
CAN_F1R1_FB30_Pos
è

	)

6925 
	#CAN_F1R1_FB30
 
CAN_F1R1_FB30_Msk


	)

6926 
	#CAN_F1R1_FB31_Pos
 (31U)

	)

6927 
	#CAN_F1R1_FB31_Msk
 (0x1U << 
CAN_F1R1_FB31_Pos
è

	)

6928 
	#CAN_F1R1_FB31
 
CAN_F1R1_FB31_Msk


	)

6931 
	#CAN_F2R1_FB0_Pos
 (0U)

	)

6932 
	#CAN_F2R1_FB0_Msk
 (0x1U << 
CAN_F2R1_FB0_Pos
è

	)

6933 
	#CAN_F2R1_FB0
 
CAN_F2R1_FB0_Msk


	)

6934 
	#CAN_F2R1_FB1_Pos
 (1U)

	)

6935 
	#CAN_F2R1_FB1_Msk
 (0x1U << 
CAN_F2R1_FB1_Pos
è

	)

6936 
	#CAN_F2R1_FB1
 
CAN_F2R1_FB1_Msk


	)

6937 
	#CAN_F2R1_FB2_Pos
 (2U)

	)

6938 
	#CAN_F2R1_FB2_Msk
 (0x1U << 
CAN_F2R1_FB2_Pos
è

	)

6939 
	#CAN_F2R1_FB2
 
CAN_F2R1_FB2_Msk


	)

6940 
	#CAN_F2R1_FB3_Pos
 (3U)

	)

6941 
	#CAN_F2R1_FB3_Msk
 (0x1U << 
CAN_F2R1_FB3_Pos
è

	)

6942 
	#CAN_F2R1_FB3
 
CAN_F2R1_FB3_Msk


	)

6943 
	#CAN_F2R1_FB4_Pos
 (4U)

	)

6944 
	#CAN_F2R1_FB4_Msk
 (0x1U << 
CAN_F2R1_FB4_Pos
è

	)

6945 
	#CAN_F2R1_FB4
 
CAN_F2R1_FB4_Msk


	)

6946 
	#CAN_F2R1_FB5_Pos
 (5U)

	)

6947 
	#CAN_F2R1_FB5_Msk
 (0x1U << 
CAN_F2R1_FB5_Pos
è

	)

6948 
	#CAN_F2R1_FB5
 
CAN_F2R1_FB5_Msk


	)

6949 
	#CAN_F2R1_FB6_Pos
 (6U)

	)

6950 
	#CAN_F2R1_FB6_Msk
 (0x1U << 
CAN_F2R1_FB6_Pos
è

	)

6951 
	#CAN_F2R1_FB6
 
CAN_F2R1_FB6_Msk


	)

6952 
	#CAN_F2R1_FB7_Pos
 (7U)

	)

6953 
	#CAN_F2R1_FB7_Msk
 (0x1U << 
CAN_F2R1_FB7_Pos
è

	)

6954 
	#CAN_F2R1_FB7
 
CAN_F2R1_FB7_Msk


	)

6955 
	#CAN_F2R1_FB8_Pos
 (8U)

	)

6956 
	#CAN_F2R1_FB8_Msk
 (0x1U << 
CAN_F2R1_FB8_Pos
è

	)

6957 
	#CAN_F2R1_FB8
 
CAN_F2R1_FB8_Msk


	)

6958 
	#CAN_F2R1_FB9_Pos
 (9U)

	)

6959 
	#CAN_F2R1_FB9_Msk
 (0x1U << 
CAN_F2R1_FB9_Pos
è

	)

6960 
	#CAN_F2R1_FB9
 
CAN_F2R1_FB9_Msk


	)

6961 
	#CAN_F2R1_FB10_Pos
 (10U)

	)

6962 
	#CAN_F2R1_FB10_Msk
 (0x1U << 
CAN_F2R1_FB10_Pos
è

	)

6963 
	#CAN_F2R1_FB10
 
CAN_F2R1_FB10_Msk


	)

6964 
	#CAN_F2R1_FB11_Pos
 (11U)

	)

6965 
	#CAN_F2R1_FB11_Msk
 (0x1U << 
CAN_F2R1_FB11_Pos
è

	)

6966 
	#CAN_F2R1_FB11
 
CAN_F2R1_FB11_Msk


	)

6967 
	#CAN_F2R1_FB12_Pos
 (12U)

	)

6968 
	#CAN_F2R1_FB12_Msk
 (0x1U << 
CAN_F2R1_FB12_Pos
è

	)

6969 
	#CAN_F2R1_FB12
 
CAN_F2R1_FB12_Msk


	)

6970 
	#CAN_F2R1_FB13_Pos
 (13U)

	)

6971 
	#CAN_F2R1_FB13_Msk
 (0x1U << 
CAN_F2R1_FB13_Pos
è

	)

6972 
	#CAN_F2R1_FB13
 
CAN_F2R1_FB13_Msk


	)

6973 
	#CAN_F2R1_FB14_Pos
 (14U)

	)

6974 
	#CAN_F2R1_FB14_Msk
 (0x1U << 
CAN_F2R1_FB14_Pos
è

	)

6975 
	#CAN_F2R1_FB14
 
CAN_F2R1_FB14_Msk


	)

6976 
	#CAN_F2R1_FB15_Pos
 (15U)

	)

6977 
	#CAN_F2R1_FB15_Msk
 (0x1U << 
CAN_F2R1_FB15_Pos
è

	)

6978 
	#CAN_F2R1_FB15
 
CAN_F2R1_FB15_Msk


	)

6979 
	#CAN_F2R1_FB16_Pos
 (16U)

	)

6980 
	#CAN_F2R1_FB16_Msk
 (0x1U << 
CAN_F2R1_FB16_Pos
è

	)

6981 
	#CAN_F2R1_FB16
 
CAN_F2R1_FB16_Msk


	)

6982 
	#CAN_F2R1_FB17_Pos
 (17U)

	)

6983 
	#CAN_F2R1_FB17_Msk
 (0x1U << 
CAN_F2R1_FB17_Pos
è

	)

6984 
	#CAN_F2R1_FB17
 
CAN_F2R1_FB17_Msk


	)

6985 
	#CAN_F2R1_FB18_Pos
 (18U)

	)

6986 
	#CAN_F2R1_FB18_Msk
 (0x1U << 
CAN_F2R1_FB18_Pos
è

	)

6987 
	#CAN_F2R1_FB18
 
CAN_F2R1_FB18_Msk


	)

6988 
	#CAN_F2R1_FB19_Pos
 (19U)

	)

6989 
	#CAN_F2R1_FB19_Msk
 (0x1U << 
CAN_F2R1_FB19_Pos
è

	)

6990 
	#CAN_F2R1_FB19
 
CAN_F2R1_FB19_Msk


	)

6991 
	#CAN_F2R1_FB20_Pos
 (20U)

	)

6992 
	#CAN_F2R1_FB20_Msk
 (0x1U << 
CAN_F2R1_FB20_Pos
è

	)

6993 
	#CAN_F2R1_FB20
 
CAN_F2R1_FB20_Msk


	)

6994 
	#CAN_F2R1_FB21_Pos
 (21U)

	)

6995 
	#CAN_F2R1_FB21_Msk
 (0x1U << 
CAN_F2R1_FB21_Pos
è

	)

6996 
	#CAN_F2R1_FB21
 
CAN_F2R1_FB21_Msk


	)

6997 
	#CAN_F2R1_FB22_Pos
 (22U)

	)

6998 
	#CAN_F2R1_FB22_Msk
 (0x1U << 
CAN_F2R1_FB22_Pos
è

	)

6999 
	#CAN_F2R1_FB22
 
CAN_F2R1_FB22_Msk


	)

7000 
	#CAN_F2R1_FB23_Pos
 (23U)

	)

7001 
	#CAN_F2R1_FB23_Msk
 (0x1U << 
CAN_F2R1_FB23_Pos
è

	)

7002 
	#CAN_F2R1_FB23
 
CAN_F2R1_FB23_Msk


	)

7003 
	#CAN_F2R1_FB24_Pos
 (24U)

	)

7004 
	#CAN_F2R1_FB24_Msk
 (0x1U << 
CAN_F2R1_FB24_Pos
è

	)

7005 
	#CAN_F2R1_FB24
 
CAN_F2R1_FB24_Msk


	)

7006 
	#CAN_F2R1_FB25_Pos
 (25U)

	)

7007 
	#CAN_F2R1_FB25_Msk
 (0x1U << 
CAN_F2R1_FB25_Pos
è

	)

7008 
	#CAN_F2R1_FB25
 
CAN_F2R1_FB25_Msk


	)

7009 
	#CAN_F2R1_FB26_Pos
 (26U)

	)

7010 
	#CAN_F2R1_FB26_Msk
 (0x1U << 
CAN_F2R1_FB26_Pos
è

	)

7011 
	#CAN_F2R1_FB26
 
CAN_F2R1_FB26_Msk


	)

7012 
	#CAN_F2R1_FB27_Pos
 (27U)

	)

7013 
	#CAN_F2R1_FB27_Msk
 (0x1U << 
CAN_F2R1_FB27_Pos
è

	)

7014 
	#CAN_F2R1_FB27
 
CAN_F2R1_FB27_Msk


	)

7015 
	#CAN_F2R1_FB28_Pos
 (28U)

	)

7016 
	#CAN_F2R1_FB28_Msk
 (0x1U << 
CAN_F2R1_FB28_Pos
è

	)

7017 
	#CAN_F2R1_FB28
 
CAN_F2R1_FB28_Msk


	)

7018 
	#CAN_F2R1_FB29_Pos
 (29U)

	)

7019 
	#CAN_F2R1_FB29_Msk
 (0x1U << 
CAN_F2R1_FB29_Pos
è

	)

7020 
	#CAN_F2R1_FB29
 
CAN_F2R1_FB29_Msk


	)

7021 
	#CAN_F2R1_FB30_Pos
 (30U)

	)

7022 
	#CAN_F2R1_FB30_Msk
 (0x1U << 
CAN_F2R1_FB30_Pos
è

	)

7023 
	#CAN_F2R1_FB30
 
CAN_F2R1_FB30_Msk


	)

7024 
	#CAN_F2R1_FB31_Pos
 (31U)

	)

7025 
	#CAN_F2R1_FB31_Msk
 (0x1U << 
CAN_F2R1_FB31_Pos
è

	)

7026 
	#CAN_F2R1_FB31
 
CAN_F2R1_FB31_Msk


	)

7029 
	#CAN_F3R1_FB0_Pos
 (0U)

	)

7030 
	#CAN_F3R1_FB0_Msk
 (0x1U << 
CAN_F3R1_FB0_Pos
è

	)

7031 
	#CAN_F3R1_FB0
 
CAN_F3R1_FB0_Msk


	)

7032 
	#CAN_F3R1_FB1_Pos
 (1U)

	)

7033 
	#CAN_F3R1_FB1_Msk
 (0x1U << 
CAN_F3R1_FB1_Pos
è

	)

7034 
	#CAN_F3R1_FB1
 
CAN_F3R1_FB1_Msk


	)

7035 
	#CAN_F3R1_FB2_Pos
 (2U)

	)

7036 
	#CAN_F3R1_FB2_Msk
 (0x1U << 
CAN_F3R1_FB2_Pos
è

	)

7037 
	#CAN_F3R1_FB2
 
CAN_F3R1_FB2_Msk


	)

7038 
	#CAN_F3R1_FB3_Pos
 (3U)

	)

7039 
	#CAN_F3R1_FB3_Msk
 (0x1U << 
CAN_F3R1_FB3_Pos
è

	)

7040 
	#CAN_F3R1_FB3
 
CAN_F3R1_FB3_Msk


	)

7041 
	#CAN_F3R1_FB4_Pos
 (4U)

	)

7042 
	#CAN_F3R1_FB4_Msk
 (0x1U << 
CAN_F3R1_FB4_Pos
è

	)

7043 
	#CAN_F3R1_FB4
 
CAN_F3R1_FB4_Msk


	)

7044 
	#CAN_F3R1_FB5_Pos
 (5U)

	)

7045 
	#CAN_F3R1_FB5_Msk
 (0x1U << 
CAN_F3R1_FB5_Pos
è

	)

7046 
	#CAN_F3R1_FB5
 
CAN_F3R1_FB5_Msk


	)

7047 
	#CAN_F3R1_FB6_Pos
 (6U)

	)

7048 
	#CAN_F3R1_FB6_Msk
 (0x1U << 
CAN_F3R1_FB6_Pos
è

	)

7049 
	#CAN_F3R1_FB6
 
CAN_F3R1_FB6_Msk


	)

7050 
	#CAN_F3R1_FB7_Pos
 (7U)

	)

7051 
	#CAN_F3R1_FB7_Msk
 (0x1U << 
CAN_F3R1_FB7_Pos
è

	)

7052 
	#CAN_F3R1_FB7
 
CAN_F3R1_FB7_Msk


	)

7053 
	#CAN_F3R1_FB8_Pos
 (8U)

	)

7054 
	#CAN_F3R1_FB8_Msk
 (0x1U << 
CAN_F3R1_FB8_Pos
è

	)

7055 
	#CAN_F3R1_FB8
 
CAN_F3R1_FB8_Msk


	)

7056 
	#CAN_F3R1_FB9_Pos
 (9U)

	)

7057 
	#CAN_F3R1_FB9_Msk
 (0x1U << 
CAN_F3R1_FB9_Pos
è

	)

7058 
	#CAN_F3R1_FB9
 
CAN_F3R1_FB9_Msk


	)

7059 
	#CAN_F3R1_FB10_Pos
 (10U)

	)

7060 
	#CAN_F3R1_FB10_Msk
 (0x1U << 
CAN_F3R1_FB10_Pos
è

	)

7061 
	#CAN_F3R1_FB10
 
CAN_F3R1_FB10_Msk


	)

7062 
	#CAN_F3R1_FB11_Pos
 (11U)

	)

7063 
	#CAN_F3R1_FB11_Msk
 (0x1U << 
CAN_F3R1_FB11_Pos
è

	)

7064 
	#CAN_F3R1_FB11
 
CAN_F3R1_FB11_Msk


	)

7065 
	#CAN_F3R1_FB12_Pos
 (12U)

	)

7066 
	#CAN_F3R1_FB12_Msk
 (0x1U << 
CAN_F3R1_FB12_Pos
è

	)

7067 
	#CAN_F3R1_FB12
 
CAN_F3R1_FB12_Msk


	)

7068 
	#CAN_F3R1_FB13_Pos
 (13U)

	)

7069 
	#CAN_F3R1_FB13_Msk
 (0x1U << 
CAN_F3R1_FB13_Pos
è

	)

7070 
	#CAN_F3R1_FB13
 
CAN_F3R1_FB13_Msk


	)

7071 
	#CAN_F3R1_FB14_Pos
 (14U)

	)

7072 
	#CAN_F3R1_FB14_Msk
 (0x1U << 
CAN_F3R1_FB14_Pos
è

	)

7073 
	#CAN_F3R1_FB14
 
CAN_F3R1_FB14_Msk


	)

7074 
	#CAN_F3R1_FB15_Pos
 (15U)

	)

7075 
	#CAN_F3R1_FB15_Msk
 (0x1U << 
CAN_F3R1_FB15_Pos
è

	)

7076 
	#CAN_F3R1_FB15
 
CAN_F3R1_FB15_Msk


	)

7077 
	#CAN_F3R1_FB16_Pos
 (16U)

	)

7078 
	#CAN_F3R1_FB16_Msk
 (0x1U << 
CAN_F3R1_FB16_Pos
è

	)

7079 
	#CAN_F3R1_FB16
 
CAN_F3R1_FB16_Msk


	)

7080 
	#CAN_F3R1_FB17_Pos
 (17U)

	)

7081 
	#CAN_F3R1_FB17_Msk
 (0x1U << 
CAN_F3R1_FB17_Pos
è

	)

7082 
	#CAN_F3R1_FB17
 
CAN_F3R1_FB17_Msk


	)

7083 
	#CAN_F3R1_FB18_Pos
 (18U)

	)

7084 
	#CAN_F3R1_FB18_Msk
 (0x1U << 
CAN_F3R1_FB18_Pos
è

	)

7085 
	#CAN_F3R1_FB18
 
CAN_F3R1_FB18_Msk


	)

7086 
	#CAN_F3R1_FB19_Pos
 (19U)

	)

7087 
	#CAN_F3R1_FB19_Msk
 (0x1U << 
CAN_F3R1_FB19_Pos
è

	)

7088 
	#CAN_F3R1_FB19
 
CAN_F3R1_FB19_Msk


	)

7089 
	#CAN_F3R1_FB20_Pos
 (20U)

	)

7090 
	#CAN_F3R1_FB20_Msk
 (0x1U << 
CAN_F3R1_FB20_Pos
è

	)

7091 
	#CAN_F3R1_FB20
 
CAN_F3R1_FB20_Msk


	)

7092 
	#CAN_F3R1_FB21_Pos
 (21U)

	)

7093 
	#CAN_F3R1_FB21_Msk
 (0x1U << 
CAN_F3R1_FB21_Pos
è

	)

7094 
	#CAN_F3R1_FB21
 
CAN_F3R1_FB21_Msk


	)

7095 
	#CAN_F3R1_FB22_Pos
 (22U)

	)

7096 
	#CAN_F3R1_FB22_Msk
 (0x1U << 
CAN_F3R1_FB22_Pos
è

	)

7097 
	#CAN_F3R1_FB22
 
CAN_F3R1_FB22_Msk


	)

7098 
	#CAN_F3R1_FB23_Pos
 (23U)

	)

7099 
	#CAN_F3R1_FB23_Msk
 (0x1U << 
CAN_F3R1_FB23_Pos
è

	)

7100 
	#CAN_F3R1_FB23
 
CAN_F3R1_FB23_Msk


	)

7101 
	#CAN_F3R1_FB24_Pos
 (24U)

	)

7102 
	#CAN_F3R1_FB24_Msk
 (0x1U << 
CAN_F3R1_FB24_Pos
è

	)

7103 
	#CAN_F3R1_FB24
 
CAN_F3R1_FB24_Msk


	)

7104 
	#CAN_F3R1_FB25_Pos
 (25U)

	)

7105 
	#CAN_F3R1_FB25_Msk
 (0x1U << 
CAN_F3R1_FB25_Pos
è

	)

7106 
	#CAN_F3R1_FB25
 
CAN_F3R1_FB25_Msk


	)

7107 
	#CAN_F3R1_FB26_Pos
 (26U)

	)

7108 
	#CAN_F3R1_FB26_Msk
 (0x1U << 
CAN_F3R1_FB26_Pos
è

	)

7109 
	#CAN_F3R1_FB26
 
CAN_F3R1_FB26_Msk


	)

7110 
	#CAN_F3R1_FB27_Pos
 (27U)

	)

7111 
	#CAN_F3R1_FB27_Msk
 (0x1U << 
CAN_F3R1_FB27_Pos
è

	)

7112 
	#CAN_F3R1_FB27
 
CAN_F3R1_FB27_Msk


	)

7113 
	#CAN_F3R1_FB28_Pos
 (28U)

	)

7114 
	#CAN_F3R1_FB28_Msk
 (0x1U << 
CAN_F3R1_FB28_Pos
è

	)

7115 
	#CAN_F3R1_FB28
 
CAN_F3R1_FB28_Msk


	)

7116 
	#CAN_F3R1_FB29_Pos
 (29U)

	)

7117 
	#CAN_F3R1_FB29_Msk
 (0x1U << 
CAN_F3R1_FB29_Pos
è

	)

7118 
	#CAN_F3R1_FB29
 
CAN_F3R1_FB29_Msk


	)

7119 
	#CAN_F3R1_FB30_Pos
 (30U)

	)

7120 
	#CAN_F3R1_FB30_Msk
 (0x1U << 
CAN_F3R1_FB30_Pos
è

	)

7121 
	#CAN_F3R1_FB30
 
CAN_F3R1_FB30_Msk


	)

7122 
	#CAN_F3R1_FB31_Pos
 (31U)

	)

7123 
	#CAN_F3R1_FB31_Msk
 (0x1U << 
CAN_F3R1_FB31_Pos
è

	)

7124 
	#CAN_F3R1_FB31
 
CAN_F3R1_FB31_Msk


	)

7127 
	#CAN_F4R1_FB0_Pos
 (0U)

	)

7128 
	#CAN_F4R1_FB0_Msk
 (0x1U << 
CAN_F4R1_FB0_Pos
è

	)

7129 
	#CAN_F4R1_FB0
 
CAN_F4R1_FB0_Msk


	)

7130 
	#CAN_F4R1_FB1_Pos
 (1U)

	)

7131 
	#CAN_F4R1_FB1_Msk
 (0x1U << 
CAN_F4R1_FB1_Pos
è

	)

7132 
	#CAN_F4R1_FB1
 
CAN_F4R1_FB1_Msk


	)

7133 
	#CAN_F4R1_FB2_Pos
 (2U)

	)

7134 
	#CAN_F4R1_FB2_Msk
 (0x1U << 
CAN_F4R1_FB2_Pos
è

	)

7135 
	#CAN_F4R1_FB2
 
CAN_F4R1_FB2_Msk


	)

7136 
	#CAN_F4R1_FB3_Pos
 (3U)

	)

7137 
	#CAN_F4R1_FB3_Msk
 (0x1U << 
CAN_F4R1_FB3_Pos
è

	)

7138 
	#CAN_F4R1_FB3
 
CAN_F4R1_FB3_Msk


	)

7139 
	#CAN_F4R1_FB4_Pos
 (4U)

	)

7140 
	#CAN_F4R1_FB4_Msk
 (0x1U << 
CAN_F4R1_FB4_Pos
è

	)

7141 
	#CAN_F4R1_FB4
 
CAN_F4R1_FB4_Msk


	)

7142 
	#CAN_F4R1_FB5_Pos
 (5U)

	)

7143 
	#CAN_F4R1_FB5_Msk
 (0x1U << 
CAN_F4R1_FB5_Pos
è

	)

7144 
	#CAN_F4R1_FB5
 
CAN_F4R1_FB5_Msk


	)

7145 
	#CAN_F4R1_FB6_Pos
 (6U)

	)

7146 
	#CAN_F4R1_FB6_Msk
 (0x1U << 
CAN_F4R1_FB6_Pos
è

	)

7147 
	#CAN_F4R1_FB6
 
CAN_F4R1_FB6_Msk


	)

7148 
	#CAN_F4R1_FB7_Pos
 (7U)

	)

7149 
	#CAN_F4R1_FB7_Msk
 (0x1U << 
CAN_F4R1_FB7_Pos
è

	)

7150 
	#CAN_F4R1_FB7
 
CAN_F4R1_FB7_Msk


	)

7151 
	#CAN_F4R1_FB8_Pos
 (8U)

	)

7152 
	#CAN_F4R1_FB8_Msk
 (0x1U << 
CAN_F4R1_FB8_Pos
è

	)

7153 
	#CAN_F4R1_FB8
 
CAN_F4R1_FB8_Msk


	)

7154 
	#CAN_F4R1_FB9_Pos
 (9U)

	)

7155 
	#CAN_F4R1_FB9_Msk
 (0x1U << 
CAN_F4R1_FB9_Pos
è

	)

7156 
	#CAN_F4R1_FB9
 
CAN_F4R1_FB9_Msk


	)

7157 
	#CAN_F4R1_FB10_Pos
 (10U)

	)

7158 
	#CAN_F4R1_FB10_Msk
 (0x1U << 
CAN_F4R1_FB10_Pos
è

	)

7159 
	#CAN_F4R1_FB10
 
CAN_F4R1_FB10_Msk


	)

7160 
	#CAN_F4R1_FB11_Pos
 (11U)

	)

7161 
	#CAN_F4R1_FB11_Msk
 (0x1U << 
CAN_F4R1_FB11_Pos
è

	)

7162 
	#CAN_F4R1_FB11
 
CAN_F4R1_FB11_Msk


	)

7163 
	#CAN_F4R1_FB12_Pos
 (12U)

	)

7164 
	#CAN_F4R1_FB12_Msk
 (0x1U << 
CAN_F4R1_FB12_Pos
è

	)

7165 
	#CAN_F4R1_FB12
 
CAN_F4R1_FB12_Msk


	)

7166 
	#CAN_F4R1_FB13_Pos
 (13U)

	)

7167 
	#CAN_F4R1_FB13_Msk
 (0x1U << 
CAN_F4R1_FB13_Pos
è

	)

7168 
	#CAN_F4R1_FB13
 
CAN_F4R1_FB13_Msk


	)

7169 
	#CAN_F4R1_FB14_Pos
 (14U)

	)

7170 
	#CAN_F4R1_FB14_Msk
 (0x1U << 
CAN_F4R1_FB14_Pos
è

	)

7171 
	#CAN_F4R1_FB14
 
CAN_F4R1_FB14_Msk


	)

7172 
	#CAN_F4R1_FB15_Pos
 (15U)

	)

7173 
	#CAN_F4R1_FB15_Msk
 (0x1U << 
CAN_F4R1_FB15_Pos
è

	)

7174 
	#CAN_F4R1_FB15
 
CAN_F4R1_FB15_Msk


	)

7175 
	#CAN_F4R1_FB16_Pos
 (16U)

	)

7176 
	#CAN_F4R1_FB16_Msk
 (0x1U << 
CAN_F4R1_FB16_Pos
è

	)

7177 
	#CAN_F4R1_FB16
 
CAN_F4R1_FB16_Msk


	)

7178 
	#CAN_F4R1_FB17_Pos
 (17U)

	)

7179 
	#CAN_F4R1_FB17_Msk
 (0x1U << 
CAN_F4R1_FB17_Pos
è

	)

7180 
	#CAN_F4R1_FB17
 
CAN_F4R1_FB17_Msk


	)

7181 
	#CAN_F4R1_FB18_Pos
 (18U)

	)

7182 
	#CAN_F4R1_FB18_Msk
 (0x1U << 
CAN_F4R1_FB18_Pos
è

	)

7183 
	#CAN_F4R1_FB18
 
CAN_F4R1_FB18_Msk


	)

7184 
	#CAN_F4R1_FB19_Pos
 (19U)

	)

7185 
	#CAN_F4R1_FB19_Msk
 (0x1U << 
CAN_F4R1_FB19_Pos
è

	)

7186 
	#CAN_F4R1_FB19
 
CAN_F4R1_FB19_Msk


	)

7187 
	#CAN_F4R1_FB20_Pos
 (20U)

	)

7188 
	#CAN_F4R1_FB20_Msk
 (0x1U << 
CAN_F4R1_FB20_Pos
è

	)

7189 
	#CAN_F4R1_FB20
 
CAN_F4R1_FB20_Msk


	)

7190 
	#CAN_F4R1_FB21_Pos
 (21U)

	)

7191 
	#CAN_F4R1_FB21_Msk
 (0x1U << 
CAN_F4R1_FB21_Pos
è

	)

7192 
	#CAN_F4R1_FB21
 
CAN_F4R1_FB21_Msk


	)

7193 
	#CAN_F4R1_FB22_Pos
 (22U)

	)

7194 
	#CAN_F4R1_FB22_Msk
 (0x1U << 
CAN_F4R1_FB22_Pos
è

	)

7195 
	#CAN_F4R1_FB22
 
CAN_F4R1_FB22_Msk


	)

7196 
	#CAN_F4R1_FB23_Pos
 (23U)

	)

7197 
	#CAN_F4R1_FB23_Msk
 (0x1U << 
CAN_F4R1_FB23_Pos
è

	)

7198 
	#CAN_F4R1_FB23
 
CAN_F4R1_FB23_Msk


	)

7199 
	#CAN_F4R1_FB24_Pos
 (24U)

	)

7200 
	#CAN_F4R1_FB24_Msk
 (0x1U << 
CAN_F4R1_FB24_Pos
è

	)

7201 
	#CAN_F4R1_FB24
 
CAN_F4R1_FB24_Msk


	)

7202 
	#CAN_F4R1_FB25_Pos
 (25U)

	)

7203 
	#CAN_F4R1_FB25_Msk
 (0x1U << 
CAN_F4R1_FB25_Pos
è

	)

7204 
	#CAN_F4R1_FB25
 
CAN_F4R1_FB25_Msk


	)

7205 
	#CAN_F4R1_FB26_Pos
 (26U)

	)

7206 
	#CAN_F4R1_FB26_Msk
 (0x1U << 
CAN_F4R1_FB26_Pos
è

	)

7207 
	#CAN_F4R1_FB26
 
CAN_F4R1_FB26_Msk


	)

7208 
	#CAN_F4R1_FB27_Pos
 (27U)

	)

7209 
	#CAN_F4R1_FB27_Msk
 (0x1U << 
CAN_F4R1_FB27_Pos
è

	)

7210 
	#CAN_F4R1_FB27
 
CAN_F4R1_FB27_Msk


	)

7211 
	#CAN_F4R1_FB28_Pos
 (28U)

	)

7212 
	#CAN_F4R1_FB28_Msk
 (0x1U << 
CAN_F4R1_FB28_Pos
è

	)

7213 
	#CAN_F4R1_FB28
 
CAN_F4R1_FB28_Msk


	)

7214 
	#CAN_F4R1_FB29_Pos
 (29U)

	)

7215 
	#CAN_F4R1_FB29_Msk
 (0x1U << 
CAN_F4R1_FB29_Pos
è

	)

7216 
	#CAN_F4R1_FB29
 
CAN_F4R1_FB29_Msk


	)

7217 
	#CAN_F4R1_FB30_Pos
 (30U)

	)

7218 
	#CAN_F4R1_FB30_Msk
 (0x1U << 
CAN_F4R1_FB30_Pos
è

	)

7219 
	#CAN_F4R1_FB30
 
CAN_F4R1_FB30_Msk


	)

7220 
	#CAN_F4R1_FB31_Pos
 (31U)

	)

7221 
	#CAN_F4R1_FB31_Msk
 (0x1U << 
CAN_F4R1_FB31_Pos
è

	)

7222 
	#CAN_F4R1_FB31
 
CAN_F4R1_FB31_Msk


	)

7225 
	#CAN_F5R1_FB0_Pos
 (0U)

	)

7226 
	#CAN_F5R1_FB0_Msk
 (0x1U << 
CAN_F5R1_FB0_Pos
è

	)

7227 
	#CAN_F5R1_FB0
 
CAN_F5R1_FB0_Msk


	)

7228 
	#CAN_F5R1_FB1_Pos
 (1U)

	)

7229 
	#CAN_F5R1_FB1_Msk
 (0x1U << 
CAN_F5R1_FB1_Pos
è

	)

7230 
	#CAN_F5R1_FB1
 
CAN_F5R1_FB1_Msk


	)

7231 
	#CAN_F5R1_FB2_Pos
 (2U)

	)

7232 
	#CAN_F5R1_FB2_Msk
 (0x1U << 
CAN_F5R1_FB2_Pos
è

	)

7233 
	#CAN_F5R1_FB2
 
CAN_F5R1_FB2_Msk


	)

7234 
	#CAN_F5R1_FB3_Pos
 (3U)

	)

7235 
	#CAN_F5R1_FB3_Msk
 (0x1U << 
CAN_F5R1_FB3_Pos
è

	)

7236 
	#CAN_F5R1_FB3
 
CAN_F5R1_FB3_Msk


	)

7237 
	#CAN_F5R1_FB4_Pos
 (4U)

	)

7238 
	#CAN_F5R1_FB4_Msk
 (0x1U << 
CAN_F5R1_FB4_Pos
è

	)

7239 
	#CAN_F5R1_FB4
 
CAN_F5R1_FB4_Msk


	)

7240 
	#CAN_F5R1_FB5_Pos
 (5U)

	)

7241 
	#CAN_F5R1_FB5_Msk
 (0x1U << 
CAN_F5R1_FB5_Pos
è

	)

7242 
	#CAN_F5R1_FB5
 
CAN_F5R1_FB5_Msk


	)

7243 
	#CAN_F5R1_FB6_Pos
 (6U)

	)

7244 
	#CAN_F5R1_FB6_Msk
 (0x1U << 
CAN_F5R1_FB6_Pos
è

	)

7245 
	#CAN_F5R1_FB6
 
CAN_F5R1_FB6_Msk


	)

7246 
	#CAN_F5R1_FB7_Pos
 (7U)

	)

7247 
	#CAN_F5R1_FB7_Msk
 (0x1U << 
CAN_F5R1_FB7_Pos
è

	)

7248 
	#CAN_F5R1_FB7
 
CAN_F5R1_FB7_Msk


	)

7249 
	#CAN_F5R1_FB8_Pos
 (8U)

	)

7250 
	#CAN_F5R1_FB8_Msk
 (0x1U << 
CAN_F5R1_FB8_Pos
è

	)

7251 
	#CAN_F5R1_FB8
 
CAN_F5R1_FB8_Msk


	)

7252 
	#CAN_F5R1_FB9_Pos
 (9U)

	)

7253 
	#CAN_F5R1_FB9_Msk
 (0x1U << 
CAN_F5R1_FB9_Pos
è

	)

7254 
	#CAN_F5R1_FB9
 
CAN_F5R1_FB9_Msk


	)

7255 
	#CAN_F5R1_FB10_Pos
 (10U)

	)

7256 
	#CAN_F5R1_FB10_Msk
 (0x1U << 
CAN_F5R1_FB10_Pos
è

	)

7257 
	#CAN_F5R1_FB10
 
CAN_F5R1_FB10_Msk


	)

7258 
	#CAN_F5R1_FB11_Pos
 (11U)

	)

7259 
	#CAN_F5R1_FB11_Msk
 (0x1U << 
CAN_F5R1_FB11_Pos
è

	)

7260 
	#CAN_F5R1_FB11
 
CAN_F5R1_FB11_Msk


	)

7261 
	#CAN_F5R1_FB12_Pos
 (12U)

	)

7262 
	#CAN_F5R1_FB12_Msk
 (0x1U << 
CAN_F5R1_FB12_Pos
è

	)

7263 
	#CAN_F5R1_FB12
 
CAN_F5R1_FB12_Msk


	)

7264 
	#CAN_F5R1_FB13_Pos
 (13U)

	)

7265 
	#CAN_F5R1_FB13_Msk
 (0x1U << 
CAN_F5R1_FB13_Pos
è

	)

7266 
	#CAN_F5R1_FB13
 
CAN_F5R1_FB13_Msk


	)

7267 
	#CAN_F5R1_FB14_Pos
 (14U)

	)

7268 
	#CAN_F5R1_FB14_Msk
 (0x1U << 
CAN_F5R1_FB14_Pos
è

	)

7269 
	#CAN_F5R1_FB14
 
CAN_F5R1_FB14_Msk


	)

7270 
	#CAN_F5R1_FB15_Pos
 (15U)

	)

7271 
	#CAN_F5R1_FB15_Msk
 (0x1U << 
CAN_F5R1_FB15_Pos
è

	)

7272 
	#CAN_F5R1_FB15
 
CAN_F5R1_FB15_Msk


	)

7273 
	#CAN_F5R1_FB16_Pos
 (16U)

	)

7274 
	#CAN_F5R1_FB16_Msk
 (0x1U << 
CAN_F5R1_FB16_Pos
è

	)

7275 
	#CAN_F5R1_FB16
 
CAN_F5R1_FB16_Msk


	)

7276 
	#CAN_F5R1_FB17_Pos
 (17U)

	)

7277 
	#CAN_F5R1_FB17_Msk
 (0x1U << 
CAN_F5R1_FB17_Pos
è

	)

7278 
	#CAN_F5R1_FB17
 
CAN_F5R1_FB17_Msk


	)

7279 
	#CAN_F5R1_FB18_Pos
 (18U)

	)

7280 
	#CAN_F5R1_FB18_Msk
 (0x1U << 
CAN_F5R1_FB18_Pos
è

	)

7281 
	#CAN_F5R1_FB18
 
CAN_F5R1_FB18_Msk


	)

7282 
	#CAN_F5R1_FB19_Pos
 (19U)

	)

7283 
	#CAN_F5R1_FB19_Msk
 (0x1U << 
CAN_F5R1_FB19_Pos
è

	)

7284 
	#CAN_F5R1_FB19
 
CAN_F5R1_FB19_Msk


	)

7285 
	#CAN_F5R1_FB20_Pos
 (20U)

	)

7286 
	#CAN_F5R1_FB20_Msk
 (0x1U << 
CAN_F5R1_FB20_Pos
è

	)

7287 
	#CAN_F5R1_FB20
 
CAN_F5R1_FB20_Msk


	)

7288 
	#CAN_F5R1_FB21_Pos
 (21U)

	)

7289 
	#CAN_F5R1_FB21_Msk
 (0x1U << 
CAN_F5R1_FB21_Pos
è

	)

7290 
	#CAN_F5R1_FB21
 
CAN_F5R1_FB21_Msk


	)

7291 
	#CAN_F5R1_FB22_Pos
 (22U)

	)

7292 
	#CAN_F5R1_FB22_Msk
 (0x1U << 
CAN_F5R1_FB22_Pos
è

	)

7293 
	#CAN_F5R1_FB22
 
CAN_F5R1_FB22_Msk


	)

7294 
	#CAN_F5R1_FB23_Pos
 (23U)

	)

7295 
	#CAN_F5R1_FB23_Msk
 (0x1U << 
CAN_F5R1_FB23_Pos
è

	)

7296 
	#CAN_F5R1_FB23
 
CAN_F5R1_FB23_Msk


	)

7297 
	#CAN_F5R1_FB24_Pos
 (24U)

	)

7298 
	#CAN_F5R1_FB24_Msk
 (0x1U << 
CAN_F5R1_FB24_Pos
è

	)

7299 
	#CAN_F5R1_FB24
 
CAN_F5R1_FB24_Msk


	)

7300 
	#CAN_F5R1_FB25_Pos
 (25U)

	)

7301 
	#CAN_F5R1_FB25_Msk
 (0x1U << 
CAN_F5R1_FB25_Pos
è

	)

7302 
	#CAN_F5R1_FB25
 
CAN_F5R1_FB25_Msk


	)

7303 
	#CAN_F5R1_FB26_Pos
 (26U)

	)

7304 
	#CAN_F5R1_FB26_Msk
 (0x1U << 
CAN_F5R1_FB26_Pos
è

	)

7305 
	#CAN_F5R1_FB26
 
CAN_F5R1_FB26_Msk


	)

7306 
	#CAN_F5R1_FB27_Pos
 (27U)

	)

7307 
	#CAN_F5R1_FB27_Msk
 (0x1U << 
CAN_F5R1_FB27_Pos
è

	)

7308 
	#CAN_F5R1_FB27
 
CAN_F5R1_FB27_Msk


	)

7309 
	#CAN_F5R1_FB28_Pos
 (28U)

	)

7310 
	#CAN_F5R1_FB28_Msk
 (0x1U << 
CAN_F5R1_FB28_Pos
è

	)

7311 
	#CAN_F5R1_FB28
 
CAN_F5R1_FB28_Msk


	)

7312 
	#CAN_F5R1_FB29_Pos
 (29U)

	)

7313 
	#CAN_F5R1_FB29_Msk
 (0x1U << 
CAN_F5R1_FB29_Pos
è

	)

7314 
	#CAN_F5R1_FB29
 
CAN_F5R1_FB29_Msk


	)

7315 
	#CAN_F5R1_FB30_Pos
 (30U)

	)

7316 
	#CAN_F5R1_FB30_Msk
 (0x1U << 
CAN_F5R1_FB30_Pos
è

	)

7317 
	#CAN_F5R1_FB30
 
CAN_F5R1_FB30_Msk


	)

7318 
	#CAN_F5R1_FB31_Pos
 (31U)

	)

7319 
	#CAN_F5R1_FB31_Msk
 (0x1U << 
CAN_F5R1_FB31_Pos
è

	)

7320 
	#CAN_F5R1_FB31
 
CAN_F5R1_FB31_Msk


	)

7323 
	#CAN_F6R1_FB0_Pos
 (0U)

	)

7324 
	#CAN_F6R1_FB0_Msk
 (0x1U << 
CAN_F6R1_FB0_Pos
è

	)

7325 
	#CAN_F6R1_FB0
 
CAN_F6R1_FB0_Msk


	)

7326 
	#CAN_F6R1_FB1_Pos
 (1U)

	)

7327 
	#CAN_F6R1_FB1_Msk
 (0x1U << 
CAN_F6R1_FB1_Pos
è

	)

7328 
	#CAN_F6R1_FB1
 
CAN_F6R1_FB1_Msk


	)

7329 
	#CAN_F6R1_FB2_Pos
 (2U)

	)

7330 
	#CAN_F6R1_FB2_Msk
 (0x1U << 
CAN_F6R1_FB2_Pos
è

	)

7331 
	#CAN_F6R1_FB2
 
CAN_F6R1_FB2_Msk


	)

7332 
	#CAN_F6R1_FB3_Pos
 (3U)

	)

7333 
	#CAN_F6R1_FB3_Msk
 (0x1U << 
CAN_F6R1_FB3_Pos
è

	)

7334 
	#CAN_F6R1_FB3
 
CAN_F6R1_FB3_Msk


	)

7335 
	#CAN_F6R1_FB4_Pos
 (4U)

	)

7336 
	#CAN_F6R1_FB4_Msk
 (0x1U << 
CAN_F6R1_FB4_Pos
è

	)

7337 
	#CAN_F6R1_FB4
 
CAN_F6R1_FB4_Msk


	)

7338 
	#CAN_F6R1_FB5_Pos
 (5U)

	)

7339 
	#CAN_F6R1_FB5_Msk
 (0x1U << 
CAN_F6R1_FB5_Pos
è

	)

7340 
	#CAN_F6R1_FB5
 
CAN_F6R1_FB5_Msk


	)

7341 
	#CAN_F6R1_FB6_Pos
 (6U)

	)

7342 
	#CAN_F6R1_FB6_Msk
 (0x1U << 
CAN_F6R1_FB6_Pos
è

	)

7343 
	#CAN_F6R1_FB6
 
CAN_F6R1_FB6_Msk


	)

7344 
	#CAN_F6R1_FB7_Pos
 (7U)

	)

7345 
	#CAN_F6R1_FB7_Msk
 (0x1U << 
CAN_F6R1_FB7_Pos
è

	)

7346 
	#CAN_F6R1_FB7
 
CAN_F6R1_FB7_Msk


	)

7347 
	#CAN_F6R1_FB8_Pos
 (8U)

	)

7348 
	#CAN_F6R1_FB8_Msk
 (0x1U << 
CAN_F6R1_FB8_Pos
è

	)

7349 
	#CAN_F6R1_FB8
 
CAN_F6R1_FB8_Msk


	)

7350 
	#CAN_F6R1_FB9_Pos
 (9U)

	)

7351 
	#CAN_F6R1_FB9_Msk
 (0x1U << 
CAN_F6R1_FB9_Pos
è

	)

7352 
	#CAN_F6R1_FB9
 
CAN_F6R1_FB9_Msk


	)

7353 
	#CAN_F6R1_FB10_Pos
 (10U)

	)

7354 
	#CAN_F6R1_FB10_Msk
 (0x1U << 
CAN_F6R1_FB10_Pos
è

	)

7355 
	#CAN_F6R1_FB10
 
CAN_F6R1_FB10_Msk


	)

7356 
	#CAN_F6R1_FB11_Pos
 (11U)

	)

7357 
	#CAN_F6R1_FB11_Msk
 (0x1U << 
CAN_F6R1_FB11_Pos
è

	)

7358 
	#CAN_F6R1_FB11
 
CAN_F6R1_FB11_Msk


	)

7359 
	#CAN_F6R1_FB12_Pos
 (12U)

	)

7360 
	#CAN_F6R1_FB12_Msk
 (0x1U << 
CAN_F6R1_FB12_Pos
è

	)

7361 
	#CAN_F6R1_FB12
 
CAN_F6R1_FB12_Msk


	)

7362 
	#CAN_F6R1_FB13_Pos
 (13U)

	)

7363 
	#CAN_F6R1_FB13_Msk
 (0x1U << 
CAN_F6R1_FB13_Pos
è

	)

7364 
	#CAN_F6R1_FB13
 
CAN_F6R1_FB13_Msk


	)

7365 
	#CAN_F6R1_FB14_Pos
 (14U)

	)

7366 
	#CAN_F6R1_FB14_Msk
 (0x1U << 
CAN_F6R1_FB14_Pos
è

	)

7367 
	#CAN_F6R1_FB14
 
CAN_F6R1_FB14_Msk


	)

7368 
	#CAN_F6R1_FB15_Pos
 (15U)

	)

7369 
	#CAN_F6R1_FB15_Msk
 (0x1U << 
CAN_F6R1_FB15_Pos
è

	)

7370 
	#CAN_F6R1_FB15
 
CAN_F6R1_FB15_Msk


	)

7371 
	#CAN_F6R1_FB16_Pos
 (16U)

	)

7372 
	#CAN_F6R1_FB16_Msk
 (0x1U << 
CAN_F6R1_FB16_Pos
è

	)

7373 
	#CAN_F6R1_FB16
 
CAN_F6R1_FB16_Msk


	)

7374 
	#CAN_F6R1_FB17_Pos
 (17U)

	)

7375 
	#CAN_F6R1_FB17_Msk
 (0x1U << 
CAN_F6R1_FB17_Pos
è

	)

7376 
	#CAN_F6R1_FB17
 
CAN_F6R1_FB17_Msk


	)

7377 
	#CAN_F6R1_FB18_Pos
 (18U)

	)

7378 
	#CAN_F6R1_FB18_Msk
 (0x1U << 
CAN_F6R1_FB18_Pos
è

	)

7379 
	#CAN_F6R1_FB18
 
CAN_F6R1_FB18_Msk


	)

7380 
	#CAN_F6R1_FB19_Pos
 (19U)

	)

7381 
	#CAN_F6R1_FB19_Msk
 (0x1U << 
CAN_F6R1_FB19_Pos
è

	)

7382 
	#CAN_F6R1_FB19
 
CAN_F6R1_FB19_Msk


	)

7383 
	#CAN_F6R1_FB20_Pos
 (20U)

	)

7384 
	#CAN_F6R1_FB20_Msk
 (0x1U << 
CAN_F6R1_FB20_Pos
è

	)

7385 
	#CAN_F6R1_FB20
 
CAN_F6R1_FB20_Msk


	)

7386 
	#CAN_F6R1_FB21_Pos
 (21U)

	)

7387 
	#CAN_F6R1_FB21_Msk
 (0x1U << 
CAN_F6R1_FB21_Pos
è

	)

7388 
	#CAN_F6R1_FB21
 
CAN_F6R1_FB21_Msk


	)

7389 
	#CAN_F6R1_FB22_Pos
 (22U)

	)

7390 
	#CAN_F6R1_FB22_Msk
 (0x1U << 
CAN_F6R1_FB22_Pos
è

	)

7391 
	#CAN_F6R1_FB22
 
CAN_F6R1_FB22_Msk


	)

7392 
	#CAN_F6R1_FB23_Pos
 (23U)

	)

7393 
	#CAN_F6R1_FB23_Msk
 (0x1U << 
CAN_F6R1_FB23_Pos
è

	)

7394 
	#CAN_F6R1_FB23
 
CAN_F6R1_FB23_Msk


	)

7395 
	#CAN_F6R1_FB24_Pos
 (24U)

	)

7396 
	#CAN_F6R1_FB24_Msk
 (0x1U << 
CAN_F6R1_FB24_Pos
è

	)

7397 
	#CAN_F6R1_FB24
 
CAN_F6R1_FB24_Msk


	)

7398 
	#CAN_F6R1_FB25_Pos
 (25U)

	)

7399 
	#CAN_F6R1_FB25_Msk
 (0x1U << 
CAN_F6R1_FB25_Pos
è

	)

7400 
	#CAN_F6R1_FB25
 
CAN_F6R1_FB25_Msk


	)

7401 
	#CAN_F6R1_FB26_Pos
 (26U)

	)

7402 
	#CAN_F6R1_FB26_Msk
 (0x1U << 
CAN_F6R1_FB26_Pos
è

	)

7403 
	#CAN_F6R1_FB26
 
CAN_F6R1_FB26_Msk


	)

7404 
	#CAN_F6R1_FB27_Pos
 (27U)

	)

7405 
	#CAN_F6R1_FB27_Msk
 (0x1U << 
CAN_F6R1_FB27_Pos
è

	)

7406 
	#CAN_F6R1_FB27
 
CAN_F6R1_FB27_Msk


	)

7407 
	#CAN_F6R1_FB28_Pos
 (28U)

	)

7408 
	#CAN_F6R1_FB28_Msk
 (0x1U << 
CAN_F6R1_FB28_Pos
è

	)

7409 
	#CAN_F6R1_FB28
 
CAN_F6R1_FB28_Msk


	)

7410 
	#CAN_F6R1_FB29_Pos
 (29U)

	)

7411 
	#CAN_F6R1_FB29_Msk
 (0x1U << 
CAN_F6R1_FB29_Pos
è

	)

7412 
	#CAN_F6R1_FB29
 
CAN_F6R1_FB29_Msk


	)

7413 
	#CAN_F6R1_FB30_Pos
 (30U)

	)

7414 
	#CAN_F6R1_FB30_Msk
 (0x1U << 
CAN_F6R1_FB30_Pos
è

	)

7415 
	#CAN_F6R1_FB30
 
CAN_F6R1_FB30_Msk


	)

7416 
	#CAN_F6R1_FB31_Pos
 (31U)

	)

7417 
	#CAN_F6R1_FB31_Msk
 (0x1U << 
CAN_F6R1_FB31_Pos
è

	)

7418 
	#CAN_F6R1_FB31
 
CAN_F6R1_FB31_Msk


	)

7421 
	#CAN_F7R1_FB0_Pos
 (0U)

	)

7422 
	#CAN_F7R1_FB0_Msk
 (0x1U << 
CAN_F7R1_FB0_Pos
è

	)

7423 
	#CAN_F7R1_FB0
 
CAN_F7R1_FB0_Msk


	)

7424 
	#CAN_F7R1_FB1_Pos
 (1U)

	)

7425 
	#CAN_F7R1_FB1_Msk
 (0x1U << 
CAN_F7R1_FB1_Pos
è

	)

7426 
	#CAN_F7R1_FB1
 
CAN_F7R1_FB1_Msk


	)

7427 
	#CAN_F7R1_FB2_Pos
 (2U)

	)

7428 
	#CAN_F7R1_FB2_Msk
 (0x1U << 
CAN_F7R1_FB2_Pos
è

	)

7429 
	#CAN_F7R1_FB2
 
CAN_F7R1_FB2_Msk


	)

7430 
	#CAN_F7R1_FB3_Pos
 (3U)

	)

7431 
	#CAN_F7R1_FB3_Msk
 (0x1U << 
CAN_F7R1_FB3_Pos
è

	)

7432 
	#CAN_F7R1_FB3
 
CAN_F7R1_FB3_Msk


	)

7433 
	#CAN_F7R1_FB4_Pos
 (4U)

	)

7434 
	#CAN_F7R1_FB4_Msk
 (0x1U << 
CAN_F7R1_FB4_Pos
è

	)

7435 
	#CAN_F7R1_FB4
 
CAN_F7R1_FB4_Msk


	)

7436 
	#CAN_F7R1_FB5_Pos
 (5U)

	)

7437 
	#CAN_F7R1_FB5_Msk
 (0x1U << 
CAN_F7R1_FB5_Pos
è

	)

7438 
	#CAN_F7R1_FB5
 
CAN_F7R1_FB5_Msk


	)

7439 
	#CAN_F7R1_FB6_Pos
 (6U)

	)

7440 
	#CAN_F7R1_FB6_Msk
 (0x1U << 
CAN_F7R1_FB6_Pos
è

	)

7441 
	#CAN_F7R1_FB6
 
CAN_F7R1_FB6_Msk


	)

7442 
	#CAN_F7R1_FB7_Pos
 (7U)

	)

7443 
	#CAN_F7R1_FB7_Msk
 (0x1U << 
CAN_F7R1_FB7_Pos
è

	)

7444 
	#CAN_F7R1_FB7
 
CAN_F7R1_FB7_Msk


	)

7445 
	#CAN_F7R1_FB8_Pos
 (8U)

	)

7446 
	#CAN_F7R1_FB8_Msk
 (0x1U << 
CAN_F7R1_FB8_Pos
è

	)

7447 
	#CAN_F7R1_FB8
 
CAN_F7R1_FB8_Msk


	)

7448 
	#CAN_F7R1_FB9_Pos
 (9U)

	)

7449 
	#CAN_F7R1_FB9_Msk
 (0x1U << 
CAN_F7R1_FB9_Pos
è

	)

7450 
	#CAN_F7R1_FB9
 
CAN_F7R1_FB9_Msk


	)

7451 
	#CAN_F7R1_FB10_Pos
 (10U)

	)

7452 
	#CAN_F7R1_FB10_Msk
 (0x1U << 
CAN_F7R1_FB10_Pos
è

	)

7453 
	#CAN_F7R1_FB10
 
CAN_F7R1_FB10_Msk


	)

7454 
	#CAN_F7R1_FB11_Pos
 (11U)

	)

7455 
	#CAN_F7R1_FB11_Msk
 (0x1U << 
CAN_F7R1_FB11_Pos
è

	)

7456 
	#CAN_F7R1_FB11
 
CAN_F7R1_FB11_Msk


	)

7457 
	#CAN_F7R1_FB12_Pos
 (12U)

	)

7458 
	#CAN_F7R1_FB12_Msk
 (0x1U << 
CAN_F7R1_FB12_Pos
è

	)

7459 
	#CAN_F7R1_FB12
 
CAN_F7R1_FB12_Msk


	)

7460 
	#CAN_F7R1_FB13_Pos
 (13U)

	)

7461 
	#CAN_F7R1_FB13_Msk
 (0x1U << 
CAN_F7R1_FB13_Pos
è

	)

7462 
	#CAN_F7R1_FB13
 
CAN_F7R1_FB13_Msk


	)

7463 
	#CAN_F7R1_FB14_Pos
 (14U)

	)

7464 
	#CAN_F7R1_FB14_Msk
 (0x1U << 
CAN_F7R1_FB14_Pos
è

	)

7465 
	#CAN_F7R1_FB14
 
CAN_F7R1_FB14_Msk


	)

7466 
	#CAN_F7R1_FB15_Pos
 (15U)

	)

7467 
	#CAN_F7R1_FB15_Msk
 (0x1U << 
CAN_F7R1_FB15_Pos
è

	)

7468 
	#CAN_F7R1_FB15
 
CAN_F7R1_FB15_Msk


	)

7469 
	#CAN_F7R1_FB16_Pos
 (16U)

	)

7470 
	#CAN_F7R1_FB16_Msk
 (0x1U << 
CAN_F7R1_FB16_Pos
è

	)

7471 
	#CAN_F7R1_FB16
 
CAN_F7R1_FB16_Msk


	)

7472 
	#CAN_F7R1_FB17_Pos
 (17U)

	)

7473 
	#CAN_F7R1_FB17_Msk
 (0x1U << 
CAN_F7R1_FB17_Pos
è

	)

7474 
	#CAN_F7R1_FB17
 
CAN_F7R1_FB17_Msk


	)

7475 
	#CAN_F7R1_FB18_Pos
 (18U)

	)

7476 
	#CAN_F7R1_FB18_Msk
 (0x1U << 
CAN_F7R1_FB18_Pos
è

	)

7477 
	#CAN_F7R1_FB18
 
CAN_F7R1_FB18_Msk


	)

7478 
	#CAN_F7R1_FB19_Pos
 (19U)

	)

7479 
	#CAN_F7R1_FB19_Msk
 (0x1U << 
CAN_F7R1_FB19_Pos
è

	)

7480 
	#CAN_F7R1_FB19
 
CAN_F7R1_FB19_Msk


	)

7481 
	#CAN_F7R1_FB20_Pos
 (20U)

	)

7482 
	#CAN_F7R1_FB20_Msk
 (0x1U << 
CAN_F7R1_FB20_Pos
è

	)

7483 
	#CAN_F7R1_FB20
 
CAN_F7R1_FB20_Msk


	)

7484 
	#CAN_F7R1_FB21_Pos
 (21U)

	)

7485 
	#CAN_F7R1_FB21_Msk
 (0x1U << 
CAN_F7R1_FB21_Pos
è

	)

7486 
	#CAN_F7R1_FB21
 
CAN_F7R1_FB21_Msk


	)

7487 
	#CAN_F7R1_FB22_Pos
 (22U)

	)

7488 
	#CAN_F7R1_FB22_Msk
 (0x1U << 
CAN_F7R1_FB22_Pos
è

	)

7489 
	#CAN_F7R1_FB22
 
CAN_F7R1_FB22_Msk


	)

7490 
	#CAN_F7R1_FB23_Pos
 (23U)

	)

7491 
	#CAN_F7R1_FB23_Msk
 (0x1U << 
CAN_F7R1_FB23_Pos
è

	)

7492 
	#CAN_F7R1_FB23
 
CAN_F7R1_FB23_Msk


	)

7493 
	#CAN_F7R1_FB24_Pos
 (24U)

	)

7494 
	#CAN_F7R1_FB24_Msk
 (0x1U << 
CAN_F7R1_FB24_Pos
è

	)

7495 
	#CAN_F7R1_FB24
 
CAN_F7R1_FB24_Msk


	)

7496 
	#CAN_F7R1_FB25_Pos
 (25U)

	)

7497 
	#CAN_F7R1_FB25_Msk
 (0x1U << 
CAN_F7R1_FB25_Pos
è

	)

7498 
	#CAN_F7R1_FB25
 
CAN_F7R1_FB25_Msk


	)

7499 
	#CAN_F7R1_FB26_Pos
 (26U)

	)

7500 
	#CAN_F7R1_FB26_Msk
 (0x1U << 
CAN_F7R1_FB26_Pos
è

	)

7501 
	#CAN_F7R1_FB26
 
CAN_F7R1_FB26_Msk


	)

7502 
	#CAN_F7R1_FB27_Pos
 (27U)

	)

7503 
	#CAN_F7R1_FB27_Msk
 (0x1U << 
CAN_F7R1_FB27_Pos
è

	)

7504 
	#CAN_F7R1_FB27
 
CAN_F7R1_FB27_Msk


	)

7505 
	#CAN_F7R1_FB28_Pos
 (28U)

	)

7506 
	#CAN_F7R1_FB28_Msk
 (0x1U << 
CAN_F7R1_FB28_Pos
è

	)

7507 
	#CAN_F7R1_FB28
 
CAN_F7R1_FB28_Msk


	)

7508 
	#CAN_F7R1_FB29_Pos
 (29U)

	)

7509 
	#CAN_F7R1_FB29_Msk
 (0x1U << 
CAN_F7R1_FB29_Pos
è

	)

7510 
	#CAN_F7R1_FB29
 
CAN_F7R1_FB29_Msk


	)

7511 
	#CAN_F7R1_FB30_Pos
 (30U)

	)

7512 
	#CAN_F7R1_FB30_Msk
 (0x1U << 
CAN_F7R1_FB30_Pos
è

	)

7513 
	#CAN_F7R1_FB30
 
CAN_F7R1_FB30_Msk


	)

7514 
	#CAN_F7R1_FB31_Pos
 (31U)

	)

7515 
	#CAN_F7R1_FB31_Msk
 (0x1U << 
CAN_F7R1_FB31_Pos
è

	)

7516 
	#CAN_F7R1_FB31
 
CAN_F7R1_FB31_Msk


	)

7519 
	#CAN_F8R1_FB0_Pos
 (0U)

	)

7520 
	#CAN_F8R1_FB0_Msk
 (0x1U << 
CAN_F8R1_FB0_Pos
è

	)

7521 
	#CAN_F8R1_FB0
 
CAN_F8R1_FB0_Msk


	)

7522 
	#CAN_F8R1_FB1_Pos
 (1U)

	)

7523 
	#CAN_F8R1_FB1_Msk
 (0x1U << 
CAN_F8R1_FB1_Pos
è

	)

7524 
	#CAN_F8R1_FB1
 
CAN_F8R1_FB1_Msk


	)

7525 
	#CAN_F8R1_FB2_Pos
 (2U)

	)

7526 
	#CAN_F8R1_FB2_Msk
 (0x1U << 
CAN_F8R1_FB2_Pos
è

	)

7527 
	#CAN_F8R1_FB2
 
CAN_F8R1_FB2_Msk


	)

7528 
	#CAN_F8R1_FB3_Pos
 (3U)

	)

7529 
	#CAN_F8R1_FB3_Msk
 (0x1U << 
CAN_F8R1_FB3_Pos
è

	)

7530 
	#CAN_F8R1_FB3
 
CAN_F8R1_FB3_Msk


	)

7531 
	#CAN_F8R1_FB4_Pos
 (4U)

	)

7532 
	#CAN_F8R1_FB4_Msk
 (0x1U << 
CAN_F8R1_FB4_Pos
è

	)

7533 
	#CAN_F8R1_FB4
 
CAN_F8R1_FB4_Msk


	)

7534 
	#CAN_F8R1_FB5_Pos
 (5U)

	)

7535 
	#CAN_F8R1_FB5_Msk
 (0x1U << 
CAN_F8R1_FB5_Pos
è

	)

7536 
	#CAN_F8R1_FB5
 
CAN_F8R1_FB5_Msk


	)

7537 
	#CAN_F8R1_FB6_Pos
 (6U)

	)

7538 
	#CAN_F8R1_FB6_Msk
 (0x1U << 
CAN_F8R1_FB6_Pos
è

	)

7539 
	#CAN_F8R1_FB6
 
CAN_F8R1_FB6_Msk


	)

7540 
	#CAN_F8R1_FB7_Pos
 (7U)

	)

7541 
	#CAN_F8R1_FB7_Msk
 (0x1U << 
CAN_F8R1_FB7_Pos
è

	)

7542 
	#CAN_F8R1_FB7
 
CAN_F8R1_FB7_Msk


	)

7543 
	#CAN_F8R1_FB8_Pos
 (8U)

	)

7544 
	#CAN_F8R1_FB8_Msk
 (0x1U << 
CAN_F8R1_FB8_Pos
è

	)

7545 
	#CAN_F8R1_FB8
 
CAN_F8R1_FB8_Msk


	)

7546 
	#CAN_F8R1_FB9_Pos
 (9U)

	)

7547 
	#CAN_F8R1_FB9_Msk
 (0x1U << 
CAN_F8R1_FB9_Pos
è

	)

7548 
	#CAN_F8R1_FB9
 
CAN_F8R1_FB9_Msk


	)

7549 
	#CAN_F8R1_FB10_Pos
 (10U)

	)

7550 
	#CAN_F8R1_FB10_Msk
 (0x1U << 
CAN_F8R1_FB10_Pos
è

	)

7551 
	#CAN_F8R1_FB10
 
CAN_F8R1_FB10_Msk


	)

7552 
	#CAN_F8R1_FB11_Pos
 (11U)

	)

7553 
	#CAN_F8R1_FB11_Msk
 (0x1U << 
CAN_F8R1_FB11_Pos
è

	)

7554 
	#CAN_F8R1_FB11
 
CAN_F8R1_FB11_Msk


	)

7555 
	#CAN_F8R1_FB12_Pos
 (12U)

	)

7556 
	#CAN_F8R1_FB12_Msk
 (0x1U << 
CAN_F8R1_FB12_Pos
è

	)

7557 
	#CAN_F8R1_FB12
 
CAN_F8R1_FB12_Msk


	)

7558 
	#CAN_F8R1_FB13_Pos
 (13U)

	)

7559 
	#CAN_F8R1_FB13_Msk
 (0x1U << 
CAN_F8R1_FB13_Pos
è

	)

7560 
	#CAN_F8R1_FB13
 
CAN_F8R1_FB13_Msk


	)

7561 
	#CAN_F8R1_FB14_Pos
 (14U)

	)

7562 
	#CAN_F8R1_FB14_Msk
 (0x1U << 
CAN_F8R1_FB14_Pos
è

	)

7563 
	#CAN_F8R1_FB14
 
CAN_F8R1_FB14_Msk


	)

7564 
	#CAN_F8R1_FB15_Pos
 (15U)

	)

7565 
	#CAN_F8R1_FB15_Msk
 (0x1U << 
CAN_F8R1_FB15_Pos
è

	)

7566 
	#CAN_F8R1_FB15
 
CAN_F8R1_FB15_Msk


	)

7567 
	#CAN_F8R1_FB16_Pos
 (16U)

	)

7568 
	#CAN_F8R1_FB16_Msk
 (0x1U << 
CAN_F8R1_FB16_Pos
è

	)

7569 
	#CAN_F8R1_FB16
 
CAN_F8R1_FB16_Msk


	)

7570 
	#CAN_F8R1_FB17_Pos
 (17U)

	)

7571 
	#CAN_F8R1_FB17_Msk
 (0x1U << 
CAN_F8R1_FB17_Pos
è

	)

7572 
	#CAN_F8R1_FB17
 
CAN_F8R1_FB17_Msk


	)

7573 
	#CAN_F8R1_FB18_Pos
 (18U)

	)

7574 
	#CAN_F8R1_FB18_Msk
 (0x1U << 
CAN_F8R1_FB18_Pos
è

	)

7575 
	#CAN_F8R1_FB18
 
CAN_F8R1_FB18_Msk


	)

7576 
	#CAN_F8R1_FB19_Pos
 (19U)

	)

7577 
	#CAN_F8R1_FB19_Msk
 (0x1U << 
CAN_F8R1_FB19_Pos
è

	)

7578 
	#CAN_F8R1_FB19
 
CAN_F8R1_FB19_Msk


	)

7579 
	#CAN_F8R1_FB20_Pos
 (20U)

	)

7580 
	#CAN_F8R1_FB20_Msk
 (0x1U << 
CAN_F8R1_FB20_Pos
è

	)

7581 
	#CAN_F8R1_FB20
 
CAN_F8R1_FB20_Msk


	)

7582 
	#CAN_F8R1_FB21_Pos
 (21U)

	)

7583 
	#CAN_F8R1_FB21_Msk
 (0x1U << 
CAN_F8R1_FB21_Pos
è

	)

7584 
	#CAN_F8R1_FB21
 
CAN_F8R1_FB21_Msk


	)

7585 
	#CAN_F8R1_FB22_Pos
 (22U)

	)

7586 
	#CAN_F8R1_FB22_Msk
 (0x1U << 
CAN_F8R1_FB22_Pos
è

	)

7587 
	#CAN_F8R1_FB22
 
CAN_F8R1_FB22_Msk


	)

7588 
	#CAN_F8R1_FB23_Pos
 (23U)

	)

7589 
	#CAN_F8R1_FB23_Msk
 (0x1U << 
CAN_F8R1_FB23_Pos
è

	)

7590 
	#CAN_F8R1_FB23
 
CAN_F8R1_FB23_Msk


	)

7591 
	#CAN_F8R1_FB24_Pos
 (24U)

	)

7592 
	#CAN_F8R1_FB24_Msk
 (0x1U << 
CAN_F8R1_FB24_Pos
è

	)

7593 
	#CAN_F8R1_FB24
 
CAN_F8R1_FB24_Msk


	)

7594 
	#CAN_F8R1_FB25_Pos
 (25U)

	)

7595 
	#CAN_F8R1_FB25_Msk
 (0x1U << 
CAN_F8R1_FB25_Pos
è

	)

7596 
	#CAN_F8R1_FB25
 
CAN_F8R1_FB25_Msk


	)

7597 
	#CAN_F8R1_FB26_Pos
 (26U)

	)

7598 
	#CAN_F8R1_FB26_Msk
 (0x1U << 
CAN_F8R1_FB26_Pos
è

	)

7599 
	#CAN_F8R1_FB26
 
CAN_F8R1_FB26_Msk


	)

7600 
	#CAN_F8R1_FB27_Pos
 (27U)

	)

7601 
	#CAN_F8R1_FB27_Msk
 (0x1U << 
CAN_F8R1_FB27_Pos
è

	)

7602 
	#CAN_F8R1_FB27
 
CAN_F8R1_FB27_Msk


	)

7603 
	#CAN_F8R1_FB28_Pos
 (28U)

	)

7604 
	#CAN_F8R1_FB28_Msk
 (0x1U << 
CAN_F8R1_FB28_Pos
è

	)

7605 
	#CAN_F8R1_FB28
 
CAN_F8R1_FB28_Msk


	)

7606 
	#CAN_F8R1_FB29_Pos
 (29U)

	)

7607 
	#CAN_F8R1_FB29_Msk
 (0x1U << 
CAN_F8R1_FB29_Pos
è

	)

7608 
	#CAN_F8R1_FB29
 
CAN_F8R1_FB29_Msk


	)

7609 
	#CAN_F8R1_FB30_Pos
 (30U)

	)

7610 
	#CAN_F8R1_FB30_Msk
 (0x1U << 
CAN_F8R1_FB30_Pos
è

	)

7611 
	#CAN_F8R1_FB30
 
CAN_F8R1_FB30_Msk


	)

7612 
	#CAN_F8R1_FB31_Pos
 (31U)

	)

7613 
	#CAN_F8R1_FB31_Msk
 (0x1U << 
CAN_F8R1_FB31_Pos
è

	)

7614 
	#CAN_F8R1_FB31
 
CAN_F8R1_FB31_Msk


	)

7617 
	#CAN_F9R1_FB0_Pos
 (0U)

	)

7618 
	#CAN_F9R1_FB0_Msk
 (0x1U << 
CAN_F9R1_FB0_Pos
è

	)

7619 
	#CAN_F9R1_FB0
 
CAN_F9R1_FB0_Msk


	)

7620 
	#CAN_F9R1_FB1_Pos
 (1U)

	)

7621 
	#CAN_F9R1_FB1_Msk
 (0x1U << 
CAN_F9R1_FB1_Pos
è

	)

7622 
	#CAN_F9R1_FB1
 
CAN_F9R1_FB1_Msk


	)

7623 
	#CAN_F9R1_FB2_Pos
 (2U)

	)

7624 
	#CAN_F9R1_FB2_Msk
 (0x1U << 
CAN_F9R1_FB2_Pos
è

	)

7625 
	#CAN_F9R1_FB2
 
CAN_F9R1_FB2_Msk


	)

7626 
	#CAN_F9R1_FB3_Pos
 (3U)

	)

7627 
	#CAN_F9R1_FB3_Msk
 (0x1U << 
CAN_F9R1_FB3_Pos
è

	)

7628 
	#CAN_F9R1_FB3
 
CAN_F9R1_FB3_Msk


	)

7629 
	#CAN_F9R1_FB4_Pos
 (4U)

	)

7630 
	#CAN_F9R1_FB4_Msk
 (0x1U << 
CAN_F9R1_FB4_Pos
è

	)

7631 
	#CAN_F9R1_FB4
 
CAN_F9R1_FB4_Msk


	)

7632 
	#CAN_F9R1_FB5_Pos
 (5U)

	)

7633 
	#CAN_F9R1_FB5_Msk
 (0x1U << 
CAN_F9R1_FB5_Pos
è

	)

7634 
	#CAN_F9R1_FB5
 
CAN_F9R1_FB5_Msk


	)

7635 
	#CAN_F9R1_FB6_Pos
 (6U)

	)

7636 
	#CAN_F9R1_FB6_Msk
 (0x1U << 
CAN_F9R1_FB6_Pos
è

	)

7637 
	#CAN_F9R1_FB6
 
CAN_F9R1_FB6_Msk


	)

7638 
	#CAN_F9R1_FB7_Pos
 (7U)

	)

7639 
	#CAN_F9R1_FB7_Msk
 (0x1U << 
CAN_F9R1_FB7_Pos
è

	)

7640 
	#CAN_F9R1_FB7
 
CAN_F9R1_FB7_Msk


	)

7641 
	#CAN_F9R1_FB8_Pos
 (8U)

	)

7642 
	#CAN_F9R1_FB8_Msk
 (0x1U << 
CAN_F9R1_FB8_Pos
è

	)

7643 
	#CAN_F9R1_FB8
 
CAN_F9R1_FB8_Msk


	)

7644 
	#CAN_F9R1_FB9_Pos
 (9U)

	)

7645 
	#CAN_F9R1_FB9_Msk
 (0x1U << 
CAN_F9R1_FB9_Pos
è

	)

7646 
	#CAN_F9R1_FB9
 
CAN_F9R1_FB9_Msk


	)

7647 
	#CAN_F9R1_FB10_Pos
 (10U)

	)

7648 
	#CAN_F9R1_FB10_Msk
 (0x1U << 
CAN_F9R1_FB10_Pos
è

	)

7649 
	#CAN_F9R1_FB10
 
CAN_F9R1_FB10_Msk


	)

7650 
	#CAN_F9R1_FB11_Pos
 (11U)

	)

7651 
	#CAN_F9R1_FB11_Msk
 (0x1U << 
CAN_F9R1_FB11_Pos
è

	)

7652 
	#CAN_F9R1_FB11
 
CAN_F9R1_FB11_Msk


	)

7653 
	#CAN_F9R1_FB12_Pos
 (12U)

	)

7654 
	#CAN_F9R1_FB12_Msk
 (0x1U << 
CAN_F9R1_FB12_Pos
è

	)

7655 
	#CAN_F9R1_FB12
 
CAN_F9R1_FB12_Msk


	)

7656 
	#CAN_F9R1_FB13_Pos
 (13U)

	)

7657 
	#CAN_F9R1_FB13_Msk
 (0x1U << 
CAN_F9R1_FB13_Pos
è

	)

7658 
	#CAN_F9R1_FB13
 
CAN_F9R1_FB13_Msk


	)

7659 
	#CAN_F9R1_FB14_Pos
 (14U)

	)

7660 
	#CAN_F9R1_FB14_Msk
 (0x1U << 
CAN_F9R1_FB14_Pos
è

	)

7661 
	#CAN_F9R1_FB14
 
CAN_F9R1_FB14_Msk


	)

7662 
	#CAN_F9R1_FB15_Pos
 (15U)

	)

7663 
	#CAN_F9R1_FB15_Msk
 (0x1U << 
CAN_F9R1_FB15_Pos
è

	)

7664 
	#CAN_F9R1_FB15
 
CAN_F9R1_FB15_Msk


	)

7665 
	#CAN_F9R1_FB16_Pos
 (16U)

	)

7666 
	#CAN_F9R1_FB16_Msk
 (0x1U << 
CAN_F9R1_FB16_Pos
è

	)

7667 
	#CAN_F9R1_FB16
 
CAN_F9R1_FB16_Msk


	)

7668 
	#CAN_F9R1_FB17_Pos
 (17U)

	)

7669 
	#CAN_F9R1_FB17_Msk
 (0x1U << 
CAN_F9R1_FB17_Pos
è

	)

7670 
	#CAN_F9R1_FB17
 
CAN_F9R1_FB17_Msk


	)

7671 
	#CAN_F9R1_FB18_Pos
 (18U)

	)

7672 
	#CAN_F9R1_FB18_Msk
 (0x1U << 
CAN_F9R1_FB18_Pos
è

	)

7673 
	#CAN_F9R1_FB18
 
CAN_F9R1_FB18_Msk


	)

7674 
	#CAN_F9R1_FB19_Pos
 (19U)

	)

7675 
	#CAN_F9R1_FB19_Msk
 (0x1U << 
CAN_F9R1_FB19_Pos
è

	)

7676 
	#CAN_F9R1_FB19
 
CAN_F9R1_FB19_Msk


	)

7677 
	#CAN_F9R1_FB20_Pos
 (20U)

	)

7678 
	#CAN_F9R1_FB20_Msk
 (0x1U << 
CAN_F9R1_FB20_Pos
è

	)

7679 
	#CAN_F9R1_FB20
 
CAN_F9R1_FB20_Msk


	)

7680 
	#CAN_F9R1_FB21_Pos
 (21U)

	)

7681 
	#CAN_F9R1_FB21_Msk
 (0x1U << 
CAN_F9R1_FB21_Pos
è

	)

7682 
	#CAN_F9R1_FB21
 
CAN_F9R1_FB21_Msk


	)

7683 
	#CAN_F9R1_FB22_Pos
 (22U)

	)

7684 
	#CAN_F9R1_FB22_Msk
 (0x1U << 
CAN_F9R1_FB22_Pos
è

	)

7685 
	#CAN_F9R1_FB22
 
CAN_F9R1_FB22_Msk


	)

7686 
	#CAN_F9R1_FB23_Pos
 (23U)

	)

7687 
	#CAN_F9R1_FB23_Msk
 (0x1U << 
CAN_F9R1_FB23_Pos
è

	)

7688 
	#CAN_F9R1_FB23
 
CAN_F9R1_FB23_Msk


	)

7689 
	#CAN_F9R1_FB24_Pos
 (24U)

	)

7690 
	#CAN_F9R1_FB24_Msk
 (0x1U << 
CAN_F9R1_FB24_Pos
è

	)

7691 
	#CAN_F9R1_FB24
 
CAN_F9R1_FB24_Msk


	)

7692 
	#CAN_F9R1_FB25_Pos
 (25U)

	)

7693 
	#CAN_F9R1_FB25_Msk
 (0x1U << 
CAN_F9R1_FB25_Pos
è

	)

7694 
	#CAN_F9R1_FB25
 
CAN_F9R1_FB25_Msk


	)

7695 
	#CAN_F9R1_FB26_Pos
 (26U)

	)

7696 
	#CAN_F9R1_FB26_Msk
 (0x1U << 
CAN_F9R1_FB26_Pos
è

	)

7697 
	#CAN_F9R1_FB26
 
CAN_F9R1_FB26_Msk


	)

7698 
	#CAN_F9R1_FB27_Pos
 (27U)

	)

7699 
	#CAN_F9R1_FB27_Msk
 (0x1U << 
CAN_F9R1_FB27_Pos
è

	)

7700 
	#CAN_F9R1_FB27
 
CAN_F9R1_FB27_Msk


	)

7701 
	#CAN_F9R1_FB28_Pos
 (28U)

	)

7702 
	#CAN_F9R1_FB28_Msk
 (0x1U << 
CAN_F9R1_FB28_Pos
è

	)

7703 
	#CAN_F9R1_FB28
 
CAN_F9R1_FB28_Msk


	)

7704 
	#CAN_F9R1_FB29_Pos
 (29U)

	)

7705 
	#CAN_F9R1_FB29_Msk
 (0x1U << 
CAN_F9R1_FB29_Pos
è

	)

7706 
	#CAN_F9R1_FB29
 
CAN_F9R1_FB29_Msk


	)

7707 
	#CAN_F9R1_FB30_Pos
 (30U)

	)

7708 
	#CAN_F9R1_FB30_Msk
 (0x1U << 
CAN_F9R1_FB30_Pos
è

	)

7709 
	#CAN_F9R1_FB30
 
CAN_F9R1_FB30_Msk


	)

7710 
	#CAN_F9R1_FB31_Pos
 (31U)

	)

7711 
	#CAN_F9R1_FB31_Msk
 (0x1U << 
CAN_F9R1_FB31_Pos
è

	)

7712 
	#CAN_F9R1_FB31
 
CAN_F9R1_FB31_Msk


	)

7715 
	#CAN_F10R1_FB0_Pos
 (0U)

	)

7716 
	#CAN_F10R1_FB0_Msk
 (0x1U << 
CAN_F10R1_FB0_Pos
è

	)

7717 
	#CAN_F10R1_FB0
 
CAN_F10R1_FB0_Msk


	)

7718 
	#CAN_F10R1_FB1_Pos
 (1U)

	)

7719 
	#CAN_F10R1_FB1_Msk
 (0x1U << 
CAN_F10R1_FB1_Pos
è

	)

7720 
	#CAN_F10R1_FB1
 
CAN_F10R1_FB1_Msk


	)

7721 
	#CAN_F10R1_FB2_Pos
 (2U)

	)

7722 
	#CAN_F10R1_FB2_Msk
 (0x1U << 
CAN_F10R1_FB2_Pos
è

	)

7723 
	#CAN_F10R1_FB2
 
CAN_F10R1_FB2_Msk


	)

7724 
	#CAN_F10R1_FB3_Pos
 (3U)

	)

7725 
	#CAN_F10R1_FB3_Msk
 (0x1U << 
CAN_F10R1_FB3_Pos
è

	)

7726 
	#CAN_F10R1_FB3
 
CAN_F10R1_FB3_Msk


	)

7727 
	#CAN_F10R1_FB4_Pos
 (4U)

	)

7728 
	#CAN_F10R1_FB4_Msk
 (0x1U << 
CAN_F10R1_FB4_Pos
è

	)

7729 
	#CAN_F10R1_FB4
 
CAN_F10R1_FB4_Msk


	)

7730 
	#CAN_F10R1_FB5_Pos
 (5U)

	)

7731 
	#CAN_F10R1_FB5_Msk
 (0x1U << 
CAN_F10R1_FB5_Pos
è

	)

7732 
	#CAN_F10R1_FB5
 
CAN_F10R1_FB5_Msk


	)

7733 
	#CAN_F10R1_FB6_Pos
 (6U)

	)

7734 
	#CAN_F10R1_FB6_Msk
 (0x1U << 
CAN_F10R1_FB6_Pos
è

	)

7735 
	#CAN_F10R1_FB6
 
CAN_F10R1_FB6_Msk


	)

7736 
	#CAN_F10R1_FB7_Pos
 (7U)

	)

7737 
	#CAN_F10R1_FB7_Msk
 (0x1U << 
CAN_F10R1_FB7_Pos
è

	)

7738 
	#CAN_F10R1_FB7
 
CAN_F10R1_FB7_Msk


	)

7739 
	#CAN_F10R1_FB8_Pos
 (8U)

	)

7740 
	#CAN_F10R1_FB8_Msk
 (0x1U << 
CAN_F10R1_FB8_Pos
è

	)

7741 
	#CAN_F10R1_FB8
 
CAN_F10R1_FB8_Msk


	)

7742 
	#CAN_F10R1_FB9_Pos
 (9U)

	)

7743 
	#CAN_F10R1_FB9_Msk
 (0x1U << 
CAN_F10R1_FB9_Pos
è

	)

7744 
	#CAN_F10R1_FB9
 
CAN_F10R1_FB9_Msk


	)

7745 
	#CAN_F10R1_FB10_Pos
 (10U)

	)

7746 
	#CAN_F10R1_FB10_Msk
 (0x1U << 
CAN_F10R1_FB10_Pos
è

	)

7747 
	#CAN_F10R1_FB10
 
CAN_F10R1_FB10_Msk


	)

7748 
	#CAN_F10R1_FB11_Pos
 (11U)

	)

7749 
	#CAN_F10R1_FB11_Msk
 (0x1U << 
CAN_F10R1_FB11_Pos
è

	)

7750 
	#CAN_F10R1_FB11
 
CAN_F10R1_FB11_Msk


	)

7751 
	#CAN_F10R1_FB12_Pos
 (12U)

	)

7752 
	#CAN_F10R1_FB12_Msk
 (0x1U << 
CAN_F10R1_FB12_Pos
è

	)

7753 
	#CAN_F10R1_FB12
 
CAN_F10R1_FB12_Msk


	)

7754 
	#CAN_F10R1_FB13_Pos
 (13U)

	)

7755 
	#CAN_F10R1_FB13_Msk
 (0x1U << 
CAN_F10R1_FB13_Pos
è

	)

7756 
	#CAN_F10R1_FB13
 
CAN_F10R1_FB13_Msk


	)

7757 
	#CAN_F10R1_FB14_Pos
 (14U)

	)

7758 
	#CAN_F10R1_FB14_Msk
 (0x1U << 
CAN_F10R1_FB14_Pos
è

	)

7759 
	#CAN_F10R1_FB14
 
CAN_F10R1_FB14_Msk


	)

7760 
	#CAN_F10R1_FB15_Pos
 (15U)

	)

7761 
	#CAN_F10R1_FB15_Msk
 (0x1U << 
CAN_F10R1_FB15_Pos
è

	)

7762 
	#CAN_F10R1_FB15
 
CAN_F10R1_FB15_Msk


	)

7763 
	#CAN_F10R1_FB16_Pos
 (16U)

	)

7764 
	#CAN_F10R1_FB16_Msk
 (0x1U << 
CAN_F10R1_FB16_Pos
è

	)

7765 
	#CAN_F10R1_FB16
 
CAN_F10R1_FB16_Msk


	)

7766 
	#CAN_F10R1_FB17_Pos
 (17U)

	)

7767 
	#CAN_F10R1_FB17_Msk
 (0x1U << 
CAN_F10R1_FB17_Pos
è

	)

7768 
	#CAN_F10R1_FB17
 
CAN_F10R1_FB17_Msk


	)

7769 
	#CAN_F10R1_FB18_Pos
 (18U)

	)

7770 
	#CAN_F10R1_FB18_Msk
 (0x1U << 
CAN_F10R1_FB18_Pos
è

	)

7771 
	#CAN_F10R1_FB18
 
CAN_F10R1_FB18_Msk


	)

7772 
	#CAN_F10R1_FB19_Pos
 (19U)

	)

7773 
	#CAN_F10R1_FB19_Msk
 (0x1U << 
CAN_F10R1_FB19_Pos
è

	)

7774 
	#CAN_F10R1_FB19
 
CAN_F10R1_FB19_Msk


	)

7775 
	#CAN_F10R1_FB20_Pos
 (20U)

	)

7776 
	#CAN_F10R1_FB20_Msk
 (0x1U << 
CAN_F10R1_FB20_Pos
è

	)

7777 
	#CAN_F10R1_FB20
 
CAN_F10R1_FB20_Msk


	)

7778 
	#CAN_F10R1_FB21_Pos
 (21U)

	)

7779 
	#CAN_F10R1_FB21_Msk
 (0x1U << 
CAN_F10R1_FB21_Pos
è

	)

7780 
	#CAN_F10R1_FB21
 
CAN_F10R1_FB21_Msk


	)

7781 
	#CAN_F10R1_FB22_Pos
 (22U)

	)

7782 
	#CAN_F10R1_FB22_Msk
 (0x1U << 
CAN_F10R1_FB22_Pos
è

	)

7783 
	#CAN_F10R1_FB22
 
CAN_F10R1_FB22_Msk


	)

7784 
	#CAN_F10R1_FB23_Pos
 (23U)

	)

7785 
	#CAN_F10R1_FB23_Msk
 (0x1U << 
CAN_F10R1_FB23_Pos
è

	)

7786 
	#CAN_F10R1_FB23
 
CAN_F10R1_FB23_Msk


	)

7787 
	#CAN_F10R1_FB24_Pos
 (24U)

	)

7788 
	#CAN_F10R1_FB24_Msk
 (0x1U << 
CAN_F10R1_FB24_Pos
è

	)

7789 
	#CAN_F10R1_FB24
 
CAN_F10R1_FB24_Msk


	)

7790 
	#CAN_F10R1_FB25_Pos
 (25U)

	)

7791 
	#CAN_F10R1_FB25_Msk
 (0x1U << 
CAN_F10R1_FB25_Pos
è

	)

7792 
	#CAN_F10R1_FB25
 
CAN_F10R1_FB25_Msk


	)

7793 
	#CAN_F10R1_FB26_Pos
 (26U)

	)

7794 
	#CAN_F10R1_FB26_Msk
 (0x1U << 
CAN_F10R1_FB26_Pos
è

	)

7795 
	#CAN_F10R1_FB26
 
CAN_F10R1_FB26_Msk


	)

7796 
	#CAN_F10R1_FB27_Pos
 (27U)

	)

7797 
	#CAN_F10R1_FB27_Msk
 (0x1U << 
CAN_F10R1_FB27_Pos
è

	)

7798 
	#CAN_F10R1_FB27
 
CAN_F10R1_FB27_Msk


	)

7799 
	#CAN_F10R1_FB28_Pos
 (28U)

	)

7800 
	#CAN_F10R1_FB28_Msk
 (0x1U << 
CAN_F10R1_FB28_Pos
è

	)

7801 
	#CAN_F10R1_FB28
 
CAN_F10R1_FB28_Msk


	)

7802 
	#CAN_F10R1_FB29_Pos
 (29U)

	)

7803 
	#CAN_F10R1_FB29_Msk
 (0x1U << 
CAN_F10R1_FB29_Pos
è

	)

7804 
	#CAN_F10R1_FB29
 
CAN_F10R1_FB29_Msk


	)

7805 
	#CAN_F10R1_FB30_Pos
 (30U)

	)

7806 
	#CAN_F10R1_FB30_Msk
 (0x1U << 
CAN_F10R1_FB30_Pos
è

	)

7807 
	#CAN_F10R1_FB30
 
CAN_F10R1_FB30_Msk


	)

7808 
	#CAN_F10R1_FB31_Pos
 (31U)

	)

7809 
	#CAN_F10R1_FB31_Msk
 (0x1U << 
CAN_F10R1_FB31_Pos
è

	)

7810 
	#CAN_F10R1_FB31
 
CAN_F10R1_FB31_Msk


	)

7813 
	#CAN_F11R1_FB0_Pos
 (0U)

	)

7814 
	#CAN_F11R1_FB0_Msk
 (0x1U << 
CAN_F11R1_FB0_Pos
è

	)

7815 
	#CAN_F11R1_FB0
 
CAN_F11R1_FB0_Msk


	)

7816 
	#CAN_F11R1_FB1_Pos
 (1U)

	)

7817 
	#CAN_F11R1_FB1_Msk
 (0x1U << 
CAN_F11R1_FB1_Pos
è

	)

7818 
	#CAN_F11R1_FB1
 
CAN_F11R1_FB1_Msk


	)

7819 
	#CAN_F11R1_FB2_Pos
 (2U)

	)

7820 
	#CAN_F11R1_FB2_Msk
 (0x1U << 
CAN_F11R1_FB2_Pos
è

	)

7821 
	#CAN_F11R1_FB2
 
CAN_F11R1_FB2_Msk


	)

7822 
	#CAN_F11R1_FB3_Pos
 (3U)

	)

7823 
	#CAN_F11R1_FB3_Msk
 (0x1U << 
CAN_F11R1_FB3_Pos
è

	)

7824 
	#CAN_F11R1_FB3
 
CAN_F11R1_FB3_Msk


	)

7825 
	#CAN_F11R1_FB4_Pos
 (4U)

	)

7826 
	#CAN_F11R1_FB4_Msk
 (0x1U << 
CAN_F11R1_FB4_Pos
è

	)

7827 
	#CAN_F11R1_FB4
 
CAN_F11R1_FB4_Msk


	)

7828 
	#CAN_F11R1_FB5_Pos
 (5U)

	)

7829 
	#CAN_F11R1_FB5_Msk
 (0x1U << 
CAN_F11R1_FB5_Pos
è

	)

7830 
	#CAN_F11R1_FB5
 
CAN_F11R1_FB5_Msk


	)

7831 
	#CAN_F11R1_FB6_Pos
 (6U)

	)

7832 
	#CAN_F11R1_FB6_Msk
 (0x1U << 
CAN_F11R1_FB6_Pos
è

	)

7833 
	#CAN_F11R1_FB6
 
CAN_F11R1_FB6_Msk


	)

7834 
	#CAN_F11R1_FB7_Pos
 (7U)

	)

7835 
	#CAN_F11R1_FB7_Msk
 (0x1U << 
CAN_F11R1_FB7_Pos
è

	)

7836 
	#CAN_F11R1_FB7
 
CAN_F11R1_FB7_Msk


	)

7837 
	#CAN_F11R1_FB8_Pos
 (8U)

	)

7838 
	#CAN_F11R1_FB8_Msk
 (0x1U << 
CAN_F11R1_FB8_Pos
è

	)

7839 
	#CAN_F11R1_FB8
 
CAN_F11R1_FB8_Msk


	)

7840 
	#CAN_F11R1_FB9_Pos
 (9U)

	)

7841 
	#CAN_F11R1_FB9_Msk
 (0x1U << 
CAN_F11R1_FB9_Pos
è

	)

7842 
	#CAN_F11R1_FB9
 
CAN_F11R1_FB9_Msk


	)

7843 
	#CAN_F11R1_FB10_Pos
 (10U)

	)

7844 
	#CAN_F11R1_FB10_Msk
 (0x1U << 
CAN_F11R1_FB10_Pos
è

	)

7845 
	#CAN_F11R1_FB10
 
CAN_F11R1_FB10_Msk


	)

7846 
	#CAN_F11R1_FB11_Pos
 (11U)

	)

7847 
	#CAN_F11R1_FB11_Msk
 (0x1U << 
CAN_F11R1_FB11_Pos
è

	)

7848 
	#CAN_F11R1_FB11
 
CAN_F11R1_FB11_Msk


	)

7849 
	#CAN_F11R1_FB12_Pos
 (12U)

	)

7850 
	#CAN_F11R1_FB12_Msk
 (0x1U << 
CAN_F11R1_FB12_Pos
è

	)

7851 
	#CAN_F11R1_FB12
 
CAN_F11R1_FB12_Msk


	)

7852 
	#CAN_F11R1_FB13_Pos
 (13U)

	)

7853 
	#CAN_F11R1_FB13_Msk
 (0x1U << 
CAN_F11R1_FB13_Pos
è

	)

7854 
	#CAN_F11R1_FB13
 
CAN_F11R1_FB13_Msk


	)

7855 
	#CAN_F11R1_FB14_Pos
 (14U)

	)

7856 
	#CAN_F11R1_FB14_Msk
 (0x1U << 
CAN_F11R1_FB14_Pos
è

	)

7857 
	#CAN_F11R1_FB14
 
CAN_F11R1_FB14_Msk


	)

7858 
	#CAN_F11R1_FB15_Pos
 (15U)

	)

7859 
	#CAN_F11R1_FB15_Msk
 (0x1U << 
CAN_F11R1_FB15_Pos
è

	)

7860 
	#CAN_F11R1_FB15
 
CAN_F11R1_FB15_Msk


	)

7861 
	#CAN_F11R1_FB16_Pos
 (16U)

	)

7862 
	#CAN_F11R1_FB16_Msk
 (0x1U << 
CAN_F11R1_FB16_Pos
è

	)

7863 
	#CAN_F11R1_FB16
 
CAN_F11R1_FB16_Msk


	)

7864 
	#CAN_F11R1_FB17_Pos
 (17U)

	)

7865 
	#CAN_F11R1_FB17_Msk
 (0x1U << 
CAN_F11R1_FB17_Pos
è

	)

7866 
	#CAN_F11R1_FB17
 
CAN_F11R1_FB17_Msk


	)

7867 
	#CAN_F11R1_FB18_Pos
 (18U)

	)

7868 
	#CAN_F11R1_FB18_Msk
 (0x1U << 
CAN_F11R1_FB18_Pos
è

	)

7869 
	#CAN_F11R1_FB18
 
CAN_F11R1_FB18_Msk


	)

7870 
	#CAN_F11R1_FB19_Pos
 (19U)

	)

7871 
	#CAN_F11R1_FB19_Msk
 (0x1U << 
CAN_F11R1_FB19_Pos
è

	)

7872 
	#CAN_F11R1_FB19
 
CAN_F11R1_FB19_Msk


	)

7873 
	#CAN_F11R1_FB20_Pos
 (20U)

	)

7874 
	#CAN_F11R1_FB20_Msk
 (0x1U << 
CAN_F11R1_FB20_Pos
è

	)

7875 
	#CAN_F11R1_FB20
 
CAN_F11R1_FB20_Msk


	)

7876 
	#CAN_F11R1_FB21_Pos
 (21U)

	)

7877 
	#CAN_F11R1_FB21_Msk
 (0x1U << 
CAN_F11R1_FB21_Pos
è

	)

7878 
	#CAN_F11R1_FB21
 
CAN_F11R1_FB21_Msk


	)

7879 
	#CAN_F11R1_FB22_Pos
 (22U)

	)

7880 
	#CAN_F11R1_FB22_Msk
 (0x1U << 
CAN_F11R1_FB22_Pos
è

	)

7881 
	#CAN_F11R1_FB22
 
CAN_F11R1_FB22_Msk


	)

7882 
	#CAN_F11R1_FB23_Pos
 (23U)

	)

7883 
	#CAN_F11R1_FB23_Msk
 (0x1U << 
CAN_F11R1_FB23_Pos
è

	)

7884 
	#CAN_F11R1_FB23
 
CAN_F11R1_FB23_Msk


	)

7885 
	#CAN_F11R1_FB24_Pos
 (24U)

	)

7886 
	#CAN_F11R1_FB24_Msk
 (0x1U << 
CAN_F11R1_FB24_Pos
è

	)

7887 
	#CAN_F11R1_FB24
 
CAN_F11R1_FB24_Msk


	)

7888 
	#CAN_F11R1_FB25_Pos
 (25U)

	)

7889 
	#CAN_F11R1_FB25_Msk
 (0x1U << 
CAN_F11R1_FB25_Pos
è

	)

7890 
	#CAN_F11R1_FB25
 
CAN_F11R1_FB25_Msk


	)

7891 
	#CAN_F11R1_FB26_Pos
 (26U)

	)

7892 
	#CAN_F11R1_FB26_Msk
 (0x1U << 
CAN_F11R1_FB26_Pos
è

	)

7893 
	#CAN_F11R1_FB26
 
CAN_F11R1_FB26_Msk


	)

7894 
	#CAN_F11R1_FB27_Pos
 (27U)

	)

7895 
	#CAN_F11R1_FB27_Msk
 (0x1U << 
CAN_F11R1_FB27_Pos
è

	)

7896 
	#CAN_F11R1_FB27
 
CAN_F11R1_FB27_Msk


	)

7897 
	#CAN_F11R1_FB28_Pos
 (28U)

	)

7898 
	#CAN_F11R1_FB28_Msk
 (0x1U << 
CAN_F11R1_FB28_Pos
è

	)

7899 
	#CAN_F11R1_FB28
 
CAN_F11R1_FB28_Msk


	)

7900 
	#CAN_F11R1_FB29_Pos
 (29U)

	)

7901 
	#CAN_F11R1_FB29_Msk
 (0x1U << 
CAN_F11R1_FB29_Pos
è

	)

7902 
	#CAN_F11R1_FB29
 
CAN_F11R1_FB29_Msk


	)

7903 
	#CAN_F11R1_FB30_Pos
 (30U)

	)

7904 
	#CAN_F11R1_FB30_Msk
 (0x1U << 
CAN_F11R1_FB30_Pos
è

	)

7905 
	#CAN_F11R1_FB30
 
CAN_F11R1_FB30_Msk


	)

7906 
	#CAN_F11R1_FB31_Pos
 (31U)

	)

7907 
	#CAN_F11R1_FB31_Msk
 (0x1U << 
CAN_F11R1_FB31_Pos
è

	)

7908 
	#CAN_F11R1_FB31
 
CAN_F11R1_FB31_Msk


	)

7911 
	#CAN_F12R1_FB0_Pos
 (0U)

	)

7912 
	#CAN_F12R1_FB0_Msk
 (0x1U << 
CAN_F12R1_FB0_Pos
è

	)

7913 
	#CAN_F12R1_FB0
 
CAN_F12R1_FB0_Msk


	)

7914 
	#CAN_F12R1_FB1_Pos
 (1U)

	)

7915 
	#CAN_F12R1_FB1_Msk
 (0x1U << 
CAN_F12R1_FB1_Pos
è

	)

7916 
	#CAN_F12R1_FB1
 
CAN_F12R1_FB1_Msk


	)

7917 
	#CAN_F12R1_FB2_Pos
 (2U)

	)

7918 
	#CAN_F12R1_FB2_Msk
 (0x1U << 
CAN_F12R1_FB2_Pos
è

	)

7919 
	#CAN_F12R1_FB2
 
CAN_F12R1_FB2_Msk


	)

7920 
	#CAN_F12R1_FB3_Pos
 (3U)

	)

7921 
	#CAN_F12R1_FB3_Msk
 (0x1U << 
CAN_F12R1_FB3_Pos
è

	)

7922 
	#CAN_F12R1_FB3
 
CAN_F12R1_FB3_Msk


	)

7923 
	#CAN_F12R1_FB4_Pos
 (4U)

	)

7924 
	#CAN_F12R1_FB4_Msk
 (0x1U << 
CAN_F12R1_FB4_Pos
è

	)

7925 
	#CAN_F12R1_FB4
 
CAN_F12R1_FB4_Msk


	)

7926 
	#CAN_F12R1_FB5_Pos
 (5U)

	)

7927 
	#CAN_F12R1_FB5_Msk
 (0x1U << 
CAN_F12R1_FB5_Pos
è

	)

7928 
	#CAN_F12R1_FB5
 
CAN_F12R1_FB5_Msk


	)

7929 
	#CAN_F12R1_FB6_Pos
 (6U)

	)

7930 
	#CAN_F12R1_FB6_Msk
 (0x1U << 
CAN_F12R1_FB6_Pos
è

	)

7931 
	#CAN_F12R1_FB6
 
CAN_F12R1_FB6_Msk


	)

7932 
	#CAN_F12R1_FB7_Pos
 (7U)

	)

7933 
	#CAN_F12R1_FB7_Msk
 (0x1U << 
CAN_F12R1_FB7_Pos
è

	)

7934 
	#CAN_F12R1_FB7
 
CAN_F12R1_FB7_Msk


	)

7935 
	#CAN_F12R1_FB8_Pos
 (8U)

	)

7936 
	#CAN_F12R1_FB8_Msk
 (0x1U << 
CAN_F12R1_FB8_Pos
è

	)

7937 
	#CAN_F12R1_FB8
 
CAN_F12R1_FB8_Msk


	)

7938 
	#CAN_F12R1_FB9_Pos
 (9U)

	)

7939 
	#CAN_F12R1_FB9_Msk
 (0x1U << 
CAN_F12R1_FB9_Pos
è

	)

7940 
	#CAN_F12R1_FB9
 
CAN_F12R1_FB9_Msk


	)

7941 
	#CAN_F12R1_FB10_Pos
 (10U)

	)

7942 
	#CAN_F12R1_FB10_Msk
 (0x1U << 
CAN_F12R1_FB10_Pos
è

	)

7943 
	#CAN_F12R1_FB10
 
CAN_F12R1_FB10_Msk


	)

7944 
	#CAN_F12R1_FB11_Pos
 (11U)

	)

7945 
	#CAN_F12R1_FB11_Msk
 (0x1U << 
CAN_F12R1_FB11_Pos
è

	)

7946 
	#CAN_F12R1_FB11
 
CAN_F12R1_FB11_Msk


	)

7947 
	#CAN_F12R1_FB12_Pos
 (12U)

	)

7948 
	#CAN_F12R1_FB12_Msk
 (0x1U << 
CAN_F12R1_FB12_Pos
è

	)

7949 
	#CAN_F12R1_FB12
 
CAN_F12R1_FB12_Msk


	)

7950 
	#CAN_F12R1_FB13_Pos
 (13U)

	)

7951 
	#CAN_F12R1_FB13_Msk
 (0x1U << 
CAN_F12R1_FB13_Pos
è

	)

7952 
	#CAN_F12R1_FB13
 
CAN_F12R1_FB13_Msk


	)

7953 
	#CAN_F12R1_FB14_Pos
 (14U)

	)

7954 
	#CAN_F12R1_FB14_Msk
 (0x1U << 
CAN_F12R1_FB14_Pos
è

	)

7955 
	#CAN_F12R1_FB14
 
CAN_F12R1_FB14_Msk


	)

7956 
	#CAN_F12R1_FB15_Pos
 (15U)

	)

7957 
	#CAN_F12R1_FB15_Msk
 (0x1U << 
CAN_F12R1_FB15_Pos
è

	)

7958 
	#CAN_F12R1_FB15
 
CAN_F12R1_FB15_Msk


	)

7959 
	#CAN_F12R1_FB16_Pos
 (16U)

	)

7960 
	#CAN_F12R1_FB16_Msk
 (0x1U << 
CAN_F12R1_FB16_Pos
è

	)

7961 
	#CAN_F12R1_FB16
 
CAN_F12R1_FB16_Msk


	)

7962 
	#CAN_F12R1_FB17_Pos
 (17U)

	)

7963 
	#CAN_F12R1_FB17_Msk
 (0x1U << 
CAN_F12R1_FB17_Pos
è

	)

7964 
	#CAN_F12R1_FB17
 
CAN_F12R1_FB17_Msk


	)

7965 
	#CAN_F12R1_FB18_Pos
 (18U)

	)

7966 
	#CAN_F12R1_FB18_Msk
 (0x1U << 
CAN_F12R1_FB18_Pos
è

	)

7967 
	#CAN_F12R1_FB18
 
CAN_F12R1_FB18_Msk


	)

7968 
	#CAN_F12R1_FB19_Pos
 (19U)

	)

7969 
	#CAN_F12R1_FB19_Msk
 (0x1U << 
CAN_F12R1_FB19_Pos
è

	)

7970 
	#CAN_F12R1_FB19
 
CAN_F12R1_FB19_Msk


	)

7971 
	#CAN_F12R1_FB20_Pos
 (20U)

	)

7972 
	#CAN_F12R1_FB20_Msk
 (0x1U << 
CAN_F12R1_FB20_Pos
è

	)

7973 
	#CAN_F12R1_FB20
 
CAN_F12R1_FB20_Msk


	)

7974 
	#CAN_F12R1_FB21_Pos
 (21U)

	)

7975 
	#CAN_F12R1_FB21_Msk
 (0x1U << 
CAN_F12R1_FB21_Pos
è

	)

7976 
	#CAN_F12R1_FB21
 
CAN_F12R1_FB21_Msk


	)

7977 
	#CAN_F12R1_FB22_Pos
 (22U)

	)

7978 
	#CAN_F12R1_FB22_Msk
 (0x1U << 
CAN_F12R1_FB22_Pos
è

	)

7979 
	#CAN_F12R1_FB22
 
CAN_F12R1_FB22_Msk


	)

7980 
	#CAN_F12R1_FB23_Pos
 (23U)

	)

7981 
	#CAN_F12R1_FB23_Msk
 (0x1U << 
CAN_F12R1_FB23_Pos
è

	)

7982 
	#CAN_F12R1_FB23
 
CAN_F12R1_FB23_Msk


	)

7983 
	#CAN_F12R1_FB24_Pos
 (24U)

	)

7984 
	#CAN_F12R1_FB24_Msk
 (0x1U << 
CAN_F12R1_FB24_Pos
è

	)

7985 
	#CAN_F12R1_FB24
 
CAN_F12R1_FB24_Msk


	)

7986 
	#CAN_F12R1_FB25_Pos
 (25U)

	)

7987 
	#CAN_F12R1_FB25_Msk
 (0x1U << 
CAN_F12R1_FB25_Pos
è

	)

7988 
	#CAN_F12R1_FB25
 
CAN_F12R1_FB25_Msk


	)

7989 
	#CAN_F12R1_FB26_Pos
 (26U)

	)

7990 
	#CAN_F12R1_FB26_Msk
 (0x1U << 
CAN_F12R1_FB26_Pos
è

	)

7991 
	#CAN_F12R1_FB26
 
CAN_F12R1_FB26_Msk


	)

7992 
	#CAN_F12R1_FB27_Pos
 (27U)

	)

7993 
	#CAN_F12R1_FB27_Msk
 (0x1U << 
CAN_F12R1_FB27_Pos
è

	)

7994 
	#CAN_F12R1_FB27
 
CAN_F12R1_FB27_Msk


	)

7995 
	#CAN_F12R1_FB28_Pos
 (28U)

	)

7996 
	#CAN_F12R1_FB28_Msk
 (0x1U << 
CAN_F12R1_FB28_Pos
è

	)

7997 
	#CAN_F12R1_FB28
 
CAN_F12R1_FB28_Msk


	)

7998 
	#CAN_F12R1_FB29_Pos
 (29U)

	)

7999 
	#CAN_F12R1_FB29_Msk
 (0x1U << 
CAN_F12R1_FB29_Pos
è

	)

8000 
	#CAN_F12R1_FB29
 
CAN_F12R1_FB29_Msk


	)

8001 
	#CAN_F12R1_FB30_Pos
 (30U)

	)

8002 
	#CAN_F12R1_FB30_Msk
 (0x1U << 
CAN_F12R1_FB30_Pos
è

	)

8003 
	#CAN_F12R1_FB30
 
CAN_F12R1_FB30_Msk


	)

8004 
	#CAN_F12R1_FB31_Pos
 (31U)

	)

8005 
	#CAN_F12R1_FB31_Msk
 (0x1U << 
CAN_F12R1_FB31_Pos
è

	)

8006 
	#CAN_F12R1_FB31
 
CAN_F12R1_FB31_Msk


	)

8009 
	#CAN_F13R1_FB0_Pos
 (0U)

	)

8010 
	#CAN_F13R1_FB0_Msk
 (0x1U << 
CAN_F13R1_FB0_Pos
è

	)

8011 
	#CAN_F13R1_FB0
 
CAN_F13R1_FB0_Msk


	)

8012 
	#CAN_F13R1_FB1_Pos
 (1U)

	)

8013 
	#CAN_F13R1_FB1_Msk
 (0x1U << 
CAN_F13R1_FB1_Pos
è

	)

8014 
	#CAN_F13R1_FB1
 
CAN_F13R1_FB1_Msk


	)

8015 
	#CAN_F13R1_FB2_Pos
 (2U)

	)

8016 
	#CAN_F13R1_FB2_Msk
 (0x1U << 
CAN_F13R1_FB2_Pos
è

	)

8017 
	#CAN_F13R1_FB2
 
CAN_F13R1_FB2_Msk


	)

8018 
	#CAN_F13R1_FB3_Pos
 (3U)

	)

8019 
	#CAN_F13R1_FB3_Msk
 (0x1U << 
CAN_F13R1_FB3_Pos
è

	)

8020 
	#CAN_F13R1_FB3
 
CAN_F13R1_FB3_Msk


	)

8021 
	#CAN_F13R1_FB4_Pos
 (4U)

	)

8022 
	#CAN_F13R1_FB4_Msk
 (0x1U << 
CAN_F13R1_FB4_Pos
è

	)

8023 
	#CAN_F13R1_FB4
 
CAN_F13R1_FB4_Msk


	)

8024 
	#CAN_F13R1_FB5_Pos
 (5U)

	)

8025 
	#CAN_F13R1_FB5_Msk
 (0x1U << 
CAN_F13R1_FB5_Pos
è

	)

8026 
	#CAN_F13R1_FB5
 
CAN_F13R1_FB5_Msk


	)

8027 
	#CAN_F13R1_FB6_Pos
 (6U)

	)

8028 
	#CAN_F13R1_FB6_Msk
 (0x1U << 
CAN_F13R1_FB6_Pos
è

	)

8029 
	#CAN_F13R1_FB6
 
CAN_F13R1_FB6_Msk


	)

8030 
	#CAN_F13R1_FB7_Pos
 (7U)

	)

8031 
	#CAN_F13R1_FB7_Msk
 (0x1U << 
CAN_F13R1_FB7_Pos
è

	)

8032 
	#CAN_F13R1_FB7
 
CAN_F13R1_FB7_Msk


	)

8033 
	#CAN_F13R1_FB8_Pos
 (8U)

	)

8034 
	#CAN_F13R1_FB8_Msk
 (0x1U << 
CAN_F13R1_FB8_Pos
è

	)

8035 
	#CAN_F13R1_FB8
 
CAN_F13R1_FB8_Msk


	)

8036 
	#CAN_F13R1_FB9_Pos
 (9U)

	)

8037 
	#CAN_F13R1_FB9_Msk
 (0x1U << 
CAN_F13R1_FB9_Pos
è

	)

8038 
	#CAN_F13R1_FB9
 
CAN_F13R1_FB9_Msk


	)

8039 
	#CAN_F13R1_FB10_Pos
 (10U)

	)

8040 
	#CAN_F13R1_FB10_Msk
 (0x1U << 
CAN_F13R1_FB10_Pos
è

	)

8041 
	#CAN_F13R1_FB10
 
CAN_F13R1_FB10_Msk


	)

8042 
	#CAN_F13R1_FB11_Pos
 (11U)

	)

8043 
	#CAN_F13R1_FB11_Msk
 (0x1U << 
CAN_F13R1_FB11_Pos
è

	)

8044 
	#CAN_F13R1_FB11
 
CAN_F13R1_FB11_Msk


	)

8045 
	#CAN_F13R1_FB12_Pos
 (12U)

	)

8046 
	#CAN_F13R1_FB12_Msk
 (0x1U << 
CAN_F13R1_FB12_Pos
è

	)

8047 
	#CAN_F13R1_FB12
 
CAN_F13R1_FB12_Msk


	)

8048 
	#CAN_F13R1_FB13_Pos
 (13U)

	)

8049 
	#CAN_F13R1_FB13_Msk
 (0x1U << 
CAN_F13R1_FB13_Pos
è

	)

8050 
	#CAN_F13R1_FB13
 
CAN_F13R1_FB13_Msk


	)

8051 
	#CAN_F13R1_FB14_Pos
 (14U)

	)

8052 
	#CAN_F13R1_FB14_Msk
 (0x1U << 
CAN_F13R1_FB14_Pos
è

	)

8053 
	#CAN_F13R1_FB14
 
CAN_F13R1_FB14_Msk


	)

8054 
	#CAN_F13R1_FB15_Pos
 (15U)

	)

8055 
	#CAN_F13R1_FB15_Msk
 (0x1U << 
CAN_F13R1_FB15_Pos
è

	)

8056 
	#CAN_F13R1_FB15
 
CAN_F13R1_FB15_Msk


	)

8057 
	#CAN_F13R1_FB16_Pos
 (16U)

	)

8058 
	#CAN_F13R1_FB16_Msk
 (0x1U << 
CAN_F13R1_FB16_Pos
è

	)

8059 
	#CAN_F13R1_FB16
 
CAN_F13R1_FB16_Msk


	)

8060 
	#CAN_F13R1_FB17_Pos
 (17U)

	)

8061 
	#CAN_F13R1_FB17_Msk
 (0x1U << 
CAN_F13R1_FB17_Pos
è

	)

8062 
	#CAN_F13R1_FB17
 
CAN_F13R1_FB17_Msk


	)

8063 
	#CAN_F13R1_FB18_Pos
 (18U)

	)

8064 
	#CAN_F13R1_FB18_Msk
 (0x1U << 
CAN_F13R1_FB18_Pos
è

	)

8065 
	#CAN_F13R1_FB18
 
CAN_F13R1_FB18_Msk


	)

8066 
	#CAN_F13R1_FB19_Pos
 (19U)

	)

8067 
	#CAN_F13R1_FB19_Msk
 (0x1U << 
CAN_F13R1_FB19_Pos
è

	)

8068 
	#CAN_F13R1_FB19
 
CAN_F13R1_FB19_Msk


	)

8069 
	#CAN_F13R1_FB20_Pos
 (20U)

	)

8070 
	#CAN_F13R1_FB20_Msk
 (0x1U << 
CAN_F13R1_FB20_Pos
è

	)

8071 
	#CAN_F13R1_FB20
 
CAN_F13R1_FB20_Msk


	)

8072 
	#CAN_F13R1_FB21_Pos
 (21U)

	)

8073 
	#CAN_F13R1_FB21_Msk
 (0x1U << 
CAN_F13R1_FB21_Pos
è

	)

8074 
	#CAN_F13R1_FB21
 
CAN_F13R1_FB21_Msk


	)

8075 
	#CAN_F13R1_FB22_Pos
 (22U)

	)

8076 
	#CAN_F13R1_FB22_Msk
 (0x1U << 
CAN_F13R1_FB22_Pos
è

	)

8077 
	#CAN_F13R1_FB22
 
CAN_F13R1_FB22_Msk


	)

8078 
	#CAN_F13R1_FB23_Pos
 (23U)

	)

8079 
	#CAN_F13R1_FB23_Msk
 (0x1U << 
CAN_F13R1_FB23_Pos
è

	)

8080 
	#CAN_F13R1_FB23
 
CAN_F13R1_FB23_Msk


	)

8081 
	#CAN_F13R1_FB24_Pos
 (24U)

	)

8082 
	#CAN_F13R1_FB24_Msk
 (0x1U << 
CAN_F13R1_FB24_Pos
è

	)

8083 
	#CAN_F13R1_FB24
 
CAN_F13R1_FB24_Msk


	)

8084 
	#CAN_F13R1_FB25_Pos
 (25U)

	)

8085 
	#CAN_F13R1_FB25_Msk
 (0x1U << 
CAN_F13R1_FB25_Pos
è

	)

8086 
	#CAN_F13R1_FB25
 
CAN_F13R1_FB25_Msk


	)

8087 
	#CAN_F13R1_FB26_Pos
 (26U)

	)

8088 
	#CAN_F13R1_FB26_Msk
 (0x1U << 
CAN_F13R1_FB26_Pos
è

	)

8089 
	#CAN_F13R1_FB26
 
CAN_F13R1_FB26_Msk


	)

8090 
	#CAN_F13R1_FB27_Pos
 (27U)

	)

8091 
	#CAN_F13R1_FB27_Msk
 (0x1U << 
CAN_F13R1_FB27_Pos
è

	)

8092 
	#CAN_F13R1_FB27
 
CAN_F13R1_FB27_Msk


	)

8093 
	#CAN_F13R1_FB28_Pos
 (28U)

	)

8094 
	#CAN_F13R1_FB28_Msk
 (0x1U << 
CAN_F13R1_FB28_Pos
è

	)

8095 
	#CAN_F13R1_FB28
 
CAN_F13R1_FB28_Msk


	)

8096 
	#CAN_F13R1_FB29_Pos
 (29U)

	)

8097 
	#CAN_F13R1_FB29_Msk
 (0x1U << 
CAN_F13R1_FB29_Pos
è

	)

8098 
	#CAN_F13R1_FB29
 
CAN_F13R1_FB29_Msk


	)

8099 
	#CAN_F13R1_FB30_Pos
 (30U)

	)

8100 
	#CAN_F13R1_FB30_Msk
 (0x1U << 
CAN_F13R1_FB30_Pos
è

	)

8101 
	#CAN_F13R1_FB30
 
CAN_F13R1_FB30_Msk


	)

8102 
	#CAN_F13R1_FB31_Pos
 (31U)

	)

8103 
	#CAN_F13R1_FB31_Msk
 (0x1U << 
CAN_F13R1_FB31_Pos
è

	)

8104 
	#CAN_F13R1_FB31
 
CAN_F13R1_FB31_Msk


	)

8107 
	#CAN_F0R2_FB0_Pos
 (0U)

	)

8108 
	#CAN_F0R2_FB0_Msk
 (0x1U << 
CAN_F0R2_FB0_Pos
è

	)

8109 
	#CAN_F0R2_FB0
 
CAN_F0R2_FB0_Msk


	)

8110 
	#CAN_F0R2_FB1_Pos
 (1U)

	)

8111 
	#CAN_F0R2_FB1_Msk
 (0x1U << 
CAN_F0R2_FB1_Pos
è

	)

8112 
	#CAN_F0R2_FB1
 
CAN_F0R2_FB1_Msk


	)

8113 
	#CAN_F0R2_FB2_Pos
 (2U)

	)

8114 
	#CAN_F0R2_FB2_Msk
 (0x1U << 
CAN_F0R2_FB2_Pos
è

	)

8115 
	#CAN_F0R2_FB2
 
CAN_F0R2_FB2_Msk


	)

8116 
	#CAN_F0R2_FB3_Pos
 (3U)

	)

8117 
	#CAN_F0R2_FB3_Msk
 (0x1U << 
CAN_F0R2_FB3_Pos
è

	)

8118 
	#CAN_F0R2_FB3
 
CAN_F0R2_FB3_Msk


	)

8119 
	#CAN_F0R2_FB4_Pos
 (4U)

	)

8120 
	#CAN_F0R2_FB4_Msk
 (0x1U << 
CAN_F0R2_FB4_Pos
è

	)

8121 
	#CAN_F0R2_FB4
 
CAN_F0R2_FB4_Msk


	)

8122 
	#CAN_F0R2_FB5_Pos
 (5U)

	)

8123 
	#CAN_F0R2_FB5_Msk
 (0x1U << 
CAN_F0R2_FB5_Pos
è

	)

8124 
	#CAN_F0R2_FB5
 
CAN_F0R2_FB5_Msk


	)

8125 
	#CAN_F0R2_FB6_Pos
 (6U)

	)

8126 
	#CAN_F0R2_FB6_Msk
 (0x1U << 
CAN_F0R2_FB6_Pos
è

	)

8127 
	#CAN_F0R2_FB6
 
CAN_F0R2_FB6_Msk


	)

8128 
	#CAN_F0R2_FB7_Pos
 (7U)

	)

8129 
	#CAN_F0R2_FB7_Msk
 (0x1U << 
CAN_F0R2_FB7_Pos
è

	)

8130 
	#CAN_F0R2_FB7
 
CAN_F0R2_FB7_Msk


	)

8131 
	#CAN_F0R2_FB8_Pos
 (8U)

	)

8132 
	#CAN_F0R2_FB8_Msk
 (0x1U << 
CAN_F0R2_FB8_Pos
è

	)

8133 
	#CAN_F0R2_FB8
 
CAN_F0R2_FB8_Msk


	)

8134 
	#CAN_F0R2_FB9_Pos
 (9U)

	)

8135 
	#CAN_F0R2_FB9_Msk
 (0x1U << 
CAN_F0R2_FB9_Pos
è

	)

8136 
	#CAN_F0R2_FB9
 
CAN_F0R2_FB9_Msk


	)

8137 
	#CAN_F0R2_FB10_Pos
 (10U)

	)

8138 
	#CAN_F0R2_FB10_Msk
 (0x1U << 
CAN_F0R2_FB10_Pos
è

	)

8139 
	#CAN_F0R2_FB10
 
CAN_F0R2_FB10_Msk


	)

8140 
	#CAN_F0R2_FB11_Pos
 (11U)

	)

8141 
	#CAN_F0R2_FB11_Msk
 (0x1U << 
CAN_F0R2_FB11_Pos
è

	)

8142 
	#CAN_F0R2_FB11
 
CAN_F0R2_FB11_Msk


	)

8143 
	#CAN_F0R2_FB12_Pos
 (12U)

	)

8144 
	#CAN_F0R2_FB12_Msk
 (0x1U << 
CAN_F0R2_FB12_Pos
è

	)

8145 
	#CAN_F0R2_FB12
 
CAN_F0R2_FB12_Msk


	)

8146 
	#CAN_F0R2_FB13_Pos
 (13U)

	)

8147 
	#CAN_F0R2_FB13_Msk
 (0x1U << 
CAN_F0R2_FB13_Pos
è

	)

8148 
	#CAN_F0R2_FB13
 
CAN_F0R2_FB13_Msk


	)

8149 
	#CAN_F0R2_FB14_Pos
 (14U)

	)

8150 
	#CAN_F0R2_FB14_Msk
 (0x1U << 
CAN_F0R2_FB14_Pos
è

	)

8151 
	#CAN_F0R2_FB14
 
CAN_F0R2_FB14_Msk


	)

8152 
	#CAN_F0R2_FB15_Pos
 (15U)

	)

8153 
	#CAN_F0R2_FB15_Msk
 (0x1U << 
CAN_F0R2_FB15_Pos
è

	)

8154 
	#CAN_F0R2_FB15
 
CAN_F0R2_FB15_Msk


	)

8155 
	#CAN_F0R2_FB16_Pos
 (16U)

	)

8156 
	#CAN_F0R2_FB16_Msk
 (0x1U << 
CAN_F0R2_FB16_Pos
è

	)

8157 
	#CAN_F0R2_FB16
 
CAN_F0R2_FB16_Msk


	)

8158 
	#CAN_F0R2_FB17_Pos
 (17U)

	)

8159 
	#CAN_F0R2_FB17_Msk
 (0x1U << 
CAN_F0R2_FB17_Pos
è

	)

8160 
	#CAN_F0R2_FB17
 
CAN_F0R2_FB17_Msk


	)

8161 
	#CAN_F0R2_FB18_Pos
 (18U)

	)

8162 
	#CAN_F0R2_FB18_Msk
 (0x1U << 
CAN_F0R2_FB18_Pos
è

	)

8163 
	#CAN_F0R2_FB18
 
CAN_F0R2_FB18_Msk


	)

8164 
	#CAN_F0R2_FB19_Pos
 (19U)

	)

8165 
	#CAN_F0R2_FB19_Msk
 (0x1U << 
CAN_F0R2_FB19_Pos
è

	)

8166 
	#CAN_F0R2_FB19
 
CAN_F0R2_FB19_Msk


	)

8167 
	#CAN_F0R2_FB20_Pos
 (20U)

	)

8168 
	#CAN_F0R2_FB20_Msk
 (0x1U << 
CAN_F0R2_FB20_Pos
è

	)

8169 
	#CAN_F0R2_FB20
 
CAN_F0R2_FB20_Msk


	)

8170 
	#CAN_F0R2_FB21_Pos
 (21U)

	)

8171 
	#CAN_F0R2_FB21_Msk
 (0x1U << 
CAN_F0R2_FB21_Pos
è

	)

8172 
	#CAN_F0R2_FB21
 
CAN_F0R2_FB21_Msk


	)

8173 
	#CAN_F0R2_FB22_Pos
 (22U)

	)

8174 
	#CAN_F0R2_FB22_Msk
 (0x1U << 
CAN_F0R2_FB22_Pos
è

	)

8175 
	#CAN_F0R2_FB22
 
CAN_F0R2_FB22_Msk


	)

8176 
	#CAN_F0R2_FB23_Pos
 (23U)

	)

8177 
	#CAN_F0R2_FB23_Msk
 (0x1U << 
CAN_F0R2_FB23_Pos
è

	)

8178 
	#CAN_F0R2_FB23
 
CAN_F0R2_FB23_Msk


	)

8179 
	#CAN_F0R2_FB24_Pos
 (24U)

	)

8180 
	#CAN_F0R2_FB24_Msk
 (0x1U << 
CAN_F0R2_FB24_Pos
è

	)

8181 
	#CAN_F0R2_FB24
 
CAN_F0R2_FB24_Msk


	)

8182 
	#CAN_F0R2_FB25_Pos
 (25U)

	)

8183 
	#CAN_F0R2_FB25_Msk
 (0x1U << 
CAN_F0R2_FB25_Pos
è

	)

8184 
	#CAN_F0R2_FB25
 
CAN_F0R2_FB25_Msk


	)

8185 
	#CAN_F0R2_FB26_Pos
 (26U)

	)

8186 
	#CAN_F0R2_FB26_Msk
 (0x1U << 
CAN_F0R2_FB26_Pos
è

	)

8187 
	#CAN_F0R2_FB26
 
CAN_F0R2_FB26_Msk


	)

8188 
	#CAN_F0R2_FB27_Pos
 (27U)

	)

8189 
	#CAN_F0R2_FB27_Msk
 (0x1U << 
CAN_F0R2_FB27_Pos
è

	)

8190 
	#CAN_F0R2_FB27
 
CAN_F0R2_FB27_Msk


	)

8191 
	#CAN_F0R2_FB28_Pos
 (28U)

	)

8192 
	#CAN_F0R2_FB28_Msk
 (0x1U << 
CAN_F0R2_FB28_Pos
è

	)

8193 
	#CAN_F0R2_FB28
 
CAN_F0R2_FB28_Msk


	)

8194 
	#CAN_F0R2_FB29_Pos
 (29U)

	)

8195 
	#CAN_F0R2_FB29_Msk
 (0x1U << 
CAN_F0R2_FB29_Pos
è

	)

8196 
	#CAN_F0R2_FB29
 
CAN_F0R2_FB29_Msk


	)

8197 
	#CAN_F0R2_FB30_Pos
 (30U)

	)

8198 
	#CAN_F0R2_FB30_Msk
 (0x1U << 
CAN_F0R2_FB30_Pos
è

	)

8199 
	#CAN_F0R2_FB30
 
CAN_F0R2_FB30_Msk


	)

8200 
	#CAN_F0R2_FB31_Pos
 (31U)

	)

8201 
	#CAN_F0R2_FB31_Msk
 (0x1U << 
CAN_F0R2_FB31_Pos
è

	)

8202 
	#CAN_F0R2_FB31
 
CAN_F0R2_FB31_Msk


	)

8205 
	#CAN_F1R2_FB0_Pos
 (0U)

	)

8206 
	#CAN_F1R2_FB0_Msk
 (0x1U << 
CAN_F1R2_FB0_Pos
è

	)

8207 
	#CAN_F1R2_FB0
 
CAN_F1R2_FB0_Msk


	)

8208 
	#CAN_F1R2_FB1_Pos
 (1U)

	)

8209 
	#CAN_F1R2_FB1_Msk
 (0x1U << 
CAN_F1R2_FB1_Pos
è

	)

8210 
	#CAN_F1R2_FB1
 
CAN_F1R2_FB1_Msk


	)

8211 
	#CAN_F1R2_FB2_Pos
 (2U)

	)

8212 
	#CAN_F1R2_FB2_Msk
 (0x1U << 
CAN_F1R2_FB2_Pos
è

	)

8213 
	#CAN_F1R2_FB2
 
CAN_F1R2_FB2_Msk


	)

8214 
	#CAN_F1R2_FB3_Pos
 (3U)

	)

8215 
	#CAN_F1R2_FB3_Msk
 (0x1U << 
CAN_F1R2_FB3_Pos
è

	)

8216 
	#CAN_F1R2_FB3
 
CAN_F1R2_FB3_Msk


	)

8217 
	#CAN_F1R2_FB4_Pos
 (4U)

	)

8218 
	#CAN_F1R2_FB4_Msk
 (0x1U << 
CAN_F1R2_FB4_Pos
è

	)

8219 
	#CAN_F1R2_FB4
 
CAN_F1R2_FB4_Msk


	)

8220 
	#CAN_F1R2_FB5_Pos
 (5U)

	)

8221 
	#CAN_F1R2_FB5_Msk
 (0x1U << 
CAN_F1R2_FB5_Pos
è

	)

8222 
	#CAN_F1R2_FB5
 
CAN_F1R2_FB5_Msk


	)

8223 
	#CAN_F1R2_FB6_Pos
 (6U)

	)

8224 
	#CAN_F1R2_FB6_Msk
 (0x1U << 
CAN_F1R2_FB6_Pos
è

	)

8225 
	#CAN_F1R2_FB6
 
CAN_F1R2_FB6_Msk


	)

8226 
	#CAN_F1R2_FB7_Pos
 (7U)

	)

8227 
	#CAN_F1R2_FB7_Msk
 (0x1U << 
CAN_F1R2_FB7_Pos
è

	)

8228 
	#CAN_F1R2_FB7
 
CAN_F1R2_FB7_Msk


	)

8229 
	#CAN_F1R2_FB8_Pos
 (8U)

	)

8230 
	#CAN_F1R2_FB8_Msk
 (0x1U << 
CAN_F1R2_FB8_Pos
è

	)

8231 
	#CAN_F1R2_FB8
 
CAN_F1R2_FB8_Msk


	)

8232 
	#CAN_F1R2_FB9_Pos
 (9U)

	)

8233 
	#CAN_F1R2_FB9_Msk
 (0x1U << 
CAN_F1R2_FB9_Pos
è

	)

8234 
	#CAN_F1R2_FB9
 
CAN_F1R2_FB9_Msk


	)

8235 
	#CAN_F1R2_FB10_Pos
 (10U)

	)

8236 
	#CAN_F1R2_FB10_Msk
 (0x1U << 
CAN_F1R2_FB10_Pos
è

	)

8237 
	#CAN_F1R2_FB10
 
CAN_F1R2_FB10_Msk


	)

8238 
	#CAN_F1R2_FB11_Pos
 (11U)

	)

8239 
	#CAN_F1R2_FB11_Msk
 (0x1U << 
CAN_F1R2_FB11_Pos
è

	)

8240 
	#CAN_F1R2_FB11
 
CAN_F1R2_FB11_Msk


	)

8241 
	#CAN_F1R2_FB12_Pos
 (12U)

	)

8242 
	#CAN_F1R2_FB12_Msk
 (0x1U << 
CAN_F1R2_FB12_Pos
è

	)

8243 
	#CAN_F1R2_FB12
 
CAN_F1R2_FB12_Msk


	)

8244 
	#CAN_F1R2_FB13_Pos
 (13U)

	)

8245 
	#CAN_F1R2_FB13_Msk
 (0x1U << 
CAN_F1R2_FB13_Pos
è

	)

8246 
	#CAN_F1R2_FB13
 
CAN_F1R2_FB13_Msk


	)

8247 
	#CAN_F1R2_FB14_Pos
 (14U)

	)

8248 
	#CAN_F1R2_FB14_Msk
 (0x1U << 
CAN_F1R2_FB14_Pos
è

	)

8249 
	#CAN_F1R2_FB14
 
CAN_F1R2_FB14_Msk


	)

8250 
	#CAN_F1R2_FB15_Pos
 (15U)

	)

8251 
	#CAN_F1R2_FB15_Msk
 (0x1U << 
CAN_F1R2_FB15_Pos
è

	)

8252 
	#CAN_F1R2_FB15
 
CAN_F1R2_FB15_Msk


	)

8253 
	#CAN_F1R2_FB16_Pos
 (16U)

	)

8254 
	#CAN_F1R2_FB16_Msk
 (0x1U << 
CAN_F1R2_FB16_Pos
è

	)

8255 
	#CAN_F1R2_FB16
 
CAN_F1R2_FB16_Msk


	)

8256 
	#CAN_F1R2_FB17_Pos
 (17U)

	)

8257 
	#CAN_F1R2_FB17_Msk
 (0x1U << 
CAN_F1R2_FB17_Pos
è

	)

8258 
	#CAN_F1R2_FB17
 
CAN_F1R2_FB17_Msk


	)

8259 
	#CAN_F1R2_FB18_Pos
 (18U)

	)

8260 
	#CAN_F1R2_FB18_Msk
 (0x1U << 
CAN_F1R2_FB18_Pos
è

	)

8261 
	#CAN_F1R2_FB18
 
CAN_F1R2_FB18_Msk


	)

8262 
	#CAN_F1R2_FB19_Pos
 (19U)

	)

8263 
	#CAN_F1R2_FB19_Msk
 (0x1U << 
CAN_F1R2_FB19_Pos
è

	)

8264 
	#CAN_F1R2_FB19
 
CAN_F1R2_FB19_Msk


	)

8265 
	#CAN_F1R2_FB20_Pos
 (20U)

	)

8266 
	#CAN_F1R2_FB20_Msk
 (0x1U << 
CAN_F1R2_FB20_Pos
è

	)

8267 
	#CAN_F1R2_FB20
 
CAN_F1R2_FB20_Msk


	)

8268 
	#CAN_F1R2_FB21_Pos
 (21U)

	)

8269 
	#CAN_F1R2_FB21_Msk
 (0x1U << 
CAN_F1R2_FB21_Pos
è

	)

8270 
	#CAN_F1R2_FB21
 
CAN_F1R2_FB21_Msk


	)

8271 
	#CAN_F1R2_FB22_Pos
 (22U)

	)

8272 
	#CAN_F1R2_FB22_Msk
 (0x1U << 
CAN_F1R2_FB22_Pos
è

	)

8273 
	#CAN_F1R2_FB22
 
CAN_F1R2_FB22_Msk


	)

8274 
	#CAN_F1R2_FB23_Pos
 (23U)

	)

8275 
	#CAN_F1R2_FB23_Msk
 (0x1U << 
CAN_F1R2_FB23_Pos
è

	)

8276 
	#CAN_F1R2_FB23
 
CAN_F1R2_FB23_Msk


	)

8277 
	#CAN_F1R2_FB24_Pos
 (24U)

	)

8278 
	#CAN_F1R2_FB24_Msk
 (0x1U << 
CAN_F1R2_FB24_Pos
è

	)

8279 
	#CAN_F1R2_FB24
 
CAN_F1R2_FB24_Msk


	)

8280 
	#CAN_F1R2_FB25_Pos
 (25U)

	)

8281 
	#CAN_F1R2_FB25_Msk
 (0x1U << 
CAN_F1R2_FB25_Pos
è

	)

8282 
	#CAN_F1R2_FB25
 
CAN_F1R2_FB25_Msk


	)

8283 
	#CAN_F1R2_FB26_Pos
 (26U)

	)

8284 
	#CAN_F1R2_FB26_Msk
 (0x1U << 
CAN_F1R2_FB26_Pos
è

	)

8285 
	#CAN_F1R2_FB26
 
CAN_F1R2_FB26_Msk


	)

8286 
	#CAN_F1R2_FB27_Pos
 (27U)

	)

8287 
	#CAN_F1R2_FB27_Msk
 (0x1U << 
CAN_F1R2_FB27_Pos
è

	)

8288 
	#CAN_F1R2_FB27
 
CAN_F1R2_FB27_Msk


	)

8289 
	#CAN_F1R2_FB28_Pos
 (28U)

	)

8290 
	#CAN_F1R2_FB28_Msk
 (0x1U << 
CAN_F1R2_FB28_Pos
è

	)

8291 
	#CAN_F1R2_FB28
 
CAN_F1R2_FB28_Msk


	)

8292 
	#CAN_F1R2_FB29_Pos
 (29U)

	)

8293 
	#CAN_F1R2_FB29_Msk
 (0x1U << 
CAN_F1R2_FB29_Pos
è

	)

8294 
	#CAN_F1R2_FB29
 
CAN_F1R2_FB29_Msk


	)

8295 
	#CAN_F1R2_FB30_Pos
 (30U)

	)

8296 
	#CAN_F1R2_FB30_Msk
 (0x1U << 
CAN_F1R2_FB30_Pos
è

	)

8297 
	#CAN_F1R2_FB30
 
CAN_F1R2_FB30_Msk


	)

8298 
	#CAN_F1R2_FB31_Pos
 (31U)

	)

8299 
	#CAN_F1R2_FB31_Msk
 (0x1U << 
CAN_F1R2_FB31_Pos
è

	)

8300 
	#CAN_F1R2_FB31
 
CAN_F1R2_FB31_Msk


	)

8303 
	#CAN_F2R2_FB0_Pos
 (0U)

	)

8304 
	#CAN_F2R2_FB0_Msk
 (0x1U << 
CAN_F2R2_FB0_Pos
è

	)

8305 
	#CAN_F2R2_FB0
 
CAN_F2R2_FB0_Msk


	)

8306 
	#CAN_F2R2_FB1_Pos
 (1U)

	)

8307 
	#CAN_F2R2_FB1_Msk
 (0x1U << 
CAN_F2R2_FB1_Pos
è

	)

8308 
	#CAN_F2R2_FB1
 
CAN_F2R2_FB1_Msk


	)

8309 
	#CAN_F2R2_FB2_Pos
 (2U)

	)

8310 
	#CAN_F2R2_FB2_Msk
 (0x1U << 
CAN_F2R2_FB2_Pos
è

	)

8311 
	#CAN_F2R2_FB2
 
CAN_F2R2_FB2_Msk


	)

8312 
	#CAN_F2R2_FB3_Pos
 (3U)

	)

8313 
	#CAN_F2R2_FB3_Msk
 (0x1U << 
CAN_F2R2_FB3_Pos
è

	)

8314 
	#CAN_F2R2_FB3
 
CAN_F2R2_FB3_Msk


	)

8315 
	#CAN_F2R2_FB4_Pos
 (4U)

	)

8316 
	#CAN_F2R2_FB4_Msk
 (0x1U << 
CAN_F2R2_FB4_Pos
è

	)

8317 
	#CAN_F2R2_FB4
 
CAN_F2R2_FB4_Msk


	)

8318 
	#CAN_F2R2_FB5_Pos
 (5U)

	)

8319 
	#CAN_F2R2_FB5_Msk
 (0x1U << 
CAN_F2R2_FB5_Pos
è

	)

8320 
	#CAN_F2R2_FB5
 
CAN_F2R2_FB5_Msk


	)

8321 
	#CAN_F2R2_FB6_Pos
 (6U)

	)

8322 
	#CAN_F2R2_FB6_Msk
 (0x1U << 
CAN_F2R2_FB6_Pos
è

	)

8323 
	#CAN_F2R2_FB6
 
CAN_F2R2_FB6_Msk


	)

8324 
	#CAN_F2R2_FB7_Pos
 (7U)

	)

8325 
	#CAN_F2R2_FB7_Msk
 (0x1U << 
CAN_F2R2_FB7_Pos
è

	)

8326 
	#CAN_F2R2_FB7
 
CAN_F2R2_FB7_Msk


	)

8327 
	#CAN_F2R2_FB8_Pos
 (8U)

	)

8328 
	#CAN_F2R2_FB8_Msk
 (0x1U << 
CAN_F2R2_FB8_Pos
è

	)

8329 
	#CAN_F2R2_FB8
 
CAN_F2R2_FB8_Msk


	)

8330 
	#CAN_F2R2_FB9_Pos
 (9U)

	)

8331 
	#CAN_F2R2_FB9_Msk
 (0x1U << 
CAN_F2R2_FB9_Pos
è

	)

8332 
	#CAN_F2R2_FB9
 
CAN_F2R2_FB9_Msk


	)

8333 
	#CAN_F2R2_FB10_Pos
 (10U)

	)

8334 
	#CAN_F2R2_FB10_Msk
 (0x1U << 
CAN_F2R2_FB10_Pos
è

	)

8335 
	#CAN_F2R2_FB10
 
CAN_F2R2_FB10_Msk


	)

8336 
	#CAN_F2R2_FB11_Pos
 (11U)

	)

8337 
	#CAN_F2R2_FB11_Msk
 (0x1U << 
CAN_F2R2_FB11_Pos
è

	)

8338 
	#CAN_F2R2_FB11
 
CAN_F2R2_FB11_Msk


	)

8339 
	#CAN_F2R2_FB12_Pos
 (12U)

	)

8340 
	#CAN_F2R2_FB12_Msk
 (0x1U << 
CAN_F2R2_FB12_Pos
è

	)

8341 
	#CAN_F2R2_FB12
 
CAN_F2R2_FB12_Msk


	)

8342 
	#CAN_F2R2_FB13_Pos
 (13U)

	)

8343 
	#CAN_F2R2_FB13_Msk
 (0x1U << 
CAN_F2R2_FB13_Pos
è

	)

8344 
	#CAN_F2R2_FB13
 
CAN_F2R2_FB13_Msk


	)

8345 
	#CAN_F2R2_FB14_Pos
 (14U)

	)

8346 
	#CAN_F2R2_FB14_Msk
 (0x1U << 
CAN_F2R2_FB14_Pos
è

	)

8347 
	#CAN_F2R2_FB14
 
CAN_F2R2_FB14_Msk


	)

8348 
	#CAN_F2R2_FB15_Pos
 (15U)

	)

8349 
	#CAN_F2R2_FB15_Msk
 (0x1U << 
CAN_F2R2_FB15_Pos
è

	)

8350 
	#CAN_F2R2_FB15
 
CAN_F2R2_FB15_Msk


	)

8351 
	#CAN_F2R2_FB16_Pos
 (16U)

	)

8352 
	#CAN_F2R2_FB16_Msk
 (0x1U << 
CAN_F2R2_FB16_Pos
è

	)

8353 
	#CAN_F2R2_FB16
 
CAN_F2R2_FB16_Msk


	)

8354 
	#CAN_F2R2_FB17_Pos
 (17U)

	)

8355 
	#CAN_F2R2_FB17_Msk
 (0x1U << 
CAN_F2R2_FB17_Pos
è

	)

8356 
	#CAN_F2R2_FB17
 
CAN_F2R2_FB17_Msk


	)

8357 
	#CAN_F2R2_FB18_Pos
 (18U)

	)

8358 
	#CAN_F2R2_FB18_Msk
 (0x1U << 
CAN_F2R2_FB18_Pos
è

	)

8359 
	#CAN_F2R2_FB18
 
CAN_F2R2_FB18_Msk


	)

8360 
	#CAN_F2R2_FB19_Pos
 (19U)

	)

8361 
	#CAN_F2R2_FB19_Msk
 (0x1U << 
CAN_F2R2_FB19_Pos
è

	)

8362 
	#CAN_F2R2_FB19
 
CAN_F2R2_FB19_Msk


	)

8363 
	#CAN_F2R2_FB20_Pos
 (20U)

	)

8364 
	#CAN_F2R2_FB20_Msk
 (0x1U << 
CAN_F2R2_FB20_Pos
è

	)

8365 
	#CAN_F2R2_FB20
 
CAN_F2R2_FB20_Msk


	)

8366 
	#CAN_F2R2_FB21_Pos
 (21U)

	)

8367 
	#CAN_F2R2_FB21_Msk
 (0x1U << 
CAN_F2R2_FB21_Pos
è

	)

8368 
	#CAN_F2R2_FB21
 
CAN_F2R2_FB21_Msk


	)

8369 
	#CAN_F2R2_FB22_Pos
 (22U)

	)

8370 
	#CAN_F2R2_FB22_Msk
 (0x1U << 
CAN_F2R2_FB22_Pos
è

	)

8371 
	#CAN_F2R2_FB22
 
CAN_F2R2_FB22_Msk


	)

8372 
	#CAN_F2R2_FB23_Pos
 (23U)

	)

8373 
	#CAN_F2R2_FB23_Msk
 (0x1U << 
CAN_F2R2_FB23_Pos
è

	)

8374 
	#CAN_F2R2_FB23
 
CAN_F2R2_FB23_Msk


	)

8375 
	#CAN_F2R2_FB24_Pos
 (24U)

	)

8376 
	#CAN_F2R2_FB24_Msk
 (0x1U << 
CAN_F2R2_FB24_Pos
è

	)

8377 
	#CAN_F2R2_FB24
 
CAN_F2R2_FB24_Msk


	)

8378 
	#CAN_F2R2_FB25_Pos
 (25U)

	)

8379 
	#CAN_F2R2_FB25_Msk
 (0x1U << 
CAN_F2R2_FB25_Pos
è

	)

8380 
	#CAN_F2R2_FB25
 
CAN_F2R2_FB25_Msk


	)

8381 
	#CAN_F2R2_FB26_Pos
 (26U)

	)

8382 
	#CAN_F2R2_FB26_Msk
 (0x1U << 
CAN_F2R2_FB26_Pos
è

	)

8383 
	#CAN_F2R2_FB26
 
CAN_F2R2_FB26_Msk


	)

8384 
	#CAN_F2R2_FB27_Pos
 (27U)

	)

8385 
	#CAN_F2R2_FB27_Msk
 (0x1U << 
CAN_F2R2_FB27_Pos
è

	)

8386 
	#CAN_F2R2_FB27
 
CAN_F2R2_FB27_Msk


	)

8387 
	#CAN_F2R2_FB28_Pos
 (28U)

	)

8388 
	#CAN_F2R2_FB28_Msk
 (0x1U << 
CAN_F2R2_FB28_Pos
è

	)

8389 
	#CAN_F2R2_FB28
 
CAN_F2R2_FB28_Msk


	)

8390 
	#CAN_F2R2_FB29_Pos
 (29U)

	)

8391 
	#CAN_F2R2_FB29_Msk
 (0x1U << 
CAN_F2R2_FB29_Pos
è

	)

8392 
	#CAN_F2R2_FB29
 
CAN_F2R2_FB29_Msk


	)

8393 
	#CAN_F2R2_FB30_Pos
 (30U)

	)

8394 
	#CAN_F2R2_FB30_Msk
 (0x1U << 
CAN_F2R2_FB30_Pos
è

	)

8395 
	#CAN_F2R2_FB30
 
CAN_F2R2_FB30_Msk


	)

8396 
	#CAN_F2R2_FB31_Pos
 (31U)

	)

8397 
	#CAN_F2R2_FB31_Msk
 (0x1U << 
CAN_F2R2_FB31_Pos
è

	)

8398 
	#CAN_F2R2_FB31
 
CAN_F2R2_FB31_Msk


	)

8401 
	#CAN_F3R2_FB0_Pos
 (0U)

	)

8402 
	#CAN_F3R2_FB0_Msk
 (0x1U << 
CAN_F3R2_FB0_Pos
è

	)

8403 
	#CAN_F3R2_FB0
 
CAN_F3R2_FB0_Msk


	)

8404 
	#CAN_F3R2_FB1_Pos
 (1U)

	)

8405 
	#CAN_F3R2_FB1_Msk
 (0x1U << 
CAN_F3R2_FB1_Pos
è

	)

8406 
	#CAN_F3R2_FB1
 
CAN_F3R2_FB1_Msk


	)

8407 
	#CAN_F3R2_FB2_Pos
 (2U)

	)

8408 
	#CAN_F3R2_FB2_Msk
 (0x1U << 
CAN_F3R2_FB2_Pos
è

	)

8409 
	#CAN_F3R2_FB2
 
CAN_F3R2_FB2_Msk


	)

8410 
	#CAN_F3R2_FB3_Pos
 (3U)

	)

8411 
	#CAN_F3R2_FB3_Msk
 (0x1U << 
CAN_F3R2_FB3_Pos
è

	)

8412 
	#CAN_F3R2_FB3
 
CAN_F3R2_FB3_Msk


	)

8413 
	#CAN_F3R2_FB4_Pos
 (4U)

	)

8414 
	#CAN_F3R2_FB4_Msk
 (0x1U << 
CAN_F3R2_FB4_Pos
è

	)

8415 
	#CAN_F3R2_FB4
 
CAN_F3R2_FB4_Msk


	)

8416 
	#CAN_F3R2_FB5_Pos
 (5U)

	)

8417 
	#CAN_F3R2_FB5_Msk
 (0x1U << 
CAN_F3R2_FB5_Pos
è

	)

8418 
	#CAN_F3R2_FB5
 
CAN_F3R2_FB5_Msk


	)

8419 
	#CAN_F3R2_FB6_Pos
 (6U)

	)

8420 
	#CAN_F3R2_FB6_Msk
 (0x1U << 
CAN_F3R2_FB6_Pos
è

	)

8421 
	#CAN_F3R2_FB6
 
CAN_F3R2_FB6_Msk


	)

8422 
	#CAN_F3R2_FB7_Pos
 (7U)

	)

8423 
	#CAN_F3R2_FB7_Msk
 (0x1U << 
CAN_F3R2_FB7_Pos
è

	)

8424 
	#CAN_F3R2_FB7
 
CAN_F3R2_FB7_Msk


	)

8425 
	#CAN_F3R2_FB8_Pos
 (8U)

	)

8426 
	#CAN_F3R2_FB8_Msk
 (0x1U << 
CAN_F3R2_FB8_Pos
è

	)

8427 
	#CAN_F3R2_FB8
 
CAN_F3R2_FB8_Msk


	)

8428 
	#CAN_F3R2_FB9_Pos
 (9U)

	)

8429 
	#CAN_F3R2_FB9_Msk
 (0x1U << 
CAN_F3R2_FB9_Pos
è

	)

8430 
	#CAN_F3R2_FB9
 
CAN_F3R2_FB9_Msk


	)

8431 
	#CAN_F3R2_FB10_Pos
 (10U)

	)

8432 
	#CAN_F3R2_FB10_Msk
 (0x1U << 
CAN_F3R2_FB10_Pos
è

	)

8433 
	#CAN_F3R2_FB10
 
CAN_F3R2_FB10_Msk


	)

8434 
	#CAN_F3R2_FB11_Pos
 (11U)

	)

8435 
	#CAN_F3R2_FB11_Msk
 (0x1U << 
CAN_F3R2_FB11_Pos
è

	)

8436 
	#CAN_F3R2_FB11
 
CAN_F3R2_FB11_Msk


	)

8437 
	#CAN_F3R2_FB12_Pos
 (12U)

	)

8438 
	#CAN_F3R2_FB12_Msk
 (0x1U << 
CAN_F3R2_FB12_Pos
è

	)

8439 
	#CAN_F3R2_FB12
 
CAN_F3R2_FB12_Msk


	)

8440 
	#CAN_F3R2_FB13_Pos
 (13U)

	)

8441 
	#CAN_F3R2_FB13_Msk
 (0x1U << 
CAN_F3R2_FB13_Pos
è

	)

8442 
	#CAN_F3R2_FB13
 
CAN_F3R2_FB13_Msk


	)

8443 
	#CAN_F3R2_FB14_Pos
 (14U)

	)

8444 
	#CAN_F3R2_FB14_Msk
 (0x1U << 
CAN_F3R2_FB14_Pos
è

	)

8445 
	#CAN_F3R2_FB14
 
CAN_F3R2_FB14_Msk


	)

8446 
	#CAN_F3R2_FB15_Pos
 (15U)

	)

8447 
	#CAN_F3R2_FB15_Msk
 (0x1U << 
CAN_F3R2_FB15_Pos
è

	)

8448 
	#CAN_F3R2_FB15
 
CAN_F3R2_FB15_Msk


	)

8449 
	#CAN_F3R2_FB16_Pos
 (16U)

	)

8450 
	#CAN_F3R2_FB16_Msk
 (0x1U << 
CAN_F3R2_FB16_Pos
è

	)

8451 
	#CAN_F3R2_FB16
 
CAN_F3R2_FB16_Msk


	)

8452 
	#CAN_F3R2_FB17_Pos
 (17U)

	)

8453 
	#CAN_F3R2_FB17_Msk
 (0x1U << 
CAN_F3R2_FB17_Pos
è

	)

8454 
	#CAN_F3R2_FB17
 
CAN_F3R2_FB17_Msk


	)

8455 
	#CAN_F3R2_FB18_Pos
 (18U)

	)

8456 
	#CAN_F3R2_FB18_Msk
 (0x1U << 
CAN_F3R2_FB18_Pos
è

	)

8457 
	#CAN_F3R2_FB18
 
CAN_F3R2_FB18_Msk


	)

8458 
	#CAN_F3R2_FB19_Pos
 (19U)

	)

8459 
	#CAN_F3R2_FB19_Msk
 (0x1U << 
CAN_F3R2_FB19_Pos
è

	)

8460 
	#CAN_F3R2_FB19
 
CAN_F3R2_FB19_Msk


	)

8461 
	#CAN_F3R2_FB20_Pos
 (20U)

	)

8462 
	#CAN_F3R2_FB20_Msk
 (0x1U << 
CAN_F3R2_FB20_Pos
è

	)

8463 
	#CAN_F3R2_FB20
 
CAN_F3R2_FB20_Msk


	)

8464 
	#CAN_F3R2_FB21_Pos
 (21U)

	)

8465 
	#CAN_F3R2_FB21_Msk
 (0x1U << 
CAN_F3R2_FB21_Pos
è

	)

8466 
	#CAN_F3R2_FB21
 
CAN_F3R2_FB21_Msk


	)

8467 
	#CAN_F3R2_FB22_Pos
 (22U)

	)

8468 
	#CAN_F3R2_FB22_Msk
 (0x1U << 
CAN_F3R2_FB22_Pos
è

	)

8469 
	#CAN_F3R2_FB22
 
CAN_F3R2_FB22_Msk


	)

8470 
	#CAN_F3R2_FB23_Pos
 (23U)

	)

8471 
	#CAN_F3R2_FB23_Msk
 (0x1U << 
CAN_F3R2_FB23_Pos
è

	)

8472 
	#CAN_F3R2_FB23
 
CAN_F3R2_FB23_Msk


	)

8473 
	#CAN_F3R2_FB24_Pos
 (24U)

	)

8474 
	#CAN_F3R2_FB24_Msk
 (0x1U << 
CAN_F3R2_FB24_Pos
è

	)

8475 
	#CAN_F3R2_FB24
 
CAN_F3R2_FB24_Msk


	)

8476 
	#CAN_F3R2_FB25_Pos
 (25U)

	)

8477 
	#CAN_F3R2_FB25_Msk
 (0x1U << 
CAN_F3R2_FB25_Pos
è

	)

8478 
	#CAN_F3R2_FB25
 
CAN_F3R2_FB25_Msk


	)

8479 
	#CAN_F3R2_FB26_Pos
 (26U)

	)

8480 
	#CAN_F3R2_FB26_Msk
 (0x1U << 
CAN_F3R2_FB26_Pos
è

	)

8481 
	#CAN_F3R2_FB26
 
CAN_F3R2_FB26_Msk


	)

8482 
	#CAN_F3R2_FB27_Pos
 (27U)

	)

8483 
	#CAN_F3R2_FB27_Msk
 (0x1U << 
CAN_F3R2_FB27_Pos
è

	)

8484 
	#CAN_F3R2_FB27
 
CAN_F3R2_FB27_Msk


	)

8485 
	#CAN_F3R2_FB28_Pos
 (28U)

	)

8486 
	#CAN_F3R2_FB28_Msk
 (0x1U << 
CAN_F3R2_FB28_Pos
è

	)

8487 
	#CAN_F3R2_FB28
 
CAN_F3R2_FB28_Msk


	)

8488 
	#CAN_F3R2_FB29_Pos
 (29U)

	)

8489 
	#CAN_F3R2_FB29_Msk
 (0x1U << 
CAN_F3R2_FB29_Pos
è

	)

8490 
	#CAN_F3R2_FB29
 
CAN_F3R2_FB29_Msk


	)

8491 
	#CAN_F3R2_FB30_Pos
 (30U)

	)

8492 
	#CAN_F3R2_FB30_Msk
 (0x1U << 
CAN_F3R2_FB30_Pos
è

	)

8493 
	#CAN_F3R2_FB30
 
CAN_F3R2_FB30_Msk


	)

8494 
	#CAN_F3R2_FB31_Pos
 (31U)

	)

8495 
	#CAN_F3R2_FB31_Msk
 (0x1U << 
CAN_F3R2_FB31_Pos
è

	)

8496 
	#CAN_F3R2_FB31
 
CAN_F3R2_FB31_Msk


	)

8499 
	#CAN_F4R2_FB0_Pos
 (0U)

	)

8500 
	#CAN_F4R2_FB0_Msk
 (0x1U << 
CAN_F4R2_FB0_Pos
è

	)

8501 
	#CAN_F4R2_FB0
 
CAN_F4R2_FB0_Msk


	)

8502 
	#CAN_F4R2_FB1_Pos
 (1U)

	)

8503 
	#CAN_F4R2_FB1_Msk
 (0x1U << 
CAN_F4R2_FB1_Pos
è

	)

8504 
	#CAN_F4R2_FB1
 
CAN_F4R2_FB1_Msk


	)

8505 
	#CAN_F4R2_FB2_Pos
 (2U)

	)

8506 
	#CAN_F4R2_FB2_Msk
 (0x1U << 
CAN_F4R2_FB2_Pos
è

	)

8507 
	#CAN_F4R2_FB2
 
CAN_F4R2_FB2_Msk


	)

8508 
	#CAN_F4R2_FB3_Pos
 (3U)

	)

8509 
	#CAN_F4R2_FB3_Msk
 (0x1U << 
CAN_F4R2_FB3_Pos
è

	)

8510 
	#CAN_F4R2_FB3
 
CAN_F4R2_FB3_Msk


	)

8511 
	#CAN_F4R2_FB4_Pos
 (4U)

	)

8512 
	#CAN_F4R2_FB4_Msk
 (0x1U << 
CAN_F4R2_FB4_Pos
è

	)

8513 
	#CAN_F4R2_FB4
 
CAN_F4R2_FB4_Msk


	)

8514 
	#CAN_F4R2_FB5_Pos
 (5U)

	)

8515 
	#CAN_F4R2_FB5_Msk
 (0x1U << 
CAN_F4R2_FB5_Pos
è

	)

8516 
	#CAN_F4R2_FB5
 
CAN_F4R2_FB5_Msk


	)

8517 
	#CAN_F4R2_FB6_Pos
 (6U)

	)

8518 
	#CAN_F4R2_FB6_Msk
 (0x1U << 
CAN_F4R2_FB6_Pos
è

	)

8519 
	#CAN_F4R2_FB6
 
CAN_F4R2_FB6_Msk


	)

8520 
	#CAN_F4R2_FB7_Pos
 (7U)

	)

8521 
	#CAN_F4R2_FB7_Msk
 (0x1U << 
CAN_F4R2_FB7_Pos
è

	)

8522 
	#CAN_F4R2_FB7
 
CAN_F4R2_FB7_Msk


	)

8523 
	#CAN_F4R2_FB8_Pos
 (8U)

	)

8524 
	#CAN_F4R2_FB8_Msk
 (0x1U << 
CAN_F4R2_FB8_Pos
è

	)

8525 
	#CAN_F4R2_FB8
 
CAN_F4R2_FB8_Msk


	)

8526 
	#CAN_F4R2_FB9_Pos
 (9U)

	)

8527 
	#CAN_F4R2_FB9_Msk
 (0x1U << 
CAN_F4R2_FB9_Pos
è

	)

8528 
	#CAN_F4R2_FB9
 
CAN_F4R2_FB9_Msk


	)

8529 
	#CAN_F4R2_FB10_Pos
 (10U)

	)

8530 
	#CAN_F4R2_FB10_Msk
 (0x1U << 
CAN_F4R2_FB10_Pos
è

	)

8531 
	#CAN_F4R2_FB10
 
CAN_F4R2_FB10_Msk


	)

8532 
	#CAN_F4R2_FB11_Pos
 (11U)

	)

8533 
	#CAN_F4R2_FB11_Msk
 (0x1U << 
CAN_F4R2_FB11_Pos
è

	)

8534 
	#CAN_F4R2_FB11
 
CAN_F4R2_FB11_Msk


	)

8535 
	#CAN_F4R2_FB12_Pos
 (12U)

	)

8536 
	#CAN_F4R2_FB12_Msk
 (0x1U << 
CAN_F4R2_FB12_Pos
è

	)

8537 
	#CAN_F4R2_FB12
 
CAN_F4R2_FB12_Msk


	)

8538 
	#CAN_F4R2_FB13_Pos
 (13U)

	)

8539 
	#CAN_F4R2_FB13_Msk
 (0x1U << 
CAN_F4R2_FB13_Pos
è

	)

8540 
	#CAN_F4R2_FB13
 
CAN_F4R2_FB13_Msk


	)

8541 
	#CAN_F4R2_FB14_Pos
 (14U)

	)

8542 
	#CAN_F4R2_FB14_Msk
 (0x1U << 
CAN_F4R2_FB14_Pos
è

	)

8543 
	#CAN_F4R2_FB14
 
CAN_F4R2_FB14_Msk


	)

8544 
	#CAN_F4R2_FB15_Pos
 (15U)

	)

8545 
	#CAN_F4R2_FB15_Msk
 (0x1U << 
CAN_F4R2_FB15_Pos
è

	)

8546 
	#CAN_F4R2_FB15
 
CAN_F4R2_FB15_Msk


	)

8547 
	#CAN_F4R2_FB16_Pos
 (16U)

	)

8548 
	#CAN_F4R2_FB16_Msk
 (0x1U << 
CAN_F4R2_FB16_Pos
è

	)

8549 
	#CAN_F4R2_FB16
 
CAN_F4R2_FB16_Msk


	)

8550 
	#CAN_F4R2_FB17_Pos
 (17U)

	)

8551 
	#CAN_F4R2_FB17_Msk
 (0x1U << 
CAN_F4R2_FB17_Pos
è

	)

8552 
	#CAN_F4R2_FB17
 
CAN_F4R2_FB17_Msk


	)

8553 
	#CAN_F4R2_FB18_Pos
 (18U)

	)

8554 
	#CAN_F4R2_FB18_Msk
 (0x1U << 
CAN_F4R2_FB18_Pos
è

	)

8555 
	#CAN_F4R2_FB18
 
CAN_F4R2_FB18_Msk


	)

8556 
	#CAN_F4R2_FB19_Pos
 (19U)

	)

8557 
	#CAN_F4R2_FB19_Msk
 (0x1U << 
CAN_F4R2_FB19_Pos
è

	)

8558 
	#CAN_F4R2_FB19
 
CAN_F4R2_FB19_Msk


	)

8559 
	#CAN_F4R2_FB20_Pos
 (20U)

	)

8560 
	#CAN_F4R2_FB20_Msk
 (0x1U << 
CAN_F4R2_FB20_Pos
è

	)

8561 
	#CAN_F4R2_FB20
 
CAN_F4R2_FB20_Msk


	)

8562 
	#CAN_F4R2_FB21_Pos
 (21U)

	)

8563 
	#CAN_F4R2_FB21_Msk
 (0x1U << 
CAN_F4R2_FB21_Pos
è

	)

8564 
	#CAN_F4R2_FB21
 
CAN_F4R2_FB21_Msk


	)

8565 
	#CAN_F4R2_FB22_Pos
 (22U)

	)

8566 
	#CAN_F4R2_FB22_Msk
 (0x1U << 
CAN_F4R2_FB22_Pos
è

	)

8567 
	#CAN_F4R2_FB22
 
CAN_F4R2_FB22_Msk


	)

8568 
	#CAN_F4R2_FB23_Pos
 (23U)

	)

8569 
	#CAN_F4R2_FB23_Msk
 (0x1U << 
CAN_F4R2_FB23_Pos
è

	)

8570 
	#CAN_F4R2_FB23
 
CAN_F4R2_FB23_Msk


	)

8571 
	#CAN_F4R2_FB24_Pos
 (24U)

	)

8572 
	#CAN_F4R2_FB24_Msk
 (0x1U << 
CAN_F4R2_FB24_Pos
è

	)

8573 
	#CAN_F4R2_FB24
 
CAN_F4R2_FB24_Msk


	)

8574 
	#CAN_F4R2_FB25_Pos
 (25U)

	)

8575 
	#CAN_F4R2_FB25_Msk
 (0x1U << 
CAN_F4R2_FB25_Pos
è

	)

8576 
	#CAN_F4R2_FB25
 
CAN_F4R2_FB25_Msk


	)

8577 
	#CAN_F4R2_FB26_Pos
 (26U)

	)

8578 
	#CAN_F4R2_FB26_Msk
 (0x1U << 
CAN_F4R2_FB26_Pos
è

	)

8579 
	#CAN_F4R2_FB26
 
CAN_F4R2_FB26_Msk


	)

8580 
	#CAN_F4R2_FB27_Pos
 (27U)

	)

8581 
	#CAN_F4R2_FB27_Msk
 (0x1U << 
CAN_F4R2_FB27_Pos
è

	)

8582 
	#CAN_F4R2_FB27
 
CAN_F4R2_FB27_Msk


	)

8583 
	#CAN_F4R2_FB28_Pos
 (28U)

	)

8584 
	#CAN_F4R2_FB28_Msk
 (0x1U << 
CAN_F4R2_FB28_Pos
è

	)

8585 
	#CAN_F4R2_FB28
 
CAN_F4R2_FB28_Msk


	)

8586 
	#CAN_F4R2_FB29_Pos
 (29U)

	)

8587 
	#CAN_F4R2_FB29_Msk
 (0x1U << 
CAN_F4R2_FB29_Pos
è

	)

8588 
	#CAN_F4R2_FB29
 
CAN_F4R2_FB29_Msk


	)

8589 
	#CAN_F4R2_FB30_Pos
 (30U)

	)

8590 
	#CAN_F4R2_FB30_Msk
 (0x1U << 
CAN_F4R2_FB30_Pos
è

	)

8591 
	#CAN_F4R2_FB30
 
CAN_F4R2_FB30_Msk


	)

8592 
	#CAN_F4R2_FB31_Pos
 (31U)

	)

8593 
	#CAN_F4R2_FB31_Msk
 (0x1U << 
CAN_F4R2_FB31_Pos
è

	)

8594 
	#CAN_F4R2_FB31
 
CAN_F4R2_FB31_Msk


	)

8597 
	#CAN_F5R2_FB0_Pos
 (0U)

	)

8598 
	#CAN_F5R2_FB0_Msk
 (0x1U << 
CAN_F5R2_FB0_Pos
è

	)

8599 
	#CAN_F5R2_FB0
 
CAN_F5R2_FB0_Msk


	)

8600 
	#CAN_F5R2_FB1_Pos
 (1U)

	)

8601 
	#CAN_F5R2_FB1_Msk
 (0x1U << 
CAN_F5R2_FB1_Pos
è

	)

8602 
	#CAN_F5R2_FB1
 
CAN_F5R2_FB1_Msk


	)

8603 
	#CAN_F5R2_FB2_Pos
 (2U)

	)

8604 
	#CAN_F5R2_FB2_Msk
 (0x1U << 
CAN_F5R2_FB2_Pos
è

	)

8605 
	#CAN_F5R2_FB2
 
CAN_F5R2_FB2_Msk


	)

8606 
	#CAN_F5R2_FB3_Pos
 (3U)

	)

8607 
	#CAN_F5R2_FB3_Msk
 (0x1U << 
CAN_F5R2_FB3_Pos
è

	)

8608 
	#CAN_F5R2_FB3
 
CAN_F5R2_FB3_Msk


	)

8609 
	#CAN_F5R2_FB4_Pos
 (4U)

	)

8610 
	#CAN_F5R2_FB4_Msk
 (0x1U << 
CAN_F5R2_FB4_Pos
è

	)

8611 
	#CAN_F5R2_FB4
 
CAN_F5R2_FB4_Msk


	)

8612 
	#CAN_F5R2_FB5_Pos
 (5U)

	)

8613 
	#CAN_F5R2_FB5_Msk
 (0x1U << 
CAN_F5R2_FB5_Pos
è

	)

8614 
	#CAN_F5R2_FB5
 
CAN_F5R2_FB5_Msk


	)

8615 
	#CAN_F5R2_FB6_Pos
 (6U)

	)

8616 
	#CAN_F5R2_FB6_Msk
 (0x1U << 
CAN_F5R2_FB6_Pos
è

	)

8617 
	#CAN_F5R2_FB6
 
CAN_F5R2_FB6_Msk


	)

8618 
	#CAN_F5R2_FB7_Pos
 (7U)

	)

8619 
	#CAN_F5R2_FB7_Msk
 (0x1U << 
CAN_F5R2_FB7_Pos
è

	)

8620 
	#CAN_F5R2_FB7
 
CAN_F5R2_FB7_Msk


	)

8621 
	#CAN_F5R2_FB8_Pos
 (8U)

	)

8622 
	#CAN_F5R2_FB8_Msk
 (0x1U << 
CAN_F5R2_FB8_Pos
è

	)

8623 
	#CAN_F5R2_FB8
 
CAN_F5R2_FB8_Msk


	)

8624 
	#CAN_F5R2_FB9_Pos
 (9U)

	)

8625 
	#CAN_F5R2_FB9_Msk
 (0x1U << 
CAN_F5R2_FB9_Pos
è

	)

8626 
	#CAN_F5R2_FB9
 
CAN_F5R2_FB9_Msk


	)

8627 
	#CAN_F5R2_FB10_Pos
 (10U)

	)

8628 
	#CAN_F5R2_FB10_Msk
 (0x1U << 
CAN_F5R2_FB10_Pos
è

	)

8629 
	#CAN_F5R2_FB10
 
CAN_F5R2_FB10_Msk


	)

8630 
	#CAN_F5R2_FB11_Pos
 (11U)

	)

8631 
	#CAN_F5R2_FB11_Msk
 (0x1U << 
CAN_F5R2_FB11_Pos
è

	)

8632 
	#CAN_F5R2_FB11
 
CAN_F5R2_FB11_Msk


	)

8633 
	#CAN_F5R2_FB12_Pos
 (12U)

	)

8634 
	#CAN_F5R2_FB12_Msk
 (0x1U << 
CAN_F5R2_FB12_Pos
è

	)

8635 
	#CAN_F5R2_FB12
 
CAN_F5R2_FB12_Msk


	)

8636 
	#CAN_F5R2_FB13_Pos
 (13U)

	)

8637 
	#CAN_F5R2_FB13_Msk
 (0x1U << 
CAN_F5R2_FB13_Pos
è

	)

8638 
	#CAN_F5R2_FB13
 
CAN_F5R2_FB13_Msk


	)

8639 
	#CAN_F5R2_FB14_Pos
 (14U)

	)

8640 
	#CAN_F5R2_FB14_Msk
 (0x1U << 
CAN_F5R2_FB14_Pos
è

	)

8641 
	#CAN_F5R2_FB14
 
CAN_F5R2_FB14_Msk


	)

8642 
	#CAN_F5R2_FB15_Pos
 (15U)

	)

8643 
	#CAN_F5R2_FB15_Msk
 (0x1U << 
CAN_F5R2_FB15_Pos
è

	)

8644 
	#CAN_F5R2_FB15
 
CAN_F5R2_FB15_Msk


	)

8645 
	#CAN_F5R2_FB16_Pos
 (16U)

	)

8646 
	#CAN_F5R2_FB16_Msk
 (0x1U << 
CAN_F5R2_FB16_Pos
è

	)

8647 
	#CAN_F5R2_FB16
 
CAN_F5R2_FB16_Msk


	)

8648 
	#CAN_F5R2_FB17_Pos
 (17U)

	)

8649 
	#CAN_F5R2_FB17_Msk
 (0x1U << 
CAN_F5R2_FB17_Pos
è

	)

8650 
	#CAN_F5R2_FB17
 
CAN_F5R2_FB17_Msk


	)

8651 
	#CAN_F5R2_FB18_Pos
 (18U)

	)

8652 
	#CAN_F5R2_FB18_Msk
 (0x1U << 
CAN_F5R2_FB18_Pos
è

	)

8653 
	#CAN_F5R2_FB18
 
CAN_F5R2_FB18_Msk


	)

8654 
	#CAN_F5R2_FB19_Pos
 (19U)

	)

8655 
	#CAN_F5R2_FB19_Msk
 (0x1U << 
CAN_F5R2_FB19_Pos
è

	)

8656 
	#CAN_F5R2_FB19
 
CAN_F5R2_FB19_Msk


	)

8657 
	#CAN_F5R2_FB20_Pos
 (20U)

	)

8658 
	#CAN_F5R2_FB20_Msk
 (0x1U << 
CAN_F5R2_FB20_Pos
è

	)

8659 
	#CAN_F5R2_FB20
 
CAN_F5R2_FB20_Msk


	)

8660 
	#CAN_F5R2_FB21_Pos
 (21U)

	)

8661 
	#CAN_F5R2_FB21_Msk
 (0x1U << 
CAN_F5R2_FB21_Pos
è

	)

8662 
	#CAN_F5R2_FB21
 
CAN_F5R2_FB21_Msk


	)

8663 
	#CAN_F5R2_FB22_Pos
 (22U)

	)

8664 
	#CAN_F5R2_FB22_Msk
 (0x1U << 
CAN_F5R2_FB22_Pos
è

	)

8665 
	#CAN_F5R2_FB22
 
CAN_F5R2_FB22_Msk


	)

8666 
	#CAN_F5R2_FB23_Pos
 (23U)

	)

8667 
	#CAN_F5R2_FB23_Msk
 (0x1U << 
CAN_F5R2_FB23_Pos
è

	)

8668 
	#CAN_F5R2_FB23
 
CAN_F5R2_FB23_Msk


	)

8669 
	#CAN_F5R2_FB24_Pos
 (24U)

	)

8670 
	#CAN_F5R2_FB24_Msk
 (0x1U << 
CAN_F5R2_FB24_Pos
è

	)

8671 
	#CAN_F5R2_FB24
 
CAN_F5R2_FB24_Msk


	)

8672 
	#CAN_F5R2_FB25_Pos
 (25U)

	)

8673 
	#CAN_F5R2_FB25_Msk
 (0x1U << 
CAN_F5R2_FB25_Pos
è

	)

8674 
	#CAN_F5R2_FB25
 
CAN_F5R2_FB25_Msk


	)

8675 
	#CAN_F5R2_FB26_Pos
 (26U)

	)

8676 
	#CAN_F5R2_FB26_Msk
 (0x1U << 
CAN_F5R2_FB26_Pos
è

	)

8677 
	#CAN_F5R2_FB26
 
CAN_F5R2_FB26_Msk


	)

8678 
	#CAN_F5R2_FB27_Pos
 (27U)

	)

8679 
	#CAN_F5R2_FB27_Msk
 (0x1U << 
CAN_F5R2_FB27_Pos
è

	)

8680 
	#CAN_F5R2_FB27
 
CAN_F5R2_FB27_Msk


	)

8681 
	#CAN_F5R2_FB28_Pos
 (28U)

	)

8682 
	#CAN_F5R2_FB28_Msk
 (0x1U << 
CAN_F5R2_FB28_Pos
è

	)

8683 
	#CAN_F5R2_FB28
 
CAN_F5R2_FB28_Msk


	)

8684 
	#CAN_F5R2_FB29_Pos
 (29U)

	)

8685 
	#CAN_F5R2_FB29_Msk
 (0x1U << 
CAN_F5R2_FB29_Pos
è

	)

8686 
	#CAN_F5R2_FB29
 
CAN_F5R2_FB29_Msk


	)

8687 
	#CAN_F5R2_FB30_Pos
 (30U)

	)

8688 
	#CAN_F5R2_FB30_Msk
 (0x1U << 
CAN_F5R2_FB30_Pos
è

	)

8689 
	#CAN_F5R2_FB30
 
CAN_F5R2_FB30_Msk


	)

8690 
	#CAN_F5R2_FB31_Pos
 (31U)

	)

8691 
	#CAN_F5R2_FB31_Msk
 (0x1U << 
CAN_F5R2_FB31_Pos
è

	)

8692 
	#CAN_F5R2_FB31
 
CAN_F5R2_FB31_Msk


	)

8695 
	#CAN_F6R2_FB0_Pos
 (0U)

	)

8696 
	#CAN_F6R2_FB0_Msk
 (0x1U << 
CAN_F6R2_FB0_Pos
è

	)

8697 
	#CAN_F6R2_FB0
 
CAN_F6R2_FB0_Msk


	)

8698 
	#CAN_F6R2_FB1_Pos
 (1U)

	)

8699 
	#CAN_F6R2_FB1_Msk
 (0x1U << 
CAN_F6R2_FB1_Pos
è

	)

8700 
	#CAN_F6R2_FB1
 
CAN_F6R2_FB1_Msk


	)

8701 
	#CAN_F6R2_FB2_Pos
 (2U)

	)

8702 
	#CAN_F6R2_FB2_Msk
 (0x1U << 
CAN_F6R2_FB2_Pos
è

	)

8703 
	#CAN_F6R2_FB2
 
CAN_F6R2_FB2_Msk


	)

8704 
	#CAN_F6R2_FB3_Pos
 (3U)

	)

8705 
	#CAN_F6R2_FB3_Msk
 (0x1U << 
CAN_F6R2_FB3_Pos
è

	)

8706 
	#CAN_F6R2_FB3
 
CAN_F6R2_FB3_Msk


	)

8707 
	#CAN_F6R2_FB4_Pos
 (4U)

	)

8708 
	#CAN_F6R2_FB4_Msk
 (0x1U << 
CAN_F6R2_FB4_Pos
è

	)

8709 
	#CAN_F6R2_FB4
 
CAN_F6R2_FB4_Msk


	)

8710 
	#CAN_F6R2_FB5_Pos
 (5U)

	)

8711 
	#CAN_F6R2_FB5_Msk
 (0x1U << 
CAN_F6R2_FB5_Pos
è

	)

8712 
	#CAN_F6R2_FB5
 
CAN_F6R2_FB5_Msk


	)

8713 
	#CAN_F6R2_FB6_Pos
 (6U)

	)

8714 
	#CAN_F6R2_FB6_Msk
 (0x1U << 
CAN_F6R2_FB6_Pos
è

	)

8715 
	#CAN_F6R2_FB6
 
CAN_F6R2_FB6_Msk


	)

8716 
	#CAN_F6R2_FB7_Pos
 (7U)

	)

8717 
	#CAN_F6R2_FB7_Msk
 (0x1U << 
CAN_F6R2_FB7_Pos
è

	)

8718 
	#CAN_F6R2_FB7
 
CAN_F6R2_FB7_Msk


	)

8719 
	#CAN_F6R2_FB8_Pos
 (8U)

	)

8720 
	#CAN_F6R2_FB8_Msk
 (0x1U << 
CAN_F6R2_FB8_Pos
è

	)

8721 
	#CAN_F6R2_FB8
 
CAN_F6R2_FB8_Msk


	)

8722 
	#CAN_F6R2_FB9_Pos
 (9U)

	)

8723 
	#CAN_F6R2_FB9_Msk
 (0x1U << 
CAN_F6R2_FB9_Pos
è

	)

8724 
	#CAN_F6R2_FB9
 
CAN_F6R2_FB9_Msk


	)

8725 
	#CAN_F6R2_FB10_Pos
 (10U)

	)

8726 
	#CAN_F6R2_FB10_Msk
 (0x1U << 
CAN_F6R2_FB10_Pos
è

	)

8727 
	#CAN_F6R2_FB10
 
CAN_F6R2_FB10_Msk


	)

8728 
	#CAN_F6R2_FB11_Pos
 (11U)

	)

8729 
	#CAN_F6R2_FB11_Msk
 (0x1U << 
CAN_F6R2_FB11_Pos
è

	)

8730 
	#CAN_F6R2_FB11
 
CAN_F6R2_FB11_Msk


	)

8731 
	#CAN_F6R2_FB12_Pos
 (12U)

	)

8732 
	#CAN_F6R2_FB12_Msk
 (0x1U << 
CAN_F6R2_FB12_Pos
è

	)

8733 
	#CAN_F6R2_FB12
 
CAN_F6R2_FB12_Msk


	)

8734 
	#CAN_F6R2_FB13_Pos
 (13U)

	)

8735 
	#CAN_F6R2_FB13_Msk
 (0x1U << 
CAN_F6R2_FB13_Pos
è

	)

8736 
	#CAN_F6R2_FB13
 
CAN_F6R2_FB13_Msk


	)

8737 
	#CAN_F6R2_FB14_Pos
 (14U)

	)

8738 
	#CAN_F6R2_FB14_Msk
 (0x1U << 
CAN_F6R2_FB14_Pos
è

	)

8739 
	#CAN_F6R2_FB14
 
CAN_F6R2_FB14_Msk


	)

8740 
	#CAN_F6R2_FB15_Pos
 (15U)

	)

8741 
	#CAN_F6R2_FB15_Msk
 (0x1U << 
CAN_F6R2_FB15_Pos
è

	)

8742 
	#CAN_F6R2_FB15
 
CAN_F6R2_FB15_Msk


	)

8743 
	#CAN_F6R2_FB16_Pos
 (16U)

	)

8744 
	#CAN_F6R2_FB16_Msk
 (0x1U << 
CAN_F6R2_FB16_Pos
è

	)

8745 
	#CAN_F6R2_FB16
 
CAN_F6R2_FB16_Msk


	)

8746 
	#CAN_F6R2_FB17_Pos
 (17U)

	)

8747 
	#CAN_F6R2_FB17_Msk
 (0x1U << 
CAN_F6R2_FB17_Pos
è

	)

8748 
	#CAN_F6R2_FB17
 
CAN_F6R2_FB17_Msk


	)

8749 
	#CAN_F6R2_FB18_Pos
 (18U)

	)

8750 
	#CAN_F6R2_FB18_Msk
 (0x1U << 
CAN_F6R2_FB18_Pos
è

	)

8751 
	#CAN_F6R2_FB18
 
CAN_F6R2_FB18_Msk


	)

8752 
	#CAN_F6R2_FB19_Pos
 (19U)

	)

8753 
	#CAN_F6R2_FB19_Msk
 (0x1U << 
CAN_F6R2_FB19_Pos
è

	)

8754 
	#CAN_F6R2_FB19
 
CAN_F6R2_FB19_Msk


	)

8755 
	#CAN_F6R2_FB20_Pos
 (20U)

	)

8756 
	#CAN_F6R2_FB20_Msk
 (0x1U << 
CAN_F6R2_FB20_Pos
è

	)

8757 
	#CAN_F6R2_FB20
 
CAN_F6R2_FB20_Msk


	)

8758 
	#CAN_F6R2_FB21_Pos
 (21U)

	)

8759 
	#CAN_F6R2_FB21_Msk
 (0x1U << 
CAN_F6R2_FB21_Pos
è

	)

8760 
	#CAN_F6R2_FB21
 
CAN_F6R2_FB21_Msk


	)

8761 
	#CAN_F6R2_FB22_Pos
 (22U)

	)

8762 
	#CAN_F6R2_FB22_Msk
 (0x1U << 
CAN_F6R2_FB22_Pos
è

	)

8763 
	#CAN_F6R2_FB22
 
CAN_F6R2_FB22_Msk


	)

8764 
	#CAN_F6R2_FB23_Pos
 (23U)

	)

8765 
	#CAN_F6R2_FB23_Msk
 (0x1U << 
CAN_F6R2_FB23_Pos
è

	)

8766 
	#CAN_F6R2_FB23
 
CAN_F6R2_FB23_Msk


	)

8767 
	#CAN_F6R2_FB24_Pos
 (24U)

	)

8768 
	#CAN_F6R2_FB24_Msk
 (0x1U << 
CAN_F6R2_FB24_Pos
è

	)

8769 
	#CAN_F6R2_FB24
 
CAN_F6R2_FB24_Msk


	)

8770 
	#CAN_F6R2_FB25_Pos
 (25U)

	)

8771 
	#CAN_F6R2_FB25_Msk
 (0x1U << 
CAN_F6R2_FB25_Pos
è

	)

8772 
	#CAN_F6R2_FB25
 
CAN_F6R2_FB25_Msk


	)

8773 
	#CAN_F6R2_FB26_Pos
 (26U)

	)

8774 
	#CAN_F6R2_FB26_Msk
 (0x1U << 
CAN_F6R2_FB26_Pos
è

	)

8775 
	#CAN_F6R2_FB26
 
CAN_F6R2_FB26_Msk


	)

8776 
	#CAN_F6R2_FB27_Pos
 (27U)

	)

8777 
	#CAN_F6R2_FB27_Msk
 (0x1U << 
CAN_F6R2_FB27_Pos
è

	)

8778 
	#CAN_F6R2_FB27
 
CAN_F6R2_FB27_Msk


	)

8779 
	#CAN_F6R2_FB28_Pos
 (28U)

	)

8780 
	#CAN_F6R2_FB28_Msk
 (0x1U << 
CAN_F6R2_FB28_Pos
è

	)

8781 
	#CAN_F6R2_FB28
 
CAN_F6R2_FB28_Msk


	)

8782 
	#CAN_F6R2_FB29_Pos
 (29U)

	)

8783 
	#CAN_F6R2_FB29_Msk
 (0x1U << 
CAN_F6R2_FB29_Pos
è

	)

8784 
	#CAN_F6R2_FB29
 
CAN_F6R2_FB29_Msk


	)

8785 
	#CAN_F6R2_FB30_Pos
 (30U)

	)

8786 
	#CAN_F6R2_FB30_Msk
 (0x1U << 
CAN_F6R2_FB30_Pos
è

	)

8787 
	#CAN_F6R2_FB30
 
CAN_F6R2_FB30_Msk


	)

8788 
	#CAN_F6R2_FB31_Pos
 (31U)

	)

8789 
	#CAN_F6R2_FB31_Msk
 (0x1U << 
CAN_F6R2_FB31_Pos
è

	)

8790 
	#CAN_F6R2_FB31
 
CAN_F6R2_FB31_Msk


	)

8793 
	#CAN_F7R2_FB0_Pos
 (0U)

	)

8794 
	#CAN_F7R2_FB0_Msk
 (0x1U << 
CAN_F7R2_FB0_Pos
è

	)

8795 
	#CAN_F7R2_FB0
 
CAN_F7R2_FB0_Msk


	)

8796 
	#CAN_F7R2_FB1_Pos
 (1U)

	)

8797 
	#CAN_F7R2_FB1_Msk
 (0x1U << 
CAN_F7R2_FB1_Pos
è

	)

8798 
	#CAN_F7R2_FB1
 
CAN_F7R2_FB1_Msk


	)

8799 
	#CAN_F7R2_FB2_Pos
 (2U)

	)

8800 
	#CAN_F7R2_FB2_Msk
 (0x1U << 
CAN_F7R2_FB2_Pos
è

	)

8801 
	#CAN_F7R2_FB2
 
CAN_F7R2_FB2_Msk


	)

8802 
	#CAN_F7R2_FB3_Pos
 (3U)

	)

8803 
	#CAN_F7R2_FB3_Msk
 (0x1U << 
CAN_F7R2_FB3_Pos
è

	)

8804 
	#CAN_F7R2_FB3
 
CAN_F7R2_FB3_Msk


	)

8805 
	#CAN_F7R2_FB4_Pos
 (4U)

	)

8806 
	#CAN_F7R2_FB4_Msk
 (0x1U << 
CAN_F7R2_FB4_Pos
è

	)

8807 
	#CAN_F7R2_FB4
 
CAN_F7R2_FB4_Msk


	)

8808 
	#CAN_F7R2_FB5_Pos
 (5U)

	)

8809 
	#CAN_F7R2_FB5_Msk
 (0x1U << 
CAN_F7R2_FB5_Pos
è

	)

8810 
	#CAN_F7R2_FB5
 
CAN_F7R2_FB5_Msk


	)

8811 
	#CAN_F7R2_FB6_Pos
 (6U)

	)

8812 
	#CAN_F7R2_FB6_Msk
 (0x1U << 
CAN_F7R2_FB6_Pos
è

	)

8813 
	#CAN_F7R2_FB6
 
CAN_F7R2_FB6_Msk


	)

8814 
	#CAN_F7R2_FB7_Pos
 (7U)

	)

8815 
	#CAN_F7R2_FB7_Msk
 (0x1U << 
CAN_F7R2_FB7_Pos
è

	)

8816 
	#CAN_F7R2_FB7
 
CAN_F7R2_FB7_Msk


	)

8817 
	#CAN_F7R2_FB8_Pos
 (8U)

	)

8818 
	#CAN_F7R2_FB8_Msk
 (0x1U << 
CAN_F7R2_FB8_Pos
è

	)

8819 
	#CAN_F7R2_FB8
 
CAN_F7R2_FB8_Msk


	)

8820 
	#CAN_F7R2_FB9_Pos
 (9U)

	)

8821 
	#CAN_F7R2_FB9_Msk
 (0x1U << 
CAN_F7R2_FB9_Pos
è

	)

8822 
	#CAN_F7R2_FB9
 
CAN_F7R2_FB9_Msk


	)

8823 
	#CAN_F7R2_FB10_Pos
 (10U)

	)

8824 
	#CAN_F7R2_FB10_Msk
 (0x1U << 
CAN_F7R2_FB10_Pos
è

	)

8825 
	#CAN_F7R2_FB10
 
CAN_F7R2_FB10_Msk


	)

8826 
	#CAN_F7R2_FB11_Pos
 (11U)

	)

8827 
	#CAN_F7R2_FB11_Msk
 (0x1U << 
CAN_F7R2_FB11_Pos
è

	)

8828 
	#CAN_F7R2_FB11
 
CAN_F7R2_FB11_Msk


	)

8829 
	#CAN_F7R2_FB12_Pos
 (12U)

	)

8830 
	#CAN_F7R2_FB12_Msk
 (0x1U << 
CAN_F7R2_FB12_Pos
è

	)

8831 
	#CAN_F7R2_FB12
 
CAN_F7R2_FB12_Msk


	)

8832 
	#CAN_F7R2_FB13_Pos
 (13U)

	)

8833 
	#CAN_F7R2_FB13_Msk
 (0x1U << 
CAN_F7R2_FB13_Pos
è

	)

8834 
	#CAN_F7R2_FB13
 
CAN_F7R2_FB13_Msk


	)

8835 
	#CAN_F7R2_FB14_Pos
 (14U)

	)

8836 
	#CAN_F7R2_FB14_Msk
 (0x1U << 
CAN_F7R2_FB14_Pos
è

	)

8837 
	#CAN_F7R2_FB14
 
CAN_F7R2_FB14_Msk


	)

8838 
	#CAN_F7R2_FB15_Pos
 (15U)

	)

8839 
	#CAN_F7R2_FB15_Msk
 (0x1U << 
CAN_F7R2_FB15_Pos
è

	)

8840 
	#CAN_F7R2_FB15
 
CAN_F7R2_FB15_Msk


	)

8841 
	#CAN_F7R2_FB16_Pos
 (16U)

	)

8842 
	#CAN_F7R2_FB16_Msk
 (0x1U << 
CAN_F7R2_FB16_Pos
è

	)

8843 
	#CAN_F7R2_FB16
 
CAN_F7R2_FB16_Msk


	)

8844 
	#CAN_F7R2_FB17_Pos
 (17U)

	)

8845 
	#CAN_F7R2_FB17_Msk
 (0x1U << 
CAN_F7R2_FB17_Pos
è

	)

8846 
	#CAN_F7R2_FB17
 
CAN_F7R2_FB17_Msk


	)

8847 
	#CAN_F7R2_FB18_Pos
 (18U)

	)

8848 
	#CAN_F7R2_FB18_Msk
 (0x1U << 
CAN_F7R2_FB18_Pos
è

	)

8849 
	#CAN_F7R2_FB18
 
CAN_F7R2_FB18_Msk


	)

8850 
	#CAN_F7R2_FB19_Pos
 (19U)

	)

8851 
	#CAN_F7R2_FB19_Msk
 (0x1U << 
CAN_F7R2_FB19_Pos
è

	)

8852 
	#CAN_F7R2_FB19
 
CAN_F7R2_FB19_Msk


	)

8853 
	#CAN_F7R2_FB20_Pos
 (20U)

	)

8854 
	#CAN_F7R2_FB20_Msk
 (0x1U << 
CAN_F7R2_FB20_Pos
è

	)

8855 
	#CAN_F7R2_FB20
 
CAN_F7R2_FB20_Msk


	)

8856 
	#CAN_F7R2_FB21_Pos
 (21U)

	)

8857 
	#CAN_F7R2_FB21_Msk
 (0x1U << 
CAN_F7R2_FB21_Pos
è

	)

8858 
	#CAN_F7R2_FB21
 
CAN_F7R2_FB21_Msk


	)

8859 
	#CAN_F7R2_FB22_Pos
 (22U)

	)

8860 
	#CAN_F7R2_FB22_Msk
 (0x1U << 
CAN_F7R2_FB22_Pos
è

	)

8861 
	#CAN_F7R2_FB22
 
CAN_F7R2_FB22_Msk


	)

8862 
	#CAN_F7R2_FB23_Pos
 (23U)

	)

8863 
	#CAN_F7R2_FB23_Msk
 (0x1U << 
CAN_F7R2_FB23_Pos
è

	)

8864 
	#CAN_F7R2_FB23
 
CAN_F7R2_FB23_Msk


	)

8865 
	#CAN_F7R2_FB24_Pos
 (24U)

	)

8866 
	#CAN_F7R2_FB24_Msk
 (0x1U << 
CAN_F7R2_FB24_Pos
è

	)

8867 
	#CAN_F7R2_FB24
 
CAN_F7R2_FB24_Msk


	)

8868 
	#CAN_F7R2_FB25_Pos
 (25U)

	)

8869 
	#CAN_F7R2_FB25_Msk
 (0x1U << 
CAN_F7R2_FB25_Pos
è

	)

8870 
	#CAN_F7R2_FB25
 
CAN_F7R2_FB25_Msk


	)

8871 
	#CAN_F7R2_FB26_Pos
 (26U)

	)

8872 
	#CAN_F7R2_FB26_Msk
 (0x1U << 
CAN_F7R2_FB26_Pos
è

	)

8873 
	#CAN_F7R2_FB26
 
CAN_F7R2_FB26_Msk


	)

8874 
	#CAN_F7R2_FB27_Pos
 (27U)

	)

8875 
	#CAN_F7R2_FB27_Msk
 (0x1U << 
CAN_F7R2_FB27_Pos
è

	)

8876 
	#CAN_F7R2_FB27
 
CAN_F7R2_FB27_Msk


	)

8877 
	#CAN_F7R2_FB28_Pos
 (28U)

	)

8878 
	#CAN_F7R2_FB28_Msk
 (0x1U << 
CAN_F7R2_FB28_Pos
è

	)

8879 
	#CAN_F7R2_FB28
 
CAN_F7R2_FB28_Msk


	)

8880 
	#CAN_F7R2_FB29_Pos
 (29U)

	)

8881 
	#CAN_F7R2_FB29_Msk
 (0x1U << 
CAN_F7R2_FB29_Pos
è

	)

8882 
	#CAN_F7R2_FB29
 
CAN_F7R2_FB29_Msk


	)

8883 
	#CAN_F7R2_FB30_Pos
 (30U)

	)

8884 
	#CAN_F7R2_FB30_Msk
 (0x1U << 
CAN_F7R2_FB30_Pos
è

	)

8885 
	#CAN_F7R2_FB30
 
CAN_F7R2_FB30_Msk


	)

8886 
	#CAN_F7R2_FB31_Pos
 (31U)

	)

8887 
	#CAN_F7R2_FB31_Msk
 (0x1U << 
CAN_F7R2_FB31_Pos
è

	)

8888 
	#CAN_F7R2_FB31
 
CAN_F7R2_FB31_Msk


	)

8891 
	#CAN_F8R2_FB0_Pos
 (0U)

	)

8892 
	#CAN_F8R2_FB0_Msk
 (0x1U << 
CAN_F8R2_FB0_Pos
è

	)

8893 
	#CAN_F8R2_FB0
 
CAN_F8R2_FB0_Msk


	)

8894 
	#CAN_F8R2_FB1_Pos
 (1U)

	)

8895 
	#CAN_F8R2_FB1_Msk
 (0x1U << 
CAN_F8R2_FB1_Pos
è

	)

8896 
	#CAN_F8R2_FB1
 
CAN_F8R2_FB1_Msk


	)

8897 
	#CAN_F8R2_FB2_Pos
 (2U)

	)

8898 
	#CAN_F8R2_FB2_Msk
 (0x1U << 
CAN_F8R2_FB2_Pos
è

	)

8899 
	#CAN_F8R2_FB2
 
CAN_F8R2_FB2_Msk


	)

8900 
	#CAN_F8R2_FB3_Pos
 (3U)

	)

8901 
	#CAN_F8R2_FB3_Msk
 (0x1U << 
CAN_F8R2_FB3_Pos
è

	)

8902 
	#CAN_F8R2_FB3
 
CAN_F8R2_FB3_Msk


	)

8903 
	#CAN_F8R2_FB4_Pos
 (4U)

	)

8904 
	#CAN_F8R2_FB4_Msk
 (0x1U << 
CAN_F8R2_FB4_Pos
è

	)

8905 
	#CAN_F8R2_FB4
 
CAN_F8R2_FB4_Msk


	)

8906 
	#CAN_F8R2_FB5_Pos
 (5U)

	)

8907 
	#CAN_F8R2_FB5_Msk
 (0x1U << 
CAN_F8R2_FB5_Pos
è

	)

8908 
	#CAN_F8R2_FB5
 
CAN_F8R2_FB5_Msk


	)

8909 
	#CAN_F8R2_FB6_Pos
 (6U)

	)

8910 
	#CAN_F8R2_FB6_Msk
 (0x1U << 
CAN_F8R2_FB6_Pos
è

	)

8911 
	#CAN_F8R2_FB6
 
CAN_F8R2_FB6_Msk


	)

8912 
	#CAN_F8R2_FB7_Pos
 (7U)

	)

8913 
	#CAN_F8R2_FB7_Msk
 (0x1U << 
CAN_F8R2_FB7_Pos
è

	)

8914 
	#CAN_F8R2_FB7
 
CAN_F8R2_FB7_Msk


	)

8915 
	#CAN_F8R2_FB8_Pos
 (8U)

	)

8916 
	#CAN_F8R2_FB8_Msk
 (0x1U << 
CAN_F8R2_FB8_Pos
è

	)

8917 
	#CAN_F8R2_FB8
 
CAN_F8R2_FB8_Msk


	)

8918 
	#CAN_F8R2_FB9_Pos
 (9U)

	)

8919 
	#CAN_F8R2_FB9_Msk
 (0x1U << 
CAN_F8R2_FB9_Pos
è

	)

8920 
	#CAN_F8R2_FB9
 
CAN_F8R2_FB9_Msk


	)

8921 
	#CAN_F8R2_FB10_Pos
 (10U)

	)

8922 
	#CAN_F8R2_FB10_Msk
 (0x1U << 
CAN_F8R2_FB10_Pos
è

	)

8923 
	#CAN_F8R2_FB10
 
CAN_F8R2_FB10_Msk


	)

8924 
	#CAN_F8R2_FB11_Pos
 (11U)

	)

8925 
	#CAN_F8R2_FB11_Msk
 (0x1U << 
CAN_F8R2_FB11_Pos
è

	)

8926 
	#CAN_F8R2_FB11
 
CAN_F8R2_FB11_Msk


	)

8927 
	#CAN_F8R2_FB12_Pos
 (12U)

	)

8928 
	#CAN_F8R2_FB12_Msk
 (0x1U << 
CAN_F8R2_FB12_Pos
è

	)

8929 
	#CAN_F8R2_FB12
 
CAN_F8R2_FB12_Msk


	)

8930 
	#CAN_F8R2_FB13_Pos
 (13U)

	)

8931 
	#CAN_F8R2_FB13_Msk
 (0x1U << 
CAN_F8R2_FB13_Pos
è

	)

8932 
	#CAN_F8R2_FB13
 
CAN_F8R2_FB13_Msk


	)

8933 
	#CAN_F8R2_FB14_Pos
 (14U)

	)

8934 
	#CAN_F8R2_FB14_Msk
 (0x1U << 
CAN_F8R2_FB14_Pos
è

	)

8935 
	#CAN_F8R2_FB14
 
CAN_F8R2_FB14_Msk


	)

8936 
	#CAN_F8R2_FB15_Pos
 (15U)

	)

8937 
	#CAN_F8R2_FB15_Msk
 (0x1U << 
CAN_F8R2_FB15_Pos
è

	)

8938 
	#CAN_F8R2_FB15
 
CAN_F8R2_FB15_Msk


	)

8939 
	#CAN_F8R2_FB16_Pos
 (16U)

	)

8940 
	#CAN_F8R2_FB16_Msk
 (0x1U << 
CAN_F8R2_FB16_Pos
è

	)

8941 
	#CAN_F8R2_FB16
 
CAN_F8R2_FB16_Msk


	)

8942 
	#CAN_F8R2_FB17_Pos
 (17U)

	)

8943 
	#CAN_F8R2_FB17_Msk
 (0x1U << 
CAN_F8R2_FB17_Pos
è

	)

8944 
	#CAN_F8R2_FB17
 
CAN_F8R2_FB17_Msk


	)

8945 
	#CAN_F8R2_FB18_Pos
 (18U)

	)

8946 
	#CAN_F8R2_FB18_Msk
 (0x1U << 
CAN_F8R2_FB18_Pos
è

	)

8947 
	#CAN_F8R2_FB18
 
CAN_F8R2_FB18_Msk


	)

8948 
	#CAN_F8R2_FB19_Pos
 (19U)

	)

8949 
	#CAN_F8R2_FB19_Msk
 (0x1U << 
CAN_F8R2_FB19_Pos
è

	)

8950 
	#CAN_F8R2_FB19
 
CAN_F8R2_FB19_Msk


	)

8951 
	#CAN_F8R2_FB20_Pos
 (20U)

	)

8952 
	#CAN_F8R2_FB20_Msk
 (0x1U << 
CAN_F8R2_FB20_Pos
è

	)

8953 
	#CAN_F8R2_FB20
 
CAN_F8R2_FB20_Msk


	)

8954 
	#CAN_F8R2_FB21_Pos
 (21U)

	)

8955 
	#CAN_F8R2_FB21_Msk
 (0x1U << 
CAN_F8R2_FB21_Pos
è

	)

8956 
	#CAN_F8R2_FB21
 
CAN_F8R2_FB21_Msk


	)

8957 
	#CAN_F8R2_FB22_Pos
 (22U)

	)

8958 
	#CAN_F8R2_FB22_Msk
 (0x1U << 
CAN_F8R2_FB22_Pos
è

	)

8959 
	#CAN_F8R2_FB22
 
CAN_F8R2_FB22_Msk


	)

8960 
	#CAN_F8R2_FB23_Pos
 (23U)

	)

8961 
	#CAN_F8R2_FB23_Msk
 (0x1U << 
CAN_F8R2_FB23_Pos
è

	)

8962 
	#CAN_F8R2_FB23
 
CAN_F8R2_FB23_Msk


	)

8963 
	#CAN_F8R2_FB24_Pos
 (24U)

	)

8964 
	#CAN_F8R2_FB24_Msk
 (0x1U << 
CAN_F8R2_FB24_Pos
è

	)

8965 
	#CAN_F8R2_FB24
 
CAN_F8R2_FB24_Msk


	)

8966 
	#CAN_F8R2_FB25_Pos
 (25U)

	)

8967 
	#CAN_F8R2_FB25_Msk
 (0x1U << 
CAN_F8R2_FB25_Pos
è

	)

8968 
	#CAN_F8R2_FB25
 
CAN_F8R2_FB25_Msk


	)

8969 
	#CAN_F8R2_FB26_Pos
 (26U)

	)

8970 
	#CAN_F8R2_FB26_Msk
 (0x1U << 
CAN_F8R2_FB26_Pos
è

	)

8971 
	#CAN_F8R2_FB26
 
CAN_F8R2_FB26_Msk


	)

8972 
	#CAN_F8R2_FB27_Pos
 (27U)

	)

8973 
	#CAN_F8R2_FB27_Msk
 (0x1U << 
CAN_F8R2_FB27_Pos
è

	)

8974 
	#CAN_F8R2_FB27
 
CAN_F8R2_FB27_Msk


	)

8975 
	#CAN_F8R2_FB28_Pos
 (28U)

	)

8976 
	#CAN_F8R2_FB28_Msk
 (0x1U << 
CAN_F8R2_FB28_Pos
è

	)

8977 
	#CAN_F8R2_FB28
 
CAN_F8R2_FB28_Msk


	)

8978 
	#CAN_F8R2_FB29_Pos
 (29U)

	)

8979 
	#CAN_F8R2_FB29_Msk
 (0x1U << 
CAN_F8R2_FB29_Pos
è

	)

8980 
	#CAN_F8R2_FB29
 
CAN_F8R2_FB29_Msk


	)

8981 
	#CAN_F8R2_FB30_Pos
 (30U)

	)

8982 
	#CAN_F8R2_FB30_Msk
 (0x1U << 
CAN_F8R2_FB30_Pos
è

	)

8983 
	#CAN_F8R2_FB30
 
CAN_F8R2_FB30_Msk


	)

8984 
	#CAN_F8R2_FB31_Pos
 (31U)

	)

8985 
	#CAN_F8R2_FB31_Msk
 (0x1U << 
CAN_F8R2_FB31_Pos
è

	)

8986 
	#CAN_F8R2_FB31
 
CAN_F8R2_FB31_Msk


	)

8989 
	#CAN_F9R2_FB0_Pos
 (0U)

	)

8990 
	#CAN_F9R2_FB0_Msk
 (0x1U << 
CAN_F9R2_FB0_Pos
è

	)

8991 
	#CAN_F9R2_FB0
 
CAN_F9R2_FB0_Msk


	)

8992 
	#CAN_F9R2_FB1_Pos
 (1U)

	)

8993 
	#CAN_F9R2_FB1_Msk
 (0x1U << 
CAN_F9R2_FB1_Pos
è

	)

8994 
	#CAN_F9R2_FB1
 
CAN_F9R2_FB1_Msk


	)

8995 
	#CAN_F9R2_FB2_Pos
 (2U)

	)

8996 
	#CAN_F9R2_FB2_Msk
 (0x1U << 
CAN_F9R2_FB2_Pos
è

	)

8997 
	#CAN_F9R2_FB2
 
CAN_F9R2_FB2_Msk


	)

8998 
	#CAN_F9R2_FB3_Pos
 (3U)

	)

8999 
	#CAN_F9R2_FB3_Msk
 (0x1U << 
CAN_F9R2_FB3_Pos
è

	)

9000 
	#CAN_F9R2_FB3
 
CAN_F9R2_FB3_Msk


	)

9001 
	#CAN_F9R2_FB4_Pos
 (4U)

	)

9002 
	#CAN_F9R2_FB4_Msk
 (0x1U << 
CAN_F9R2_FB4_Pos
è

	)

9003 
	#CAN_F9R2_FB4
 
CAN_F9R2_FB4_Msk


	)

9004 
	#CAN_F9R2_FB5_Pos
 (5U)

	)

9005 
	#CAN_F9R2_FB5_Msk
 (0x1U << 
CAN_F9R2_FB5_Pos
è

	)

9006 
	#CAN_F9R2_FB5
 
CAN_F9R2_FB5_Msk


	)

9007 
	#CAN_F9R2_FB6_Pos
 (6U)

	)

9008 
	#CAN_F9R2_FB6_Msk
 (0x1U << 
CAN_F9R2_FB6_Pos
è

	)

9009 
	#CAN_F9R2_FB6
 
CAN_F9R2_FB6_Msk


	)

9010 
	#CAN_F9R2_FB7_Pos
 (7U)

	)

9011 
	#CAN_F9R2_FB7_Msk
 (0x1U << 
CAN_F9R2_FB7_Pos
è

	)

9012 
	#CAN_F9R2_FB7
 
CAN_F9R2_FB7_Msk


	)

9013 
	#CAN_F9R2_FB8_Pos
 (8U)

	)

9014 
	#CAN_F9R2_FB8_Msk
 (0x1U << 
CAN_F9R2_FB8_Pos
è

	)

9015 
	#CAN_F9R2_FB8
 
CAN_F9R2_FB8_Msk


	)

9016 
	#CAN_F9R2_FB9_Pos
 (9U)

	)

9017 
	#CAN_F9R2_FB9_Msk
 (0x1U << 
CAN_F9R2_FB9_Pos
è

	)

9018 
	#CAN_F9R2_FB9
 
CAN_F9R2_FB9_Msk


	)

9019 
	#CAN_F9R2_FB10_Pos
 (10U)

	)

9020 
	#CAN_F9R2_FB10_Msk
 (0x1U << 
CAN_F9R2_FB10_Pos
è

	)

9021 
	#CAN_F9R2_FB10
 
CAN_F9R2_FB10_Msk


	)

9022 
	#CAN_F9R2_FB11_Pos
 (11U)

	)

9023 
	#CAN_F9R2_FB11_Msk
 (0x1U << 
CAN_F9R2_FB11_Pos
è

	)

9024 
	#CAN_F9R2_FB11
 
CAN_F9R2_FB11_Msk


	)

9025 
	#CAN_F9R2_FB12_Pos
 (12U)

	)

9026 
	#CAN_F9R2_FB12_Msk
 (0x1U << 
CAN_F9R2_FB12_Pos
è

	)

9027 
	#CAN_F9R2_FB12
 
CAN_F9R2_FB12_Msk


	)

9028 
	#CAN_F9R2_FB13_Pos
 (13U)

	)

9029 
	#CAN_F9R2_FB13_Msk
 (0x1U << 
CAN_F9R2_FB13_Pos
è

	)

9030 
	#CAN_F9R2_FB13
 
CAN_F9R2_FB13_Msk


	)

9031 
	#CAN_F9R2_FB14_Pos
 (14U)

	)

9032 
	#CAN_F9R2_FB14_Msk
 (0x1U << 
CAN_F9R2_FB14_Pos
è

	)

9033 
	#CAN_F9R2_FB14
 
CAN_F9R2_FB14_Msk


	)

9034 
	#CAN_F9R2_FB15_Pos
 (15U)

	)

9035 
	#CAN_F9R2_FB15_Msk
 (0x1U << 
CAN_F9R2_FB15_Pos
è

	)

9036 
	#CAN_F9R2_FB15
 
CAN_F9R2_FB15_Msk


	)

9037 
	#CAN_F9R2_FB16_Pos
 (16U)

	)

9038 
	#CAN_F9R2_FB16_Msk
 (0x1U << 
CAN_F9R2_FB16_Pos
è

	)

9039 
	#CAN_F9R2_FB16
 
CAN_F9R2_FB16_Msk


	)

9040 
	#CAN_F9R2_FB17_Pos
 (17U)

	)

9041 
	#CAN_F9R2_FB17_Msk
 (0x1U << 
CAN_F9R2_FB17_Pos
è

	)

9042 
	#CAN_F9R2_FB17
 
CAN_F9R2_FB17_Msk


	)

9043 
	#CAN_F9R2_FB18_Pos
 (18U)

	)

9044 
	#CAN_F9R2_FB18_Msk
 (0x1U << 
CAN_F9R2_FB18_Pos
è

	)

9045 
	#CAN_F9R2_FB18
 
CAN_F9R2_FB18_Msk


	)

9046 
	#CAN_F9R2_FB19_Pos
 (19U)

	)

9047 
	#CAN_F9R2_FB19_Msk
 (0x1U << 
CAN_F9R2_FB19_Pos
è

	)

9048 
	#CAN_F9R2_FB19
 
CAN_F9R2_FB19_Msk


	)

9049 
	#CAN_F9R2_FB20_Pos
 (20U)

	)

9050 
	#CAN_F9R2_FB20_Msk
 (0x1U << 
CAN_F9R2_FB20_Pos
è

	)

9051 
	#CAN_F9R2_FB20
 
CAN_F9R2_FB20_Msk


	)

9052 
	#CAN_F9R2_FB21_Pos
 (21U)

	)

9053 
	#CAN_F9R2_FB21_Msk
 (0x1U << 
CAN_F9R2_FB21_Pos
è

	)

9054 
	#CAN_F9R2_FB21
 
CAN_F9R2_FB21_Msk


	)

9055 
	#CAN_F9R2_FB22_Pos
 (22U)

	)

9056 
	#CAN_F9R2_FB22_Msk
 (0x1U << 
CAN_F9R2_FB22_Pos
è

	)

9057 
	#CAN_F9R2_FB22
 
CAN_F9R2_FB22_Msk


	)

9058 
	#CAN_F9R2_FB23_Pos
 (23U)

	)

9059 
	#CAN_F9R2_FB23_Msk
 (0x1U << 
CAN_F9R2_FB23_Pos
è

	)

9060 
	#CAN_F9R2_FB23
 
CAN_F9R2_FB23_Msk


	)

9061 
	#CAN_F9R2_FB24_Pos
 (24U)

	)

9062 
	#CAN_F9R2_FB24_Msk
 (0x1U << 
CAN_F9R2_FB24_Pos
è

	)

9063 
	#CAN_F9R2_FB24
 
CAN_F9R2_FB24_Msk


	)

9064 
	#CAN_F9R2_FB25_Pos
 (25U)

	)

9065 
	#CAN_F9R2_FB25_Msk
 (0x1U << 
CAN_F9R2_FB25_Pos
è

	)

9066 
	#CAN_F9R2_FB25
 
CAN_F9R2_FB25_Msk


	)

9067 
	#CAN_F9R2_FB26_Pos
 (26U)

	)

9068 
	#CAN_F9R2_FB26_Msk
 (0x1U << 
CAN_F9R2_FB26_Pos
è

	)

9069 
	#CAN_F9R2_FB26
 
CAN_F9R2_FB26_Msk


	)

9070 
	#CAN_F9R2_FB27_Pos
 (27U)

	)

9071 
	#CAN_F9R2_FB27_Msk
 (0x1U << 
CAN_F9R2_FB27_Pos
è

	)

9072 
	#CAN_F9R2_FB27
 
CAN_F9R2_FB27_Msk


	)

9073 
	#CAN_F9R2_FB28_Pos
 (28U)

	)

9074 
	#CAN_F9R2_FB28_Msk
 (0x1U << 
CAN_F9R2_FB28_Pos
è

	)

9075 
	#CAN_F9R2_FB28
 
CAN_F9R2_FB28_Msk


	)

9076 
	#CAN_F9R2_FB29_Pos
 (29U)

	)

9077 
	#CAN_F9R2_FB29_Msk
 (0x1U << 
CAN_F9R2_FB29_Pos
è

	)

9078 
	#CAN_F9R2_FB29
 
CAN_F9R2_FB29_Msk


	)

9079 
	#CAN_F9R2_FB30_Pos
 (30U)

	)

9080 
	#CAN_F9R2_FB30_Msk
 (0x1U << 
CAN_F9R2_FB30_Pos
è

	)

9081 
	#CAN_F9R2_FB30
 
CAN_F9R2_FB30_Msk


	)

9082 
	#CAN_F9R2_FB31_Pos
 (31U)

	)

9083 
	#CAN_F9R2_FB31_Msk
 (0x1U << 
CAN_F9R2_FB31_Pos
è

	)

9084 
	#CAN_F9R2_FB31
 
CAN_F9R2_FB31_Msk


	)

9087 
	#CAN_F10R2_FB0_Pos
 (0U)

	)

9088 
	#CAN_F10R2_FB0_Msk
 (0x1U << 
CAN_F10R2_FB0_Pos
è

	)

9089 
	#CAN_F10R2_FB0
 
CAN_F10R2_FB0_Msk


	)

9090 
	#CAN_F10R2_FB1_Pos
 (1U)

	)

9091 
	#CAN_F10R2_FB1_Msk
 (0x1U << 
CAN_F10R2_FB1_Pos
è

	)

9092 
	#CAN_F10R2_FB1
 
CAN_F10R2_FB1_Msk


	)

9093 
	#CAN_F10R2_FB2_Pos
 (2U)

	)

9094 
	#CAN_F10R2_FB2_Msk
 (0x1U << 
CAN_F10R2_FB2_Pos
è

	)

9095 
	#CAN_F10R2_FB2
 
CAN_F10R2_FB2_Msk


	)

9096 
	#CAN_F10R2_FB3_Pos
 (3U)

	)

9097 
	#CAN_F10R2_FB3_Msk
 (0x1U << 
CAN_F10R2_FB3_Pos
è

	)

9098 
	#CAN_F10R2_FB3
 
CAN_F10R2_FB3_Msk


	)

9099 
	#CAN_F10R2_FB4_Pos
 (4U)

	)

9100 
	#CAN_F10R2_FB4_Msk
 (0x1U << 
CAN_F10R2_FB4_Pos
è

	)

9101 
	#CAN_F10R2_FB4
 
CAN_F10R2_FB4_Msk


	)

9102 
	#CAN_F10R2_FB5_Pos
 (5U)

	)

9103 
	#CAN_F10R2_FB5_Msk
 (0x1U << 
CAN_F10R2_FB5_Pos
è

	)

9104 
	#CAN_F10R2_FB5
 
CAN_F10R2_FB5_Msk


	)

9105 
	#CAN_F10R2_FB6_Pos
 (6U)

	)

9106 
	#CAN_F10R2_FB6_Msk
 (0x1U << 
CAN_F10R2_FB6_Pos
è

	)

9107 
	#CAN_F10R2_FB6
 
CAN_F10R2_FB6_Msk


	)

9108 
	#CAN_F10R2_FB7_Pos
 (7U)

	)

9109 
	#CAN_F10R2_FB7_Msk
 (0x1U << 
CAN_F10R2_FB7_Pos
è

	)

9110 
	#CAN_F10R2_FB7
 
CAN_F10R2_FB7_Msk


	)

9111 
	#CAN_F10R2_FB8_Pos
 (8U)

	)

9112 
	#CAN_F10R2_FB8_Msk
 (0x1U << 
CAN_F10R2_FB8_Pos
è

	)

9113 
	#CAN_F10R2_FB8
 
CAN_F10R2_FB8_Msk


	)

9114 
	#CAN_F10R2_FB9_Pos
 (9U)

	)

9115 
	#CAN_F10R2_FB9_Msk
 (0x1U << 
CAN_F10R2_FB9_Pos
è

	)

9116 
	#CAN_F10R2_FB9
 
CAN_F10R2_FB9_Msk


	)

9117 
	#CAN_F10R2_FB10_Pos
 (10U)

	)

9118 
	#CAN_F10R2_FB10_Msk
 (0x1U << 
CAN_F10R2_FB10_Pos
è

	)

9119 
	#CAN_F10R2_FB10
 
CAN_F10R2_FB10_Msk


	)

9120 
	#CAN_F10R2_FB11_Pos
 (11U)

	)

9121 
	#CAN_F10R2_FB11_Msk
 (0x1U << 
CAN_F10R2_FB11_Pos
è

	)

9122 
	#CAN_F10R2_FB11
 
CAN_F10R2_FB11_Msk


	)

9123 
	#CAN_F10R2_FB12_Pos
 (12U)

	)

9124 
	#CAN_F10R2_FB12_Msk
 (0x1U << 
CAN_F10R2_FB12_Pos
è

	)

9125 
	#CAN_F10R2_FB12
 
CAN_F10R2_FB12_Msk


	)

9126 
	#CAN_F10R2_FB13_Pos
 (13U)

	)

9127 
	#CAN_F10R2_FB13_Msk
 (0x1U << 
CAN_F10R2_FB13_Pos
è

	)

9128 
	#CAN_F10R2_FB13
 
CAN_F10R2_FB13_Msk


	)

9129 
	#CAN_F10R2_FB14_Pos
 (14U)

	)

9130 
	#CAN_F10R2_FB14_Msk
 (0x1U << 
CAN_F10R2_FB14_Pos
è

	)

9131 
	#CAN_F10R2_FB14
 
CAN_F10R2_FB14_Msk


	)

9132 
	#CAN_F10R2_FB15_Pos
 (15U)

	)

9133 
	#CAN_F10R2_FB15_Msk
 (0x1U << 
CAN_F10R2_FB15_Pos
è

	)

9134 
	#CAN_F10R2_FB15
 
CAN_F10R2_FB15_Msk


	)

9135 
	#CAN_F10R2_FB16_Pos
 (16U)

	)

9136 
	#CAN_F10R2_FB16_Msk
 (0x1U << 
CAN_F10R2_FB16_Pos
è

	)

9137 
	#CAN_F10R2_FB16
 
CAN_F10R2_FB16_Msk


	)

9138 
	#CAN_F10R2_FB17_Pos
 (17U)

	)

9139 
	#CAN_F10R2_FB17_Msk
 (0x1U << 
CAN_F10R2_FB17_Pos
è

	)

9140 
	#CAN_F10R2_FB17
 
CAN_F10R2_FB17_Msk


	)

9141 
	#CAN_F10R2_FB18_Pos
 (18U)

	)

9142 
	#CAN_F10R2_FB18_Msk
 (0x1U << 
CAN_F10R2_FB18_Pos
è

	)

9143 
	#CAN_F10R2_FB18
 
CAN_F10R2_FB18_Msk


	)

9144 
	#CAN_F10R2_FB19_Pos
 (19U)

	)

9145 
	#CAN_F10R2_FB19_Msk
 (0x1U << 
CAN_F10R2_FB19_Pos
è

	)

9146 
	#CAN_F10R2_FB19
 
CAN_F10R2_FB19_Msk


	)

9147 
	#CAN_F10R2_FB20_Pos
 (20U)

	)

9148 
	#CAN_F10R2_FB20_Msk
 (0x1U << 
CAN_F10R2_FB20_Pos
è

	)

9149 
	#CAN_F10R2_FB20
 
CAN_F10R2_FB20_Msk


	)

9150 
	#CAN_F10R2_FB21_Pos
 (21U)

	)

9151 
	#CAN_F10R2_FB21_Msk
 (0x1U << 
CAN_F10R2_FB21_Pos
è

	)

9152 
	#CAN_F10R2_FB21
 
CAN_F10R2_FB21_Msk


	)

9153 
	#CAN_F10R2_FB22_Pos
 (22U)

	)

9154 
	#CAN_F10R2_FB22_Msk
 (0x1U << 
CAN_F10R2_FB22_Pos
è

	)

9155 
	#CAN_F10R2_FB22
 
CAN_F10R2_FB22_Msk


	)

9156 
	#CAN_F10R2_FB23_Pos
 (23U)

	)

9157 
	#CAN_F10R2_FB23_Msk
 (0x1U << 
CAN_F10R2_FB23_Pos
è

	)

9158 
	#CAN_F10R2_FB23
 
CAN_F10R2_FB23_Msk


	)

9159 
	#CAN_F10R2_FB24_Pos
 (24U)

	)

9160 
	#CAN_F10R2_FB24_Msk
 (0x1U << 
CAN_F10R2_FB24_Pos
è

	)

9161 
	#CAN_F10R2_FB24
 
CAN_F10R2_FB24_Msk


	)

9162 
	#CAN_F10R2_FB25_Pos
 (25U)

	)

9163 
	#CAN_F10R2_FB25_Msk
 (0x1U << 
CAN_F10R2_FB25_Pos
è

	)

9164 
	#CAN_F10R2_FB25
 
CAN_F10R2_FB25_Msk


	)

9165 
	#CAN_F10R2_FB26_Pos
 (26U)

	)

9166 
	#CAN_F10R2_FB26_Msk
 (0x1U << 
CAN_F10R2_FB26_Pos
è

	)

9167 
	#CAN_F10R2_FB26
 
CAN_F10R2_FB26_Msk


	)

9168 
	#CAN_F10R2_FB27_Pos
 (27U)

	)

9169 
	#CAN_F10R2_FB27_Msk
 (0x1U << 
CAN_F10R2_FB27_Pos
è

	)

9170 
	#CAN_F10R2_FB27
 
CAN_F10R2_FB27_Msk


	)

9171 
	#CAN_F10R2_FB28_Pos
 (28U)

	)

9172 
	#CAN_F10R2_FB28_Msk
 (0x1U << 
CAN_F10R2_FB28_Pos
è

	)

9173 
	#CAN_F10R2_FB28
 
CAN_F10R2_FB28_Msk


	)

9174 
	#CAN_F10R2_FB29_Pos
 (29U)

	)

9175 
	#CAN_F10R2_FB29_Msk
 (0x1U << 
CAN_F10R2_FB29_Pos
è

	)

9176 
	#CAN_F10R2_FB29
 
CAN_F10R2_FB29_Msk


	)

9177 
	#CAN_F10R2_FB30_Pos
 (30U)

	)

9178 
	#CAN_F10R2_FB30_Msk
 (0x1U << 
CAN_F10R2_FB30_Pos
è

	)

9179 
	#CAN_F10R2_FB30
 
CAN_F10R2_FB30_Msk


	)

9180 
	#CAN_F10R2_FB31_Pos
 (31U)

	)

9181 
	#CAN_F10R2_FB31_Msk
 (0x1U << 
CAN_F10R2_FB31_Pos
è

	)

9182 
	#CAN_F10R2_FB31
 
CAN_F10R2_FB31_Msk


	)

9185 
	#CAN_F11R2_FB0_Pos
 (0U)

	)

9186 
	#CAN_F11R2_FB0_Msk
 (0x1U << 
CAN_F11R2_FB0_Pos
è

	)

9187 
	#CAN_F11R2_FB0
 
CAN_F11R2_FB0_Msk


	)

9188 
	#CAN_F11R2_FB1_Pos
 (1U)

	)

9189 
	#CAN_F11R2_FB1_Msk
 (0x1U << 
CAN_F11R2_FB1_Pos
è

	)

9190 
	#CAN_F11R2_FB1
 
CAN_F11R2_FB1_Msk


	)

9191 
	#CAN_F11R2_FB2_Pos
 (2U)

	)

9192 
	#CAN_F11R2_FB2_Msk
 (0x1U << 
CAN_F11R2_FB2_Pos
è

	)

9193 
	#CAN_F11R2_FB2
 
CAN_F11R2_FB2_Msk


	)

9194 
	#CAN_F11R2_FB3_Pos
 (3U)

	)

9195 
	#CAN_F11R2_FB3_Msk
 (0x1U << 
CAN_F11R2_FB3_Pos
è

	)

9196 
	#CAN_F11R2_FB3
 
CAN_F11R2_FB3_Msk


	)

9197 
	#CAN_F11R2_FB4_Pos
 (4U)

	)

9198 
	#CAN_F11R2_FB4_Msk
 (0x1U << 
CAN_F11R2_FB4_Pos
è

	)

9199 
	#CAN_F11R2_FB4
 
CAN_F11R2_FB4_Msk


	)

9200 
	#CAN_F11R2_FB5_Pos
 (5U)

	)

9201 
	#CAN_F11R2_FB5_Msk
 (0x1U << 
CAN_F11R2_FB5_Pos
è

	)

9202 
	#CAN_F11R2_FB5
 
CAN_F11R2_FB5_Msk


	)

9203 
	#CAN_F11R2_FB6_Pos
 (6U)

	)

9204 
	#CAN_F11R2_FB6_Msk
 (0x1U << 
CAN_F11R2_FB6_Pos
è

	)

9205 
	#CAN_F11R2_FB6
 
CAN_F11R2_FB6_Msk


	)

9206 
	#CAN_F11R2_FB7_Pos
 (7U)

	)

9207 
	#CAN_F11R2_FB7_Msk
 (0x1U << 
CAN_F11R2_FB7_Pos
è

	)

9208 
	#CAN_F11R2_FB7
 
CAN_F11R2_FB7_Msk


	)

9209 
	#CAN_F11R2_FB8_Pos
 (8U)

	)

9210 
	#CAN_F11R2_FB8_Msk
 (0x1U << 
CAN_F11R2_FB8_Pos
è

	)

9211 
	#CAN_F11R2_FB8
 
CAN_F11R2_FB8_Msk


	)

9212 
	#CAN_F11R2_FB9_Pos
 (9U)

	)

9213 
	#CAN_F11R2_FB9_Msk
 (0x1U << 
CAN_F11R2_FB9_Pos
è

	)

9214 
	#CAN_F11R2_FB9
 
CAN_F11R2_FB9_Msk


	)

9215 
	#CAN_F11R2_FB10_Pos
 (10U)

	)

9216 
	#CAN_F11R2_FB10_Msk
 (0x1U << 
CAN_F11R2_FB10_Pos
è

	)

9217 
	#CAN_F11R2_FB10
 
CAN_F11R2_FB10_Msk


	)

9218 
	#CAN_F11R2_FB11_Pos
 (11U)

	)

9219 
	#CAN_F11R2_FB11_Msk
 (0x1U << 
CAN_F11R2_FB11_Pos
è

	)

9220 
	#CAN_F11R2_FB11
 
CAN_F11R2_FB11_Msk


	)

9221 
	#CAN_F11R2_FB12_Pos
 (12U)

	)

9222 
	#CAN_F11R2_FB12_Msk
 (0x1U << 
CAN_F11R2_FB12_Pos
è

	)

9223 
	#CAN_F11R2_FB12
 
CAN_F11R2_FB12_Msk


	)

9224 
	#CAN_F11R2_FB13_Pos
 (13U)

	)

9225 
	#CAN_F11R2_FB13_Msk
 (0x1U << 
CAN_F11R2_FB13_Pos
è

	)

9226 
	#CAN_F11R2_FB13
 
CAN_F11R2_FB13_Msk


	)

9227 
	#CAN_F11R2_FB14_Pos
 (14U)

	)

9228 
	#CAN_F11R2_FB14_Msk
 (0x1U << 
CAN_F11R2_FB14_Pos
è

	)

9229 
	#CAN_F11R2_FB14
 
CAN_F11R2_FB14_Msk


	)

9230 
	#CAN_F11R2_FB15_Pos
 (15U)

	)

9231 
	#CAN_F11R2_FB15_Msk
 (0x1U << 
CAN_F11R2_FB15_Pos
è

	)

9232 
	#CAN_F11R2_FB15
 
CAN_F11R2_FB15_Msk


	)

9233 
	#CAN_F11R2_FB16_Pos
 (16U)

	)

9234 
	#CAN_F11R2_FB16_Msk
 (0x1U << 
CAN_F11R2_FB16_Pos
è

	)

9235 
	#CAN_F11R2_FB16
 
CAN_F11R2_FB16_Msk


	)

9236 
	#CAN_F11R2_FB17_Pos
 (17U)

	)

9237 
	#CAN_F11R2_FB17_Msk
 (0x1U << 
CAN_F11R2_FB17_Pos
è

	)

9238 
	#CAN_F11R2_FB17
 
CAN_F11R2_FB17_Msk


	)

9239 
	#CAN_F11R2_FB18_Pos
 (18U)

	)

9240 
	#CAN_F11R2_FB18_Msk
 (0x1U << 
CAN_F11R2_FB18_Pos
è

	)

9241 
	#CAN_F11R2_FB18
 
CAN_F11R2_FB18_Msk


	)

9242 
	#CAN_F11R2_FB19_Pos
 (19U)

	)

9243 
	#CAN_F11R2_FB19_Msk
 (0x1U << 
CAN_F11R2_FB19_Pos
è

	)

9244 
	#CAN_F11R2_FB19
 
CAN_F11R2_FB19_Msk


	)

9245 
	#CAN_F11R2_FB20_Pos
 (20U)

	)

9246 
	#CAN_F11R2_FB20_Msk
 (0x1U << 
CAN_F11R2_FB20_Pos
è

	)

9247 
	#CAN_F11R2_FB20
 
CAN_F11R2_FB20_Msk


	)

9248 
	#CAN_F11R2_FB21_Pos
 (21U)

	)

9249 
	#CAN_F11R2_FB21_Msk
 (0x1U << 
CAN_F11R2_FB21_Pos
è

	)

9250 
	#CAN_F11R2_FB21
 
CAN_F11R2_FB21_Msk


	)

9251 
	#CAN_F11R2_FB22_Pos
 (22U)

	)

9252 
	#CAN_F11R2_FB22_Msk
 (0x1U << 
CAN_F11R2_FB22_Pos
è

	)

9253 
	#CAN_F11R2_FB22
 
CAN_F11R2_FB22_Msk


	)

9254 
	#CAN_F11R2_FB23_Pos
 (23U)

	)

9255 
	#CAN_F11R2_FB23_Msk
 (0x1U << 
CAN_F11R2_FB23_Pos
è

	)

9256 
	#CAN_F11R2_FB23
 
CAN_F11R2_FB23_Msk


	)

9257 
	#CAN_F11R2_FB24_Pos
 (24U)

	)

9258 
	#CAN_F11R2_FB24_Msk
 (0x1U << 
CAN_F11R2_FB24_Pos
è

	)

9259 
	#CAN_F11R2_FB24
 
CAN_F11R2_FB24_Msk


	)

9260 
	#CAN_F11R2_FB25_Pos
 (25U)

	)

9261 
	#CAN_F11R2_FB25_Msk
 (0x1U << 
CAN_F11R2_FB25_Pos
è

	)

9262 
	#CAN_F11R2_FB25
 
CAN_F11R2_FB25_Msk


	)

9263 
	#CAN_F11R2_FB26_Pos
 (26U)

	)

9264 
	#CAN_F11R2_FB26_Msk
 (0x1U << 
CAN_F11R2_FB26_Pos
è

	)

9265 
	#CAN_F11R2_FB26
 
CAN_F11R2_FB26_Msk


	)

9266 
	#CAN_F11R2_FB27_Pos
 (27U)

	)

9267 
	#CAN_F11R2_FB27_Msk
 (0x1U << 
CAN_F11R2_FB27_Pos
è

	)

9268 
	#CAN_F11R2_FB27
 
CAN_F11R2_FB27_Msk


	)

9269 
	#CAN_F11R2_FB28_Pos
 (28U)

	)

9270 
	#CAN_F11R2_FB28_Msk
 (0x1U << 
CAN_F11R2_FB28_Pos
è

	)

9271 
	#CAN_F11R2_FB28
 
CAN_F11R2_FB28_Msk


	)

9272 
	#CAN_F11R2_FB29_Pos
 (29U)

	)

9273 
	#CAN_F11R2_FB29_Msk
 (0x1U << 
CAN_F11R2_FB29_Pos
è

	)

9274 
	#CAN_F11R2_FB29
 
CAN_F11R2_FB29_Msk


	)

9275 
	#CAN_F11R2_FB30_Pos
 (30U)

	)

9276 
	#CAN_F11R2_FB30_Msk
 (0x1U << 
CAN_F11R2_FB30_Pos
è

	)

9277 
	#CAN_F11R2_FB30
 
CAN_F11R2_FB30_Msk


	)

9278 
	#CAN_F11R2_FB31_Pos
 (31U)

	)

9279 
	#CAN_F11R2_FB31_Msk
 (0x1U << 
CAN_F11R2_FB31_Pos
è

	)

9280 
	#CAN_F11R2_FB31
 
CAN_F11R2_FB31_Msk


	)

9283 
	#CAN_F12R2_FB0_Pos
 (0U)

	)

9284 
	#CAN_F12R2_FB0_Msk
 (0x1U << 
CAN_F12R2_FB0_Pos
è

	)

9285 
	#CAN_F12R2_FB0
 
CAN_F12R2_FB0_Msk


	)

9286 
	#CAN_F12R2_FB1_Pos
 (1U)

	)

9287 
	#CAN_F12R2_FB1_Msk
 (0x1U << 
CAN_F12R2_FB1_Pos
è

	)

9288 
	#CAN_F12R2_FB1
 
CAN_F12R2_FB1_Msk


	)

9289 
	#CAN_F12R2_FB2_Pos
 (2U)

	)

9290 
	#CAN_F12R2_FB2_Msk
 (0x1U << 
CAN_F12R2_FB2_Pos
è

	)

9291 
	#CAN_F12R2_FB2
 
CAN_F12R2_FB2_Msk


	)

9292 
	#CAN_F12R2_FB3_Pos
 (3U)

	)

9293 
	#CAN_F12R2_FB3_Msk
 (0x1U << 
CAN_F12R2_FB3_Pos
è

	)

9294 
	#CAN_F12R2_FB3
 
CAN_F12R2_FB3_Msk


	)

9295 
	#CAN_F12R2_FB4_Pos
 (4U)

	)

9296 
	#CAN_F12R2_FB4_Msk
 (0x1U << 
CAN_F12R2_FB4_Pos
è

	)

9297 
	#CAN_F12R2_FB4
 
CAN_F12R2_FB4_Msk


	)

9298 
	#CAN_F12R2_FB5_Pos
 (5U)

	)

9299 
	#CAN_F12R2_FB5_Msk
 (0x1U << 
CAN_F12R2_FB5_Pos
è

	)

9300 
	#CAN_F12R2_FB5
 
CAN_F12R2_FB5_Msk


	)

9301 
	#CAN_F12R2_FB6_Pos
 (6U)

	)

9302 
	#CAN_F12R2_FB6_Msk
 (0x1U << 
CAN_F12R2_FB6_Pos
è

	)

9303 
	#CAN_F12R2_FB6
 
CAN_F12R2_FB6_Msk


	)

9304 
	#CAN_F12R2_FB7_Pos
 (7U)

	)

9305 
	#CAN_F12R2_FB7_Msk
 (0x1U << 
CAN_F12R2_FB7_Pos
è

	)

9306 
	#CAN_F12R2_FB7
 
CAN_F12R2_FB7_Msk


	)

9307 
	#CAN_F12R2_FB8_Pos
 (8U)

	)

9308 
	#CAN_F12R2_FB8_Msk
 (0x1U << 
CAN_F12R2_FB8_Pos
è

	)

9309 
	#CAN_F12R2_FB8
 
CAN_F12R2_FB8_Msk


	)

9310 
	#CAN_F12R2_FB9_Pos
 (9U)

	)

9311 
	#CAN_F12R2_FB9_Msk
 (0x1U << 
CAN_F12R2_FB9_Pos
è

	)

9312 
	#CAN_F12R2_FB9
 
CAN_F12R2_FB9_Msk


	)

9313 
	#CAN_F12R2_FB10_Pos
 (10U)

	)

9314 
	#CAN_F12R2_FB10_Msk
 (0x1U << 
CAN_F12R2_FB10_Pos
è

	)

9315 
	#CAN_F12R2_FB10
 
CAN_F12R2_FB10_Msk


	)

9316 
	#CAN_F12R2_FB11_Pos
 (11U)

	)

9317 
	#CAN_F12R2_FB11_Msk
 (0x1U << 
CAN_F12R2_FB11_Pos
è

	)

9318 
	#CAN_F12R2_FB11
 
CAN_F12R2_FB11_Msk


	)

9319 
	#CAN_F12R2_FB12_Pos
 (12U)

	)

9320 
	#CAN_F12R2_FB12_Msk
 (0x1U << 
CAN_F12R2_FB12_Pos
è

	)

9321 
	#CAN_F12R2_FB12
 
CAN_F12R2_FB12_Msk


	)

9322 
	#CAN_F12R2_FB13_Pos
 (13U)

	)

9323 
	#CAN_F12R2_FB13_Msk
 (0x1U << 
CAN_F12R2_FB13_Pos
è

	)

9324 
	#CAN_F12R2_FB13
 
CAN_F12R2_FB13_Msk


	)

9325 
	#CAN_F12R2_FB14_Pos
 (14U)

	)

9326 
	#CAN_F12R2_FB14_Msk
 (0x1U << 
CAN_F12R2_FB14_Pos
è

	)

9327 
	#CAN_F12R2_FB14
 
CAN_F12R2_FB14_Msk


	)

9328 
	#CAN_F12R2_FB15_Pos
 (15U)

	)

9329 
	#CAN_F12R2_FB15_Msk
 (0x1U << 
CAN_F12R2_FB15_Pos
è

	)

9330 
	#CAN_F12R2_FB15
 
CAN_F12R2_FB15_Msk


	)

9331 
	#CAN_F12R2_FB16_Pos
 (16U)

	)

9332 
	#CAN_F12R2_FB16_Msk
 (0x1U << 
CAN_F12R2_FB16_Pos
è

	)

9333 
	#CAN_F12R2_FB16
 
CAN_F12R2_FB16_Msk


	)

9334 
	#CAN_F12R2_FB17_Pos
 (17U)

	)

9335 
	#CAN_F12R2_FB17_Msk
 (0x1U << 
CAN_F12R2_FB17_Pos
è

	)

9336 
	#CAN_F12R2_FB17
 
CAN_F12R2_FB17_Msk


	)

9337 
	#CAN_F12R2_FB18_Pos
 (18U)

	)

9338 
	#CAN_F12R2_FB18_Msk
 (0x1U << 
CAN_F12R2_FB18_Pos
è

	)

9339 
	#CAN_F12R2_FB18
 
CAN_F12R2_FB18_Msk


	)

9340 
	#CAN_F12R2_FB19_Pos
 (19U)

	)

9341 
	#CAN_F12R2_FB19_Msk
 (0x1U << 
CAN_F12R2_FB19_Pos
è

	)

9342 
	#CAN_F12R2_FB19
 
CAN_F12R2_FB19_Msk


	)

9343 
	#CAN_F12R2_FB20_Pos
 (20U)

	)

9344 
	#CAN_F12R2_FB20_Msk
 (0x1U << 
CAN_F12R2_FB20_Pos
è

	)

9345 
	#CAN_F12R2_FB20
 
CAN_F12R2_FB20_Msk


	)

9346 
	#CAN_F12R2_FB21_Pos
 (21U)

	)

9347 
	#CAN_F12R2_FB21_Msk
 (0x1U << 
CAN_F12R2_FB21_Pos
è

	)

9348 
	#CAN_F12R2_FB21
 
CAN_F12R2_FB21_Msk


	)

9349 
	#CAN_F12R2_FB22_Pos
 (22U)

	)

9350 
	#CAN_F12R2_FB22_Msk
 (0x1U << 
CAN_F12R2_FB22_Pos
è

	)

9351 
	#CAN_F12R2_FB22
 
CAN_F12R2_FB22_Msk


	)

9352 
	#CAN_F12R2_FB23_Pos
 (23U)

	)

9353 
	#CAN_F12R2_FB23_Msk
 (0x1U << 
CAN_F12R2_FB23_Pos
è

	)

9354 
	#CAN_F12R2_FB23
 
CAN_F12R2_FB23_Msk


	)

9355 
	#CAN_F12R2_FB24_Pos
 (24U)

	)

9356 
	#CAN_F12R2_FB24_Msk
 (0x1U << 
CAN_F12R2_FB24_Pos
è

	)

9357 
	#CAN_F12R2_FB24
 
CAN_F12R2_FB24_Msk


	)

9358 
	#CAN_F12R2_FB25_Pos
 (25U)

	)

9359 
	#CAN_F12R2_FB25_Msk
 (0x1U << 
CAN_F12R2_FB25_Pos
è

	)

9360 
	#CAN_F12R2_FB25
 
CAN_F12R2_FB25_Msk


	)

9361 
	#CAN_F12R2_FB26_Pos
 (26U)

	)

9362 
	#CAN_F12R2_FB26_Msk
 (0x1U << 
CAN_F12R2_FB26_Pos
è

	)

9363 
	#CAN_F12R2_FB26
 
CAN_F12R2_FB26_Msk


	)

9364 
	#CAN_F12R2_FB27_Pos
 (27U)

	)

9365 
	#CAN_F12R2_FB27_Msk
 (0x1U << 
CAN_F12R2_FB27_Pos
è

	)

9366 
	#CAN_F12R2_FB27
 
CAN_F12R2_FB27_Msk


	)

9367 
	#CAN_F12R2_FB28_Pos
 (28U)

	)

9368 
	#CAN_F12R2_FB28_Msk
 (0x1U << 
CAN_F12R2_FB28_Pos
è

	)

9369 
	#CAN_F12R2_FB28
 
CAN_F12R2_FB28_Msk


	)

9370 
	#CAN_F12R2_FB29_Pos
 (29U)

	)

9371 
	#CAN_F12R2_FB29_Msk
 (0x1U << 
CAN_F12R2_FB29_Pos
è

	)

9372 
	#CAN_F12R2_FB29
 
CAN_F12R2_FB29_Msk


	)

9373 
	#CAN_F12R2_FB30_Pos
 (30U)

	)

9374 
	#CAN_F12R2_FB30_Msk
 (0x1U << 
CAN_F12R2_FB30_Pos
è

	)

9375 
	#CAN_F12R2_FB30
 
CAN_F12R2_FB30_Msk


	)

9376 
	#CAN_F12R2_FB31_Pos
 (31U)

	)

9377 
	#CAN_F12R2_FB31_Msk
 (0x1U << 
CAN_F12R2_FB31_Pos
è

	)

9378 
	#CAN_F12R2_FB31
 
CAN_F12R2_FB31_Msk


	)

9381 
	#CAN_F13R2_FB0_Pos
 (0U)

	)

9382 
	#CAN_F13R2_FB0_Msk
 (0x1U << 
CAN_F13R2_FB0_Pos
è

	)

9383 
	#CAN_F13R2_FB0
 
CAN_F13R2_FB0_Msk


	)

9384 
	#CAN_F13R2_FB1_Pos
 (1U)

	)

9385 
	#CAN_F13R2_FB1_Msk
 (0x1U << 
CAN_F13R2_FB1_Pos
è

	)

9386 
	#CAN_F13R2_FB1
 
CAN_F13R2_FB1_Msk


	)

9387 
	#CAN_F13R2_FB2_Pos
 (2U)

	)

9388 
	#CAN_F13R2_FB2_Msk
 (0x1U << 
CAN_F13R2_FB2_Pos
è

	)

9389 
	#CAN_F13R2_FB2
 
CAN_F13R2_FB2_Msk


	)

9390 
	#CAN_F13R2_FB3_Pos
 (3U)

	)

9391 
	#CAN_F13R2_FB3_Msk
 (0x1U << 
CAN_F13R2_FB3_Pos
è

	)

9392 
	#CAN_F13R2_FB3
 
CAN_F13R2_FB3_Msk


	)

9393 
	#CAN_F13R2_FB4_Pos
 (4U)

	)

9394 
	#CAN_F13R2_FB4_Msk
 (0x1U << 
CAN_F13R2_FB4_Pos
è

	)

9395 
	#CAN_F13R2_FB4
 
CAN_F13R2_FB4_Msk


	)

9396 
	#CAN_F13R2_FB5_Pos
 (5U)

	)

9397 
	#CAN_F13R2_FB5_Msk
 (0x1U << 
CAN_F13R2_FB5_Pos
è

	)

9398 
	#CAN_F13R2_FB5
 
CAN_F13R2_FB5_Msk


	)

9399 
	#CAN_F13R2_FB6_Pos
 (6U)

	)

9400 
	#CAN_F13R2_FB6_Msk
 (0x1U << 
CAN_F13R2_FB6_Pos
è

	)

9401 
	#CAN_F13R2_FB6
 
CAN_F13R2_FB6_Msk


	)

9402 
	#CAN_F13R2_FB7_Pos
 (7U)

	)

9403 
	#CAN_F13R2_FB7_Msk
 (0x1U << 
CAN_F13R2_FB7_Pos
è

	)

9404 
	#CAN_F13R2_FB7
 
CAN_F13R2_FB7_Msk


	)

9405 
	#CAN_F13R2_FB8_Pos
 (8U)

	)

9406 
	#CAN_F13R2_FB8_Msk
 (0x1U << 
CAN_F13R2_FB8_Pos
è

	)

9407 
	#CAN_F13R2_FB8
 
CAN_F13R2_FB8_Msk


	)

9408 
	#CAN_F13R2_FB9_Pos
 (9U)

	)

9409 
	#CAN_F13R2_FB9_Msk
 (0x1U << 
CAN_F13R2_FB9_Pos
è

	)

9410 
	#CAN_F13R2_FB9
 
CAN_F13R2_FB9_Msk


	)

9411 
	#CAN_F13R2_FB10_Pos
 (10U)

	)

9412 
	#CAN_F13R2_FB10_Msk
 (0x1U << 
CAN_F13R2_FB10_Pos
è

	)

9413 
	#CAN_F13R2_FB10
 
CAN_F13R2_FB10_Msk


	)

9414 
	#CAN_F13R2_FB11_Pos
 (11U)

	)

9415 
	#CAN_F13R2_FB11_Msk
 (0x1U << 
CAN_F13R2_FB11_Pos
è

	)

9416 
	#CAN_F13R2_FB11
 
CAN_F13R2_FB11_Msk


	)

9417 
	#CAN_F13R2_FB12_Pos
 (12U)

	)

9418 
	#CAN_F13R2_FB12_Msk
 (0x1U << 
CAN_F13R2_FB12_Pos
è

	)

9419 
	#CAN_F13R2_FB12
 
CAN_F13R2_FB12_Msk


	)

9420 
	#CAN_F13R2_FB13_Pos
 (13U)

	)

9421 
	#CAN_F13R2_FB13_Msk
 (0x1U << 
CAN_F13R2_FB13_Pos
è

	)

9422 
	#CAN_F13R2_FB13
 
CAN_F13R2_FB13_Msk


	)

9423 
	#CAN_F13R2_FB14_Pos
 (14U)

	)

9424 
	#CAN_F13R2_FB14_Msk
 (0x1U << 
CAN_F13R2_FB14_Pos
è

	)

9425 
	#CAN_F13R2_FB14
 
CAN_F13R2_FB14_Msk


	)

9426 
	#CAN_F13R2_FB15_Pos
 (15U)

	)

9427 
	#CAN_F13R2_FB15_Msk
 (0x1U << 
CAN_F13R2_FB15_Pos
è

	)

9428 
	#CAN_F13R2_FB15
 
CAN_F13R2_FB15_Msk


	)

9429 
	#CAN_F13R2_FB16_Pos
 (16U)

	)

9430 
	#CAN_F13R2_FB16_Msk
 (0x1U << 
CAN_F13R2_FB16_Pos
è

	)

9431 
	#CAN_F13R2_FB16
 
CAN_F13R2_FB16_Msk


	)

9432 
	#CAN_F13R2_FB17_Pos
 (17U)

	)

9433 
	#CAN_F13R2_FB17_Msk
 (0x1U << 
CAN_F13R2_FB17_Pos
è

	)

9434 
	#CAN_F13R2_FB17
 
CAN_F13R2_FB17_Msk


	)

9435 
	#CAN_F13R2_FB18_Pos
 (18U)

	)

9436 
	#CAN_F13R2_FB18_Msk
 (0x1U << 
CAN_F13R2_FB18_Pos
è

	)

9437 
	#CAN_F13R2_FB18
 
CAN_F13R2_FB18_Msk


	)

9438 
	#CAN_F13R2_FB19_Pos
 (19U)

	)

9439 
	#CAN_F13R2_FB19_Msk
 (0x1U << 
CAN_F13R2_FB19_Pos
è

	)

9440 
	#CAN_F13R2_FB19
 
CAN_F13R2_FB19_Msk


	)

9441 
	#CAN_F13R2_FB20_Pos
 (20U)

	)

9442 
	#CAN_F13R2_FB20_Msk
 (0x1U << 
CAN_F13R2_FB20_Pos
è

	)

9443 
	#CAN_F13R2_FB20
 
CAN_F13R2_FB20_Msk


	)

9444 
	#CAN_F13R2_FB21_Pos
 (21U)

	)

9445 
	#CAN_F13R2_FB21_Msk
 (0x1U << 
CAN_F13R2_FB21_Pos
è

	)

9446 
	#CAN_F13R2_FB21
 
CAN_F13R2_FB21_Msk


	)

9447 
	#CAN_F13R2_FB22_Pos
 (22U)

	)

9448 
	#CAN_F13R2_FB22_Msk
 (0x1U << 
CAN_F13R2_FB22_Pos
è

	)

9449 
	#CAN_F13R2_FB22
 
CAN_F13R2_FB22_Msk


	)

9450 
	#CAN_F13R2_FB23_Pos
 (23U)

	)

9451 
	#CAN_F13R2_FB23_Msk
 (0x1U << 
CAN_F13R2_FB23_Pos
è

	)

9452 
	#CAN_F13R2_FB23
 
CAN_F13R2_FB23_Msk


	)

9453 
	#CAN_F13R2_FB24_Pos
 (24U)

	)

9454 
	#CAN_F13R2_FB24_Msk
 (0x1U << 
CAN_F13R2_FB24_Pos
è

	)

9455 
	#CAN_F13R2_FB24
 
CAN_F13R2_FB24_Msk


	)

9456 
	#CAN_F13R2_FB25_Pos
 (25U)

	)

9457 
	#CAN_F13R2_FB25_Msk
 (0x1U << 
CAN_F13R2_FB25_Pos
è

	)

9458 
	#CAN_F13R2_FB25
 
CAN_F13R2_FB25_Msk


	)

9459 
	#CAN_F13R2_FB26_Pos
 (26U)

	)

9460 
	#CAN_F13R2_FB26_Msk
 (0x1U << 
CAN_F13R2_FB26_Pos
è

	)

9461 
	#CAN_F13R2_FB26
 
CAN_F13R2_FB26_Msk


	)

9462 
	#CAN_F13R2_FB27_Pos
 (27U)

	)

9463 
	#CAN_F13R2_FB27_Msk
 (0x1U << 
CAN_F13R2_FB27_Pos
è

	)

9464 
	#CAN_F13R2_FB27
 
CAN_F13R2_FB27_Msk


	)

9465 
	#CAN_F13R2_FB28_Pos
 (28U)

	)

9466 
	#CAN_F13R2_FB28_Msk
 (0x1U << 
CAN_F13R2_FB28_Pos
è

	)

9467 
	#CAN_F13R2_FB28
 
CAN_F13R2_FB28_Msk


	)

9468 
	#CAN_F13R2_FB29_Pos
 (29U)

	)

9469 
	#CAN_F13R2_FB29_Msk
 (0x1U << 
CAN_F13R2_FB29_Pos
è

	)

9470 
	#CAN_F13R2_FB29
 
CAN_F13R2_FB29_Msk


	)

9471 
	#CAN_F13R2_FB30_Pos
 (30U)

	)

9472 
	#CAN_F13R2_FB30_Msk
 (0x1U << 
CAN_F13R2_FB30_Pos
è

	)

9473 
	#CAN_F13R2_FB30
 
CAN_F13R2_FB30_Msk


	)

9474 
	#CAN_F13R2_FB31_Pos
 (31U)

	)

9475 
	#CAN_F13R2_FB31_Msk
 (0x1U << 
CAN_F13R2_FB31_Pos
è

	)

9476 
	#CAN_F13R2_FB31
 
CAN_F13R2_FB31_Msk


	)

9485 
	#SPI_CR1_CPHA_Pos
 (0U)

	)

9486 
	#SPI_CR1_CPHA_Msk
 (0x1U << 
SPI_CR1_CPHA_Pos
è

	)

9487 
	#SPI_CR1_CPHA
 
SPI_CR1_CPHA_Msk


	)

9488 
	#SPI_CR1_CPOL_Pos
 (1U)

	)

9489 
	#SPI_CR1_CPOL_Msk
 (0x1U << 
SPI_CR1_CPOL_Pos
è

	)

9490 
	#SPI_CR1_CPOL
 
SPI_CR1_CPOL_Msk


	)

9491 
	#SPI_CR1_MSTR_Pos
 (2U)

	)

9492 
	#SPI_CR1_MSTR_Msk
 (0x1U << 
SPI_CR1_MSTR_Pos
è

	)

9493 
	#SPI_CR1_MSTR
 
SPI_CR1_MSTR_Msk


	)

9495 
	#SPI_CR1_BR_Pos
 (3U)

	)

9496 
	#SPI_CR1_BR_Msk
 (0x7U << 
SPI_CR1_BR_Pos
è

	)

9497 
	#SPI_CR1_BR
 
SPI_CR1_BR_Msk


	)

9498 
	#SPI_CR1_BR_0
 (0x1U << 
SPI_CR1_BR_Pos
è

	)

9499 
	#SPI_CR1_BR_1
 (0x2U << 
SPI_CR1_BR_Pos
è

	)

9500 
	#SPI_CR1_BR_2
 (0x4U << 
SPI_CR1_BR_Pos
è

	)

9502 
	#SPI_CR1_SPE_Pos
 (6U)

	)

9503 
	#SPI_CR1_SPE_Msk
 (0x1U << 
SPI_CR1_SPE_Pos
è

	)

9504 
	#SPI_CR1_SPE
 
SPI_CR1_SPE_Msk


	)

9505 
	#SPI_CR1_LSBFIRST_Pos
 (7U)

	)

9506 
	#SPI_CR1_LSBFIRST_Msk
 (0x1U << 
SPI_CR1_LSBFIRST_Pos
è

	)

9507 
	#SPI_CR1_LSBFIRST
 
SPI_CR1_LSBFIRST_Msk


	)

9508 
	#SPI_CR1_SSI_Pos
 (8U)

	)

9509 
	#SPI_CR1_SSI_Msk
 (0x1U << 
SPI_CR1_SSI_Pos
è

	)

9510 
	#SPI_CR1_SSI
 
SPI_CR1_SSI_Msk


	)

9511 
	#SPI_CR1_SSM_Pos
 (9U)

	)

9512 
	#SPI_CR1_SSM_Msk
 (0x1U << 
SPI_CR1_SSM_Pos
è

	)

9513 
	#SPI_CR1_SSM
 
SPI_CR1_SSM_Msk


	)

9514 
	#SPI_CR1_RXONLY_Pos
 (10U)

	)

9515 
	#SPI_CR1_RXONLY_Msk
 (0x1U << 
SPI_CR1_RXONLY_Pos
è

	)

9516 
	#SPI_CR1_RXONLY
 
SPI_CR1_RXONLY_Msk


	)

9517 
	#SPI_CR1_DFF_Pos
 (11U)

	)

9518 
	#SPI_CR1_DFF_Msk
 (0x1U << 
SPI_CR1_DFF_Pos
è

	)

9519 
	#SPI_CR1_DFF
 
SPI_CR1_DFF_Msk


	)

9520 
	#SPI_CR1_CRCNEXT_Pos
 (12U)

	)

9521 
	#SPI_CR1_CRCNEXT_Msk
 (0x1U << 
SPI_CR1_CRCNEXT_Pos
è

	)

9522 
	#SPI_CR1_CRCNEXT
 
SPI_CR1_CRCNEXT_Msk


	)

9523 
	#SPI_CR1_CRCEN_Pos
 (13U)

	)

9524 
	#SPI_CR1_CRCEN_Msk
 (0x1U << 
SPI_CR1_CRCEN_Pos
è

	)

9525 
	#SPI_CR1_CRCEN
 
SPI_CR1_CRCEN_Msk


	)

9526 
	#SPI_CR1_BIDIOE_Pos
 (14U)

	)

9527 
	#SPI_CR1_BIDIOE_Msk
 (0x1U << 
SPI_CR1_BIDIOE_Pos
è

	)

9528 
	#SPI_CR1_BIDIOE
 
SPI_CR1_BIDIOE_Msk


	)

9529 
	#SPI_CR1_BIDIMODE_Pos
 (15U)

	)

9530 
	#SPI_CR1_BIDIMODE_Msk
 (0x1U << 
SPI_CR1_BIDIMODE_Pos
è

	)

9531 
	#SPI_CR1_BIDIMODE
 
SPI_CR1_BIDIMODE_Msk


	)

9534 
	#SPI_CR2_RXDMAEN_Pos
 (0U)

	)

9535 
	#SPI_CR2_RXDMAEN_Msk
 (0x1U << 
SPI_CR2_RXDMAEN_Pos
è

	)

9536 
	#SPI_CR2_RXDMAEN
 
SPI_CR2_RXDMAEN_Msk


	)

9537 
	#SPI_CR2_TXDMAEN_Pos
 (1U)

	)

9538 
	#SPI_CR2_TXDMAEN_Msk
 (0x1U << 
SPI_CR2_TXDMAEN_Pos
è

	)

9539 
	#SPI_CR2_TXDMAEN
 
SPI_CR2_TXDMAEN_Msk


	)

9540 
	#SPI_CR2_SSOE_Pos
 (2U)

	)

9541 
	#SPI_CR2_SSOE_Msk
 (0x1U << 
SPI_CR2_SSOE_Pos
è

	)

9542 
	#SPI_CR2_SSOE
 
SPI_CR2_SSOE_Msk


	)

9543 
	#SPI_CR2_ERRIE_Pos
 (5U)

	)

9544 
	#SPI_CR2_ERRIE_Msk
 (0x1U << 
SPI_CR2_ERRIE_Pos
è

	)

9545 
	#SPI_CR2_ERRIE
 
SPI_CR2_ERRIE_Msk


	)

9546 
	#SPI_CR2_RXNEIE_Pos
 (6U)

	)

9547 
	#SPI_CR2_RXNEIE_Msk
 (0x1U << 
SPI_CR2_RXNEIE_Pos
è

	)

9548 
	#SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE_Msk


	)

9549 
	#SPI_CR2_TXEIE_Pos
 (7U)

	)

9550 
	#SPI_CR2_TXEIE_Msk
 (0x1U << 
SPI_CR2_TXEIE_Pos
è

	)

9551 
	#SPI_CR2_TXEIE
 
SPI_CR2_TXEIE_Msk


	)

9554 
	#SPI_SR_RXNE_Pos
 (0U)

	)

9555 
	#SPI_SR_RXNE_Msk
 (0x1U << 
SPI_SR_RXNE_Pos
è

	)

9556 
	#SPI_SR_RXNE
 
SPI_SR_RXNE_Msk


	)

9557 
	#SPI_SR_TXE_Pos
 (1U)

	)

9558 
	#SPI_SR_TXE_Msk
 (0x1U << 
SPI_SR_TXE_Pos
è

	)

9559 
	#SPI_SR_TXE
 
SPI_SR_TXE_Msk


	)

9560 
	#SPI_SR_CHSIDE_Pos
 (2U)

	)

9561 
	#SPI_SR_CHSIDE_Msk
 (0x1U << 
SPI_SR_CHSIDE_Pos
è

	)

9562 
	#SPI_SR_CHSIDE
 
SPI_SR_CHSIDE_Msk


	)

9563 
	#SPI_SR_UDR_Pos
 (3U)

	)

9564 
	#SPI_SR_UDR_Msk
 (0x1U << 
SPI_SR_UDR_Pos
è

	)

9565 
	#SPI_SR_UDR
 
SPI_SR_UDR_Msk


	)

9566 
	#SPI_SR_CRCERR_Pos
 (4U)

	)

9567 
	#SPI_SR_CRCERR_Msk
 (0x1U << 
SPI_SR_CRCERR_Pos
è

	)

9568 
	#SPI_SR_CRCERR
 
SPI_SR_CRCERR_Msk


	)

9569 
	#SPI_SR_MODF_Pos
 (5U)

	)

9570 
	#SPI_SR_MODF_Msk
 (0x1U << 
SPI_SR_MODF_Pos
è

	)

9571 
	#SPI_SR_MODF
 
SPI_SR_MODF_Msk


	)

9572 
	#SPI_SR_OVR_Pos
 (6U)

	)

9573 
	#SPI_SR_OVR_Msk
 (0x1U << 
SPI_SR_OVR_Pos
è

	)

9574 
	#SPI_SR_OVR
 
SPI_SR_OVR_Msk


	)

9575 
	#SPI_SR_BSY_Pos
 (7U)

	)

9576 
	#SPI_SR_BSY_Msk
 (0x1U << 
SPI_SR_BSY_Pos
è

	)

9577 
	#SPI_SR_BSY
 
SPI_SR_BSY_Msk


	)

9580 
	#SPI_DR_DR_Pos
 (0U)

	)

9581 
	#SPI_DR_DR_Msk
 (0xFFFFU << 
SPI_DR_DR_Pos
è

	)

9582 
	#SPI_DR_DR
 
SPI_DR_DR_Msk


	)

9585 
	#SPI_CRCPR_CRCPOLY_Pos
 (0U)

	)

9586 
	#SPI_CRCPR_CRCPOLY_Msk
 (0xFFFFU << 
SPI_CRCPR_CRCPOLY_Pos
è

	)

9587 
	#SPI_CRCPR_CRCPOLY
 
SPI_CRCPR_CRCPOLY_Msk


	)

9590 
	#SPI_RXCRCR_RXCRC_Pos
 (0U)

	)

9591 
	#SPI_RXCRCR_RXCRC_Msk
 (0xFFFFU << 
SPI_RXCRCR_RXCRC_Pos
è

	)

9592 
	#SPI_RXCRCR_RXCRC
 
SPI_RXCRCR_RXCRC_Msk


	)

9595 
	#SPI_TXCRCR_TXCRC_Pos
 (0U)

	)

9596 
	#SPI_TXCRCR_TXCRC_Msk
 (0xFFFFU << 
SPI_TXCRCR_TXCRC_Pos
è

	)

9597 
	#SPI_TXCRCR_TXCRC
 
SPI_TXCRCR_TXCRC_Msk


	)

9600 
	#SPI_I2SCFGR_I2SMOD_Pos
 (11U)

	)

9601 
	#SPI_I2SCFGR_I2SMOD_Msk
 (0x1U << 
SPI_I2SCFGR_I2SMOD_Pos
è

	)

9602 
	#SPI_I2SCFGR_I2SMOD
 
SPI_I2SCFGR_I2SMOD_Msk


	)

9612 
	#I2C_CR1_PE_Pos
 (0U)

	)

9613 
	#I2C_CR1_PE_Msk
 (0x1U << 
I2C_CR1_PE_Pos
è

	)

9614 
	#I2C_CR1_PE
 
I2C_CR1_PE_Msk


	)

9615 
	#I2C_CR1_SMBUS_Pos
 (1U)

	)

9616 
	#I2C_CR1_SMBUS_Msk
 (0x1U << 
I2C_CR1_SMBUS_Pos
è

	)

9617 
	#I2C_CR1_SMBUS
 
I2C_CR1_SMBUS_Msk


	)

9618 
	#I2C_CR1_SMBTYPE_Pos
 (3U)

	)

9619 
	#I2C_CR1_SMBTYPE_Msk
 (0x1U << 
I2C_CR1_SMBTYPE_Pos
è

	)

9620 
	#I2C_CR1_SMBTYPE
 
I2C_CR1_SMBTYPE_Msk


	)

9621 
	#I2C_CR1_ENARP_Pos
 (4U)

	)

9622 
	#I2C_CR1_ENARP_Msk
 (0x1U << 
I2C_CR1_ENARP_Pos
è

	)

9623 
	#I2C_CR1_ENARP
 
I2C_CR1_ENARP_Msk


	)

9624 
	#I2C_CR1_ENPEC_Pos
 (5U)

	)

9625 
	#I2C_CR1_ENPEC_Msk
 (0x1U << 
I2C_CR1_ENPEC_Pos
è

	)

9626 
	#I2C_CR1_ENPEC
 
I2C_CR1_ENPEC_Msk


	)

9627 
	#I2C_CR1_ENGC_Pos
 (6U)

	)

9628 
	#I2C_CR1_ENGC_Msk
 (0x1U << 
I2C_CR1_ENGC_Pos
è

	)

9629 
	#I2C_CR1_ENGC
 
I2C_CR1_ENGC_Msk


	)

9630 
	#I2C_CR1_NOSTRETCH_Pos
 (7U)

	)

9631 
	#I2C_CR1_NOSTRETCH_Msk
 (0x1U << 
I2C_CR1_NOSTRETCH_Pos
è

	)

9632 
	#I2C_CR1_NOSTRETCH
 
I2C_CR1_NOSTRETCH_Msk


	)

9633 
	#I2C_CR1_START_Pos
 (8U)

	)

9634 
	#I2C_CR1_START_Msk
 (0x1U << 
I2C_CR1_START_Pos
è

	)

9635 
	#I2C_CR1_START
 
I2C_CR1_START_Msk


	)

9636 
	#I2C_CR1_STOP_Pos
 (9U)

	)

9637 
	#I2C_CR1_STOP_Msk
 (0x1U << 
I2C_CR1_STOP_Pos
è

	)

9638 
	#I2C_CR1_STOP
 
I2C_CR1_STOP_Msk


	)

9639 
	#I2C_CR1_ACK_Pos
 (10U)

	)

9640 
	#I2C_CR1_ACK_Msk
 (0x1U << 
I2C_CR1_ACK_Pos
è

	)

9641 
	#I2C_CR1_ACK
 
I2C_CR1_ACK_Msk


	)

9642 
	#I2C_CR1_POS_Pos
 (11U)

	)

9643 
	#I2C_CR1_POS_Msk
 (0x1U << 
I2C_CR1_POS_Pos
è

	)

9644 
	#I2C_CR1_POS
 
I2C_CR1_POS_Msk


	)

9645 
	#I2C_CR1_PEC_Pos
 (12U)

	)

9646 
	#I2C_CR1_PEC_Msk
 (0x1U << 
I2C_CR1_PEC_Pos
è

	)

9647 
	#I2C_CR1_PEC
 
I2C_CR1_PEC_Msk


	)

9648 
	#I2C_CR1_ALERT_Pos
 (13U)

	)

9649 
	#I2C_CR1_ALERT_Msk
 (0x1U << 
I2C_CR1_ALERT_Pos
è

	)

9650 
	#I2C_CR1_ALERT
 
I2C_CR1_ALERT_Msk


	)

9651 
	#I2C_CR1_SWRST_Pos
 (15U)

	)

9652 
	#I2C_CR1_SWRST_Msk
 (0x1U << 
I2C_CR1_SWRST_Pos
è

	)

9653 
	#I2C_CR1_SWRST
 
I2C_CR1_SWRST_Msk


	)

9656 
	#I2C_CR2_FREQ_Pos
 (0U)

	)

9657 
	#I2C_CR2_FREQ_Msk
 (0x3FU << 
I2C_CR2_FREQ_Pos
è

	)

9658 
	#I2C_CR2_FREQ
 
I2C_CR2_FREQ_Msk


	)

9659 
	#I2C_CR2_FREQ_0
 (0x01U << 
I2C_CR2_FREQ_Pos
è

	)

9660 
	#I2C_CR2_FREQ_1
 (0x02U << 
I2C_CR2_FREQ_Pos
è

	)

9661 
	#I2C_CR2_FREQ_2
 (0x04U << 
I2C_CR2_FREQ_Pos
è

	)

9662 
	#I2C_CR2_FREQ_3
 (0x08U << 
I2C_CR2_FREQ_Pos
è

	)

9663 
	#I2C_CR2_FREQ_4
 (0x10U << 
I2C_CR2_FREQ_Pos
è

	)

9664 
	#I2C_CR2_FREQ_5
 (0x20U << 
I2C_CR2_FREQ_Pos
è

	)

9666 
	#I2C_CR2_ITERREN_Pos
 (8U)

	)

9667 
	#I2C_CR2_ITERREN_Msk
 (0x1U << 
I2C_CR2_ITERREN_Pos
è

	)

9668 
	#I2C_CR2_ITERREN
 
I2C_CR2_ITERREN_Msk


	)

9669 
	#I2C_CR2_ITEVTEN_Pos
 (9U)

	)

9670 
	#I2C_CR2_ITEVTEN_Msk
 (0x1U << 
I2C_CR2_ITEVTEN_Pos
è

	)

9671 
	#I2C_CR2_ITEVTEN
 
I2C_CR2_ITEVTEN_Msk


	)

9672 
	#I2C_CR2_ITBUFEN_Pos
 (10U)

	)

9673 
	#I2C_CR2_ITBUFEN_Msk
 (0x1U << 
I2C_CR2_ITBUFEN_Pos
è

	)

9674 
	#I2C_CR2_ITBUFEN
 
I2C_CR2_ITBUFEN_Msk


	)

9675 
	#I2C_CR2_DMAEN_Pos
 (11U)

	)

9676 
	#I2C_CR2_DMAEN_Msk
 (0x1U << 
I2C_CR2_DMAEN_Pos
è

	)

9677 
	#I2C_CR2_DMAEN
 
I2C_CR2_DMAEN_Msk


	)

9678 
	#I2C_CR2_LAST_Pos
 (12U)

	)

9679 
	#I2C_CR2_LAST_Msk
 (0x1U << 
I2C_CR2_LAST_Pos
è

	)

9680 
	#I2C_CR2_LAST
 
I2C_CR2_LAST_Msk


	)

9683 
	#I2C_OAR1_ADD1_7
 0x000000FEU

	)

9684 
	#I2C_OAR1_ADD8_9
 0x00000300U

	)

9686 
	#I2C_OAR1_ADD0_Pos
 (0U)

	)

9687 
	#I2C_OAR1_ADD0_Msk
 (0x1U << 
I2C_OAR1_ADD0_Pos
è

	)

9688 
	#I2C_OAR1_ADD0
 
I2C_OAR1_ADD0_Msk


	)

9689 
	#I2C_OAR1_ADD1_Pos
 (1U)

	)

9690 
	#I2C_OAR1_ADD1_Msk
 (0x1U << 
I2C_OAR1_ADD1_Pos
è

	)

9691 
	#I2C_OAR1_ADD1
 
I2C_OAR1_ADD1_Msk


	)

9692 
	#I2C_OAR1_ADD2_Pos
 (2U)

	)

9693 
	#I2C_OAR1_ADD2_Msk
 (0x1U << 
I2C_OAR1_ADD2_Pos
è

	)

9694 
	#I2C_OAR1_ADD2
 
I2C_OAR1_ADD2_Msk


	)

9695 
	#I2C_OAR1_ADD3_Pos
 (3U)

	)

9696 
	#I2C_OAR1_ADD3_Msk
 (0x1U << 
I2C_OAR1_ADD3_Pos
è

	)

9697 
	#I2C_OAR1_ADD3
 
I2C_OAR1_ADD3_Msk


	)

9698 
	#I2C_OAR1_ADD4_Pos
 (4U)

	)

9699 
	#I2C_OAR1_ADD4_Msk
 (0x1U << 
I2C_OAR1_ADD4_Pos
è

	)

9700 
	#I2C_OAR1_ADD4
 
I2C_OAR1_ADD4_Msk


	)

9701 
	#I2C_OAR1_ADD5_Pos
 (5U)

	)

9702 
	#I2C_OAR1_ADD5_Msk
 (0x1U << 
I2C_OAR1_ADD5_Pos
è

	)

9703 
	#I2C_OAR1_ADD5
 
I2C_OAR1_ADD5_Msk


	)

9704 
	#I2C_OAR1_ADD6_Pos
 (6U)

	)

9705 
	#I2C_OAR1_ADD6_Msk
 (0x1U << 
I2C_OAR1_ADD6_Pos
è

	)

9706 
	#I2C_OAR1_ADD6
 
I2C_OAR1_ADD6_Msk


	)

9707 
	#I2C_OAR1_ADD7_Pos
 (7U)

	)

9708 
	#I2C_OAR1_ADD7_Msk
 (0x1U << 
I2C_OAR1_ADD7_Pos
è

	)

9709 
	#I2C_OAR1_ADD7
 
I2C_OAR1_ADD7_Msk


	)

9710 
	#I2C_OAR1_ADD8_Pos
 (8U)

	)

9711 
	#I2C_OAR1_ADD8_Msk
 (0x1U << 
I2C_OAR1_ADD8_Pos
è

	)

9712 
	#I2C_OAR1_ADD8
 
I2C_OAR1_ADD8_Msk


	)

9713 
	#I2C_OAR1_ADD9_Pos
 (9U)

	)

9714 
	#I2C_OAR1_ADD9_Msk
 (0x1U << 
I2C_OAR1_ADD9_Pos
è

	)

9715 
	#I2C_OAR1_ADD9
 
I2C_OAR1_ADD9_Msk


	)

9717 
	#I2C_OAR1_ADDMODE_Pos
 (15U)

	)

9718 
	#I2C_OAR1_ADDMODE_Msk
 (0x1U << 
I2C_OAR1_ADDMODE_Pos
è

	)

9719 
	#I2C_OAR1_ADDMODE
 
I2C_OAR1_ADDMODE_Msk


	)

9722 
	#I2C_OAR2_ENDUAL_Pos
 (0U)

	)

9723 
	#I2C_OAR2_ENDUAL_Msk
 (0x1U << 
I2C_OAR2_ENDUAL_Pos
è

	)

9724 
	#I2C_OAR2_ENDUAL
 
I2C_OAR2_ENDUAL_Msk


	)

9725 
	#I2C_OAR2_ADD2_Pos
 (1U)

	)

9726 
	#I2C_OAR2_ADD2_Msk
 (0x7FU << 
I2C_OAR2_ADD2_Pos
è

	)

9727 
	#I2C_OAR2_ADD2
 
I2C_OAR2_ADD2_Msk


	)

9730 
	#I2C_DR_DR_Pos
 (0U)

	)

9731 
	#I2C_DR_DR_Msk
 (0xFFU << 
I2C_DR_DR_Pos
è

	)

9732 
	#I2C_DR_DR
 
I2C_DR_DR_Msk


	)

9735 
	#I2C_SR1_SB_Pos
 (0U)

	)

9736 
	#I2C_SR1_SB_Msk
 (0x1U << 
I2C_SR1_SB_Pos
è

	)

9737 
	#I2C_SR1_SB
 
I2C_SR1_SB_Msk


	)

9738 
	#I2C_SR1_ADDR_Pos
 (1U)

	)

9739 
	#I2C_SR1_ADDR_Msk
 (0x1U << 
I2C_SR1_ADDR_Pos
è

	)

9740 
	#I2C_SR1_ADDR
 
I2C_SR1_ADDR_Msk


	)

9741 
	#I2C_SR1_BTF_Pos
 (2U)

	)

9742 
	#I2C_SR1_BTF_Msk
 (0x1U << 
I2C_SR1_BTF_Pos
è

	)

9743 
	#I2C_SR1_BTF
 
I2C_SR1_BTF_Msk


	)

9744 
	#I2C_SR1_ADD10_Pos
 (3U)

	)

9745 
	#I2C_SR1_ADD10_Msk
 (0x1U << 
I2C_SR1_ADD10_Pos
è

	)

9746 
	#I2C_SR1_ADD10
 
I2C_SR1_ADD10_Msk


	)

9747 
	#I2C_SR1_STOPF_Pos
 (4U)

	)

9748 
	#I2C_SR1_STOPF_Msk
 (0x1U << 
I2C_SR1_STOPF_Pos
è

	)

9749 
	#I2C_SR1_STOPF
 
I2C_SR1_STOPF_Msk


	)

9750 
	#I2C_SR1_RXNE_Pos
 (6U)

	)

9751 
	#I2C_SR1_RXNE_Msk
 (0x1U << 
I2C_SR1_RXNE_Pos
è

	)

9752 
	#I2C_SR1_RXNE
 
I2C_SR1_RXNE_Msk


	)

9753 
	#I2C_SR1_TXE_Pos
 (7U)

	)

9754 
	#I2C_SR1_TXE_Msk
 (0x1U << 
I2C_SR1_TXE_Pos
è

	)

9755 
	#I2C_SR1_TXE
 
I2C_SR1_TXE_Msk


	)

9756 
	#I2C_SR1_BERR_Pos
 (8U)

	)

9757 
	#I2C_SR1_BERR_Msk
 (0x1U << 
I2C_SR1_BERR_Pos
è

	)

9758 
	#I2C_SR1_BERR
 
I2C_SR1_BERR_Msk


	)

9759 
	#I2C_SR1_ARLO_Pos
 (9U)

	)

9760 
	#I2C_SR1_ARLO_Msk
 (0x1U << 
I2C_SR1_ARLO_Pos
è

	)

9761 
	#I2C_SR1_ARLO
 
I2C_SR1_ARLO_Msk


	)

9762 
	#I2C_SR1_AF_Pos
 (10U)

	)

9763 
	#I2C_SR1_AF_Msk
 (0x1U << 
I2C_SR1_AF_Pos
è

	)

9764 
	#I2C_SR1_AF
 
I2C_SR1_AF_Msk


	)

9765 
	#I2C_SR1_OVR_Pos
 (11U)

	)

9766 
	#I2C_SR1_OVR_Msk
 (0x1U << 
I2C_SR1_OVR_Pos
è

	)

9767 
	#I2C_SR1_OVR
 
I2C_SR1_OVR_Msk


	)

9768 
	#I2C_SR1_PECERR_Pos
 (12U)

	)

9769 
	#I2C_SR1_PECERR_Msk
 (0x1U << 
I2C_SR1_PECERR_Pos
è

	)

9770 
	#I2C_SR1_PECERR
 
I2C_SR1_PECERR_Msk


	)

9771 
	#I2C_SR1_TIMEOUT_Pos
 (14U)

	)

9772 
	#I2C_SR1_TIMEOUT_Msk
 (0x1U << 
I2C_SR1_TIMEOUT_Pos
è

	)

9773 
	#I2C_SR1_TIMEOUT
 
I2C_SR1_TIMEOUT_Msk


	)

9774 
	#I2C_SR1_SMBALERT_Pos
 (15U)

	)

9775 
	#I2C_SR1_SMBALERT_Msk
 (0x1U << 
I2C_SR1_SMBALERT_Pos
è

	)

9776 
	#I2C_SR1_SMBALERT
 
I2C_SR1_SMBALERT_Msk


	)

9779 
	#I2C_SR2_MSL_Pos
 (0U)

	)

9780 
	#I2C_SR2_MSL_Msk
 (0x1U << 
I2C_SR2_MSL_Pos
è

	)

9781 
	#I2C_SR2_MSL
 
I2C_SR2_MSL_Msk


	)

9782 
	#I2C_SR2_BUSY_Pos
 (1U)

	)

9783 
	#I2C_SR2_BUSY_Msk
 (0x1U << 
I2C_SR2_BUSY_Pos
è

	)

9784 
	#I2C_SR2_BUSY
 
I2C_SR2_BUSY_Msk


	)

9785 
	#I2C_SR2_TRA_Pos
 (2U)

	)

9786 
	#I2C_SR2_TRA_Msk
 (0x1U << 
I2C_SR2_TRA_Pos
è

	)

9787 
	#I2C_SR2_TRA
 
I2C_SR2_TRA_Msk


	)

9788 
	#I2C_SR2_GENCALL_Pos
 (4U)

	)

9789 
	#I2C_SR2_GENCALL_Msk
 (0x1U << 
I2C_SR2_GENCALL_Pos
è

	)

9790 
	#I2C_SR2_GENCALL
 
I2C_SR2_GENCALL_Msk


	)

9791 
	#I2C_SR2_SMBDEFAULT_Pos
 (5U)

	)

9792 
	#I2C_SR2_SMBDEFAULT_Msk
 (0x1U << 
I2C_SR2_SMBDEFAULT_Pos
è

	)

9793 
	#I2C_SR2_SMBDEFAULT
 
I2C_SR2_SMBDEFAULT_Msk


	)

9794 
	#I2C_SR2_SMBHOST_Pos
 (6U)

	)

9795 
	#I2C_SR2_SMBHOST_Msk
 (0x1U << 
I2C_SR2_SMBHOST_Pos
è

	)

9796 
	#I2C_SR2_SMBHOST
 
I2C_SR2_SMBHOST_Msk


	)

9797 
	#I2C_SR2_DUALF_Pos
 (7U)

	)

9798 
	#I2C_SR2_DUALF_Msk
 (0x1U << 
I2C_SR2_DUALF_Pos
è

	)

9799 
	#I2C_SR2_DUALF
 
I2C_SR2_DUALF_Msk


	)

9800 
	#I2C_SR2_PEC_Pos
 (8U)

	)

9801 
	#I2C_SR2_PEC_Msk
 (0xFFU << 
I2C_SR2_PEC_Pos
è

	)

9802 
	#I2C_SR2_PEC
 
I2C_SR2_PEC_Msk


	)

9805 
	#I2C_CCR_CCR_Pos
 (0U)

	)

9806 
	#I2C_CCR_CCR_Msk
 (0xFFFU << 
I2C_CCR_CCR_Pos
è

	)

9807 
	#I2C_CCR_CCR
 
I2C_CCR_CCR_Msk


	)

9808 
	#I2C_CCR_DUTY_Pos
 (14U)

	)

9809 
	#I2C_CCR_DUTY_Msk
 (0x1U << 
I2C_CCR_DUTY_Pos
è

	)

9810 
	#I2C_CCR_DUTY
 
I2C_CCR_DUTY_Msk


	)

9811 
	#I2C_CCR_FS_Pos
 (15U)

	)

9812 
	#I2C_CCR_FS_Msk
 (0x1U << 
I2C_CCR_FS_Pos
è

	)

9813 
	#I2C_CCR_FS
 
I2C_CCR_FS_Msk


	)

9816 
	#I2C_TRISE_TRISE_Pos
 (0U)

	)

9817 
	#I2C_TRISE_TRISE_Msk
 (0x3FU << 
I2C_TRISE_TRISE_Pos
è

	)

9818 
	#I2C_TRISE_TRISE
 
I2C_TRISE_TRISE_Msk


	)

9827 
	#USART_SR_PE_Pos
 (0U)

	)

9828 
	#USART_SR_PE_Msk
 (0x1U << 
USART_SR_PE_Pos
è

	)

9829 
	#USART_SR_PE
 
USART_SR_PE_Msk


	)

9830 
	#USART_SR_FE_Pos
 (1U)

	)

9831 
	#USART_SR_FE_Msk
 (0x1U << 
USART_SR_FE_Pos
è

	)

9832 
	#USART_SR_FE
 
USART_SR_FE_Msk


	)

9833 
	#USART_SR_NE_Pos
 (2U)

	)

9834 
	#USART_SR_NE_Msk
 (0x1U << 
USART_SR_NE_Pos
è

	)

9835 
	#USART_SR_NE
 
USART_SR_NE_Msk


	)

9836 
	#USART_SR_ORE_Pos
 (3U)

	)

9837 
	#USART_SR_ORE_Msk
 (0x1U << 
USART_SR_ORE_Pos
è

	)

9838 
	#USART_SR_ORE
 
USART_SR_ORE_Msk


	)

9839 
	#USART_SR_IDLE_Pos
 (4U)

	)

9840 
	#USART_SR_IDLE_Msk
 (0x1U << 
USART_SR_IDLE_Pos
è

	)

9841 
	#USART_SR_IDLE
 
USART_SR_IDLE_Msk


	)

9842 
	#USART_SR_RXNE_Pos
 (5U)

	)

9843 
	#USART_SR_RXNE_Msk
 (0x1U << 
USART_SR_RXNE_Pos
è

	)

9844 
	#USART_SR_RXNE
 
USART_SR_RXNE_Msk


	)

9845 
	#USART_SR_TC_Pos
 (6U)

	)

9846 
	#USART_SR_TC_Msk
 (0x1U << 
USART_SR_TC_Pos
è

	)

9847 
	#USART_SR_TC
 
USART_SR_TC_Msk


	)

9848 
	#USART_SR_TXE_Pos
 (7U)

	)

9849 
	#USART_SR_TXE_Msk
 (0x1U << 
USART_SR_TXE_Pos
è

	)

9850 
	#USART_SR_TXE
 
USART_SR_TXE_Msk


	)

9851 
	#USART_SR_LBD_Pos
 (8U)

	)

9852 
	#USART_SR_LBD_Msk
 (0x1U << 
USART_SR_LBD_Pos
è

	)

9853 
	#USART_SR_LBD
 
USART_SR_LBD_Msk


	)

9854 
	#USART_SR_CTS_Pos
 (9U)

	)

9855 
	#USART_SR_CTS_Msk
 (0x1U << 
USART_SR_CTS_Pos
è

	)

9856 
	#USART_SR_CTS
 
USART_SR_CTS_Msk


	)

9859 
	#USART_DR_DR_Pos
 (0U)

	)

9860 
	#USART_DR_DR_Msk
 (0x1FFU << 
USART_DR_DR_Pos
è

	)

9861 
	#USART_DR_DR
 
USART_DR_DR_Msk


	)

9864 
	#USART_BRR_DIV_F¿ùiÚ_Pos
 (0U)

	)

9865 
	#USART_BRR_DIV_F¿ùiÚ_Msk
 (0xFU << 
USART_BRR_DIV_F¿ùiÚ_Pos
è

	)

9866 
	#USART_BRR_DIV_F¿ùiÚ
 
USART_BRR_DIV_F¿ùiÚ_Msk


	)

9867 
	#USART_BRR_DIV_Mªtis§_Pos
 (4U)

	)

9868 
	#USART_BRR_DIV_Mªtis§_Msk
 (0xFFFU << 
USART_BRR_DIV_Mªtis§_Pos
è

	)

9869 
	#USART_BRR_DIV_Mªtis§
 
USART_BRR_DIV_Mªtis§_Msk


	)

9872 
	#USART_CR1_SBK_Pos
 (0U)

	)

9873 
	#USART_CR1_SBK_Msk
 (0x1U << 
USART_CR1_SBK_Pos
è

	)

9874 
	#USART_CR1_SBK
 
USART_CR1_SBK_Msk


	)

9875 
	#USART_CR1_RWU_Pos
 (1U)

	)

9876 
	#USART_CR1_RWU_Msk
 (0x1U << 
USART_CR1_RWU_Pos
è

	)

9877 
	#USART_CR1_RWU
 
USART_CR1_RWU_Msk


	)

9878 
	#USART_CR1_RE_Pos
 (2U)

	)

9879 
	#USART_CR1_RE_Msk
 (0x1U << 
USART_CR1_RE_Pos
è

	)

9880 
	#USART_CR1_RE
 
USART_CR1_RE_Msk


	)

9881 
	#USART_CR1_TE_Pos
 (3U)

	)

9882 
	#USART_CR1_TE_Msk
 (0x1U << 
USART_CR1_TE_Pos
è

	)

9883 
	#USART_CR1_TE
 
USART_CR1_TE_Msk


	)

9884 
	#USART_CR1_IDLEIE_Pos
 (4U)

	)

9885 
	#USART_CR1_IDLEIE_Msk
 (0x1U << 
USART_CR1_IDLEIE_Pos
è

	)

9886 
	#USART_CR1_IDLEIE
 
USART_CR1_IDLEIE_Msk


	)

9887 
	#USART_CR1_RXNEIE_Pos
 (5U)

	)

9888 
	#USART_CR1_RXNEIE_Msk
 (0x1U << 
USART_CR1_RXNEIE_Pos
è

	)

9889 
	#USART_CR1_RXNEIE
 
USART_CR1_RXNEIE_Msk


	)

9890 
	#USART_CR1_TCIE_Pos
 (6U)

	)

9891 
	#USART_CR1_TCIE_Msk
 (0x1U << 
USART_CR1_TCIE_Pos
è

	)

9892 
	#USART_CR1_TCIE
 
USART_CR1_TCIE_Msk


	)

9893 
	#USART_CR1_TXEIE_Pos
 (7U)

	)

9894 
	#USART_CR1_TXEIE_Msk
 (0x1U << 
USART_CR1_TXEIE_Pos
è

	)

9895 
	#USART_CR1_TXEIE
 
USART_CR1_TXEIE_Msk


	)

9896 
	#USART_CR1_PEIE_Pos
 (8U)

	)

9897 
	#USART_CR1_PEIE_Msk
 (0x1U << 
USART_CR1_PEIE_Pos
è

	)

9898 
	#USART_CR1_PEIE
 
USART_CR1_PEIE_Msk


	)

9899 
	#USART_CR1_PS_Pos
 (9U)

	)

9900 
	#USART_CR1_PS_Msk
 (0x1U << 
USART_CR1_PS_Pos
è

	)

9901 
	#USART_CR1_PS
 
USART_CR1_PS_Msk


	)

9902 
	#USART_CR1_PCE_Pos
 (10U)

	)

9903 
	#USART_CR1_PCE_Msk
 (0x1U << 
USART_CR1_PCE_Pos
è

	)

9904 
	#USART_CR1_PCE
 
USART_CR1_PCE_Msk


	)

9905 
	#USART_CR1_WAKE_Pos
 (11U)

	)

9906 
	#USART_CR1_WAKE_Msk
 (0x1U << 
USART_CR1_WAKE_Pos
è

	)

9907 
	#USART_CR1_WAKE
 
USART_CR1_WAKE_Msk


	)

9908 
	#USART_CR1_M_Pos
 (12U)

	)

9909 
	#USART_CR1_M_Msk
 (0x1U << 
USART_CR1_M_Pos
è

	)

9910 
	#USART_CR1_M
 
USART_CR1_M_Msk


	)

9911 
	#USART_CR1_UE_Pos
 (13U)

	)

9912 
	#USART_CR1_UE_Msk
 (0x1U << 
USART_CR1_UE_Pos
è

	)

9913 
	#USART_CR1_UE
 
USART_CR1_UE_Msk


	)

9916 
	#USART_CR2_ADD_Pos
 (0U)

	)

9917 
	#USART_CR2_ADD_Msk
 (0xFU << 
USART_CR2_ADD_Pos
è

	)

9918 
	#USART_CR2_ADD
 
USART_CR2_ADD_Msk


	)

9919 
	#USART_CR2_LBDL_Pos
 (5U)

	)

9920 
	#USART_CR2_LBDL_Msk
 (0x1U << 
USART_CR2_LBDL_Pos
è

	)

9921 
	#USART_CR2_LBDL
 
USART_CR2_LBDL_Msk


	)

9922 
	#USART_CR2_LBDIE_Pos
 (6U)

	)

9923 
	#USART_CR2_LBDIE_Msk
 (0x1U << 
USART_CR2_LBDIE_Pos
è

	)

9924 
	#USART_CR2_LBDIE
 
USART_CR2_LBDIE_Msk


	)

9925 
	#USART_CR2_LBCL_Pos
 (8U)

	)

9926 
	#USART_CR2_LBCL_Msk
 (0x1U << 
USART_CR2_LBCL_Pos
è

	)

9927 
	#USART_CR2_LBCL
 
USART_CR2_LBCL_Msk


	)

9928 
	#USART_CR2_CPHA_Pos
 (9U)

	)

9929 
	#USART_CR2_CPHA_Msk
 (0x1U << 
USART_CR2_CPHA_Pos
è

	)

9930 
	#USART_CR2_CPHA
 
USART_CR2_CPHA_Msk


	)

9931 
	#USART_CR2_CPOL_Pos
 (10U)

	)

9932 
	#USART_CR2_CPOL_Msk
 (0x1U << 
USART_CR2_CPOL_Pos
è

	)

9933 
	#USART_CR2_CPOL
 
USART_CR2_CPOL_Msk


	)

9934 
	#USART_CR2_CLKEN_Pos
 (11U)

	)

9935 
	#USART_CR2_CLKEN_Msk
 (0x1U << 
USART_CR2_CLKEN_Pos
è

	)

9936 
	#USART_CR2_CLKEN
 
USART_CR2_CLKEN_Msk


	)

9938 
	#USART_CR2_STOP_Pos
 (12U)

	)

9939 
	#USART_CR2_STOP_Msk
 (0x3U << 
USART_CR2_STOP_Pos
è

	)

9940 
	#USART_CR2_STOP
 
USART_CR2_STOP_Msk


	)

9941 
	#USART_CR2_STOP_0
 (0x1U << 
USART_CR2_STOP_Pos
è

	)

9942 
	#USART_CR2_STOP_1
 (0x2U << 
USART_CR2_STOP_Pos
è

	)

9944 
	#USART_CR2_LINEN_Pos
 (14U)

	)

9945 
	#USART_CR2_LINEN_Msk
 (0x1U << 
USART_CR2_LINEN_Pos
è

	)

9946 
	#USART_CR2_LINEN
 
USART_CR2_LINEN_Msk


	)

9949 
	#USART_CR3_EIE_Pos
 (0U)

	)

9950 
	#USART_CR3_EIE_Msk
 (0x1U << 
USART_CR3_EIE_Pos
è

	)

9951 
	#USART_CR3_EIE
 
USART_CR3_EIE_Msk


	)

9952 
	#USART_CR3_IREN_Pos
 (1U)

	)

9953 
	#USART_CR3_IREN_Msk
 (0x1U << 
USART_CR3_IREN_Pos
è

	)

9954 
	#USART_CR3_IREN
 
USART_CR3_IREN_Msk


	)

9955 
	#USART_CR3_IRLP_Pos
 (2U)

	)

9956 
	#USART_CR3_IRLP_Msk
 (0x1U << 
USART_CR3_IRLP_Pos
è

	)

9957 
	#USART_CR3_IRLP
 
USART_CR3_IRLP_Msk


	)

9958 
	#USART_CR3_HDSEL_Pos
 (3U)

	)

9959 
	#USART_CR3_HDSEL_Msk
 (0x1U << 
USART_CR3_HDSEL_Pos
è

	)

9960 
	#USART_CR3_HDSEL
 
USART_CR3_HDSEL_Msk


	)

9961 
	#USART_CR3_NACK_Pos
 (4U)

	)

9962 
	#USART_CR3_NACK_Msk
 (0x1U << 
USART_CR3_NACK_Pos
è

	)

9963 
	#USART_CR3_NACK
 
USART_CR3_NACK_Msk


	)

9964 
	#USART_CR3_SCEN_Pos
 (5U)

	)

9965 
	#USART_CR3_SCEN_Msk
 (0x1U << 
USART_CR3_SCEN_Pos
è

	)

9966 
	#USART_CR3_SCEN
 
USART_CR3_SCEN_Msk


	)

9967 
	#USART_CR3_DMAR_Pos
 (6U)

	)

9968 
	#USART_CR3_DMAR_Msk
 (0x1U << 
USART_CR3_DMAR_Pos
è

	)

9969 
	#USART_CR3_DMAR
 
USART_CR3_DMAR_Msk


	)

9970 
	#USART_CR3_DMAT_Pos
 (7U)

	)

9971 
	#USART_CR3_DMAT_Msk
 (0x1U << 
USART_CR3_DMAT_Pos
è

	)

9972 
	#USART_CR3_DMAT
 
USART_CR3_DMAT_Msk


	)

9973 
	#USART_CR3_RTSE_Pos
 (8U)

	)

9974 
	#USART_CR3_RTSE_Msk
 (0x1U << 
USART_CR3_RTSE_Pos
è

	)

9975 
	#USART_CR3_RTSE
 
USART_CR3_RTSE_Msk


	)

9976 
	#USART_CR3_CTSE_Pos
 (9U)

	)

9977 
	#USART_CR3_CTSE_Msk
 (0x1U << 
USART_CR3_CTSE_Pos
è

	)

9978 
	#USART_CR3_CTSE
 
USART_CR3_CTSE_Msk


	)

9979 
	#USART_CR3_CTSIE_Pos
 (10U)

	)

9980 
	#USART_CR3_CTSIE_Msk
 (0x1U << 
USART_CR3_CTSIE_Pos
è

	)

9981 
	#USART_CR3_CTSIE
 
USART_CR3_CTSIE_Msk


	)

9984 
	#USART_GTPR_PSC_Pos
 (0U)

	)

9985 
	#USART_GTPR_PSC_Msk
 (0xFFU << 
USART_GTPR_PSC_Pos
è

	)

9986 
	#USART_GTPR_PSC
 
USART_GTPR_PSC_Msk


	)

9987 
	#USART_GTPR_PSC_0
 (0x01U << 
USART_GTPR_PSC_Pos
è

	)

9988 
	#USART_GTPR_PSC_1
 (0x02U << 
USART_GTPR_PSC_Pos
è

	)

9989 
	#USART_GTPR_PSC_2
 (0x04U << 
USART_GTPR_PSC_Pos
è

	)

9990 
	#USART_GTPR_PSC_3
 (0x08U << 
USART_GTPR_PSC_Pos
è

	)

9991 
	#USART_GTPR_PSC_4
 (0x10U << 
USART_GTPR_PSC_Pos
è

	)

9992 
	#USART_GTPR_PSC_5
 (0x20U << 
USART_GTPR_PSC_Pos
è

	)

9993 
	#USART_GTPR_PSC_6
 (0x40U << 
USART_GTPR_PSC_Pos
è

	)

9994 
	#USART_GTPR_PSC_7
 (0x80U << 
USART_GTPR_PSC_Pos
è

	)

9996 
	#USART_GTPR_GT_Pos
 (8U)

	)

9997 
	#USART_GTPR_GT_Msk
 (0xFFU << 
USART_GTPR_GT_Pos
è

	)

9998 
	#USART_GTPR_GT
 
USART_GTPR_GT_Msk


	)

10007 
	#DBGMCU_IDCODE_DEV_ID_Pos
 (0U)

	)

10008 
	#DBGMCU_IDCODE_DEV_ID_Msk
 (0xFFFU << 
DBGMCU_IDCODE_DEV_ID_Pos
è

	)

10009 
	#DBGMCU_IDCODE_DEV_ID
 
DBGMCU_IDCODE_DEV_ID_Msk


	)

10011 
	#DBGMCU_IDCODE_REV_ID_Pos
 (16U)

	)

10012 
	#DBGMCU_IDCODE_REV_ID_Msk
 (0xFFFFU << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10013 
	#DBGMCU_IDCODE_REV_ID
 
DBGMCU_IDCODE_REV_ID_Msk


	)

10014 
	#DBGMCU_IDCODE_REV_ID_0
 (0x0001U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10015 
	#DBGMCU_IDCODE_REV_ID_1
 (0x0002U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10016 
	#DBGMCU_IDCODE_REV_ID_2
 (0x0004U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10017 
	#DBGMCU_IDCODE_REV_ID_3
 (0x0008U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10018 
	#DBGMCU_IDCODE_REV_ID_4
 (0x0010U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10019 
	#DBGMCU_IDCODE_REV_ID_5
 (0x0020U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10020 
	#DBGMCU_IDCODE_REV_ID_6
 (0x0040U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10021 
	#DBGMCU_IDCODE_REV_ID_7
 (0x0080U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10022 
	#DBGMCU_IDCODE_REV_ID_8
 (0x0100U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10023 
	#DBGMCU_IDCODE_REV_ID_9
 (0x0200U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10024 
	#DBGMCU_IDCODE_REV_ID_10
 (0x0400U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10025 
	#DBGMCU_IDCODE_REV_ID_11
 (0x0800U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10026 
	#DBGMCU_IDCODE_REV_ID_12
 (0x1000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10027 
	#DBGMCU_IDCODE_REV_ID_13
 (0x2000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10028 
	#DBGMCU_IDCODE_REV_ID_14
 (0x4000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10029 
	#DBGMCU_IDCODE_REV_ID_15
 (0x8000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

10032 
	#DBGMCU_CR_DBG_SLEEP_Pos
 (0U)

	)

10033 
	#DBGMCU_CR_DBG_SLEEP_Msk
 (0x1U << 
DBGMCU_CR_DBG_SLEEP_Pos
è

	)

10034 
	#DBGMCU_CR_DBG_SLEEP
 
DBGMCU_CR_DBG_SLEEP_Msk


	)

10035 
	#DBGMCU_CR_DBG_STOP_Pos
 (1U)

	)

10036 
	#DBGMCU_CR_DBG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_STOP_Pos
è

	)

10037 
	#DBGMCU_CR_DBG_STOP
 
DBGMCU_CR_DBG_STOP_Msk


	)

10038 
	#DBGMCU_CR_DBG_STANDBY_Pos
 (2U)

	)

10039 
	#DBGMCU_CR_DBG_STANDBY_Msk
 (0x1U << 
DBGMCU_CR_DBG_STANDBY_Pos
è

	)

10040 
	#DBGMCU_CR_DBG_STANDBY
 
DBGMCU_CR_DBG_STANDBY_Msk


	)

10041 
	#DBGMCU_CR_TRACE_IOEN_Pos
 (5U)

	)

10042 
	#DBGMCU_CR_TRACE_IOEN_Msk
 (0x1U << 
DBGMCU_CR_TRACE_IOEN_Pos
è

	)

10043 
	#DBGMCU_CR_TRACE_IOEN
 
DBGMCU_CR_TRACE_IOEN_Msk


	)

10045 
	#DBGMCU_CR_TRACE_MODE_Pos
 (6U)

	)

10046 
	#DBGMCU_CR_TRACE_MODE_Msk
 (0x3U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

10047 
	#DBGMCU_CR_TRACE_MODE
 
DBGMCU_CR_TRACE_MODE_Msk


	)

10048 
	#DBGMCU_CR_TRACE_MODE_0
 (0x1U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

10049 
	#DBGMCU_CR_TRACE_MODE_1
 (0x2U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

10051 
	#DBGMCU_CR_DBG_IWDG_STOP_Pos
 (8U)

	)

10052 
	#DBGMCU_CR_DBG_IWDG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_IWDG_STOP_Pos
è

	)

10053 
	#DBGMCU_CR_DBG_IWDG_STOP
 
DBGMCU_CR_DBG_IWDG_STOP_Msk


	)

10054 
	#DBGMCU_CR_DBG_WWDG_STOP_Pos
 (9U)

	)

10055 
	#DBGMCU_CR_DBG_WWDG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_WWDG_STOP_Pos
è

	)

10056 
	#DBGMCU_CR_DBG_WWDG_STOP
 
DBGMCU_CR_DBG_WWDG_STOP_Msk


	)

10057 
	#DBGMCU_CR_DBG_TIM1_STOP_Pos
 (10U)

	)

10058 
	#DBGMCU_CR_DBG_TIM1_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_TIM1_STOP_Pos
è

	)

10059 
	#DBGMCU_CR_DBG_TIM1_STOP
 
DBGMCU_CR_DBG_TIM1_STOP_Msk


	)

10060 
	#DBGMCU_CR_DBG_TIM2_STOP_Pos
 (11U)

	)

10061 
	#DBGMCU_CR_DBG_TIM2_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_TIM2_STOP_Pos
è

	)

10062 
	#DBGMCU_CR_DBG_TIM2_STOP
 
DBGMCU_CR_DBG_TIM2_STOP_Msk


	)

10063 
	#DBGMCU_CR_DBG_TIM3_STOP_Pos
 (12U)

	)

10064 
	#DBGMCU_CR_DBG_TIM3_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_TIM3_STOP_Pos
è

	)

10065 
	#DBGMCU_CR_DBG_TIM3_STOP
 
DBGMCU_CR_DBG_TIM3_STOP_Msk


	)

10066 
	#DBGMCU_CR_DBG_TIM4_STOP_Pos
 (13U)

	)

10067 
	#DBGMCU_CR_DBG_TIM4_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_TIM4_STOP_Pos
è

	)

10068 
	#DBGMCU_CR_DBG_TIM4_STOP
 
DBGMCU_CR_DBG_TIM4_STOP_Msk


	)

10069 
	#DBGMCU_CR_DBG_CAN1_STOP_Pos
 (14U)

	)

10070 
	#DBGMCU_CR_DBG_CAN1_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_CAN1_STOP_Pos
è

	)

10071 
	#DBGMCU_CR_DBG_CAN1_STOP
 
DBGMCU_CR_DBG_CAN1_STOP_Msk


	)

10072 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos
 (15U)

	)

10073 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos
è

	)

10074 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk


	)

10075 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos
 (16U)

	)

10076 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos
è

	)

10077 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk


	)

10085 
	#FLASH_ACR_LATENCY_Pos
 (0U)

	)

10086 
	#FLASH_ACR_LATENCY_Msk
 (0x7U << 
FLASH_ACR_LATENCY_Pos
è

	)

10087 
	#FLASH_ACR_LATENCY
 
FLASH_ACR_LATENCY_Msk


	)

10088 
	#FLASH_ACR_LATENCY_0
 (0x1U << 
FLASH_ACR_LATENCY_Pos
è

	)

10089 
	#FLASH_ACR_LATENCY_1
 (0x2U << 
FLASH_ACR_LATENCY_Pos
è

	)

10090 
	#FLASH_ACR_LATENCY_2
 (0x4U << 
FLASH_ACR_LATENCY_Pos
è

	)

10092 
	#FLASH_ACR_HLFCYA_Pos
 (3U)

	)

10093 
	#FLASH_ACR_HLFCYA_Msk
 (0x1U << 
FLASH_ACR_HLFCYA_Pos
è

	)

10094 
	#FLASH_ACR_HLFCYA
 
FLASH_ACR_HLFCYA_Msk


	)

10095 
	#FLASH_ACR_PRFTBE_Pos
 (4U)

	)

10096 
	#FLASH_ACR_PRFTBE_Msk
 (0x1U << 
FLASH_ACR_PRFTBE_Pos
è

	)

10097 
	#FLASH_ACR_PRFTBE
 
FLASH_ACR_PRFTBE_Msk


	)

10098 
	#FLASH_ACR_PRFTBS_Pos
 (5U)

	)

10099 
	#FLASH_ACR_PRFTBS_Msk
 (0x1U << 
FLASH_ACR_PRFTBS_Pos
è

	)

10100 
	#FLASH_ACR_PRFTBS
 
FLASH_ACR_PRFTBS_Msk


	)

10103 
	#FLASH_KEYR_FKEYR_Pos
 (0U)

	)

10104 
	#FLASH_KEYR_FKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_KEYR_FKEYR_Pos
è

	)

10105 
	#FLASH_KEYR_FKEYR
 
FLASH_KEYR_FKEYR_Msk


	)

10107 
	#RDP_KEY_Pos
 (0U)

	)

10108 
	#RDP_KEY_Msk
 (0xA5U << 
RDP_KEY_Pos
è

	)

10109 
	#RDP_KEY
 
RDP_KEY_Msk


	)

10110 
	#FLASH_KEY1_Pos
 (0U)

	)

10111 
	#FLASH_KEY1_Msk
 (0x45670123U << 
FLASH_KEY1_Pos
è

	)

10112 
	#FLASH_KEY1
 
FLASH_KEY1_Msk


	)

10113 
	#FLASH_KEY2_Pos
 (0U)

	)

10114 
	#FLASH_KEY2_Msk
 (0xCDEF89ABU << 
FLASH_KEY2_Pos
è

	)

10115 
	#FLASH_KEY2
 
FLASH_KEY2_Msk


	)

10118 
	#FLASH_OPTKEYR_OPTKEYR_Pos
 (0U)

	)

10119 
	#FLASH_OPTKEYR_OPTKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_OPTKEYR_OPTKEYR_Pos
è

	)

10120 
	#FLASH_OPTKEYR_OPTKEYR
 
FLASH_OPTKEYR_OPTKEYR_Msk


	)

10122 
	#FLASH_OPTKEY1
 
FLASH_KEY1


	)

10123 
	#FLASH_OPTKEY2
 
FLASH_KEY2


	)

10126 
	#FLASH_SR_BSY_Pos
 (0U)

	)

10127 
	#FLASH_SR_BSY_Msk
 (0x1U << 
FLASH_SR_BSY_Pos
è

	)

10128 
	#FLASH_SR_BSY
 
FLASH_SR_BSY_Msk


	)

10129 
	#FLASH_SR_PGERR_Pos
 (2U)

	)

10130 
	#FLASH_SR_PGERR_Msk
 (0x1U << 
FLASH_SR_PGERR_Pos
è

	)

10131 
	#FLASH_SR_PGERR
 
FLASH_SR_PGERR_Msk


	)

10132 
	#FLASH_SR_WRPRTERR_Pos
 (4U)

	)

10133 
	#FLASH_SR_WRPRTERR_Msk
 (0x1U << 
FLASH_SR_WRPRTERR_Pos
è

	)

10134 
	#FLASH_SR_WRPRTERR
 
FLASH_SR_WRPRTERR_Msk


	)

10135 
	#FLASH_SR_EOP_Pos
 (5U)

	)

10136 
	#FLASH_SR_EOP_Msk
 (0x1U << 
FLASH_SR_EOP_Pos
è

	)

10137 
	#FLASH_SR_EOP
 
FLASH_SR_EOP_Msk


	)

10140 
	#FLASH_CR_PG_Pos
 (0U)

	)

10141 
	#FLASH_CR_PG_Msk
 (0x1U << 
FLASH_CR_PG_Pos
è

	)

10142 
	#FLASH_CR_PG
 
FLASH_CR_PG_Msk


	)

10143 
	#FLASH_CR_PER_Pos
 (1U)

	)

10144 
	#FLASH_CR_PER_Msk
 (0x1U << 
FLASH_CR_PER_Pos
è

	)

10145 
	#FLASH_CR_PER
 
FLASH_CR_PER_Msk


	)

10146 
	#FLASH_CR_MER_Pos
 (2U)

	)

10147 
	#FLASH_CR_MER_Msk
 (0x1U << 
FLASH_CR_MER_Pos
è

	)

10148 
	#FLASH_CR_MER
 
FLASH_CR_MER_Msk


	)

10149 
	#FLASH_CR_OPTPG_Pos
 (4U)

	)

10150 
	#FLASH_CR_OPTPG_Msk
 (0x1U << 
FLASH_CR_OPTPG_Pos
è

	)

10151 
	#FLASH_CR_OPTPG
 
FLASH_CR_OPTPG_Msk


	)

10152 
	#FLASH_CR_OPTER_Pos
 (5U)

	)

10153 
	#FLASH_CR_OPTER_Msk
 (0x1U << 
FLASH_CR_OPTER_Pos
è

	)

10154 
	#FLASH_CR_OPTER
 
FLASH_CR_OPTER_Msk


	)

10155 
	#FLASH_CR_STRT_Pos
 (6U)

	)

10156 
	#FLASH_CR_STRT_Msk
 (0x1U << 
FLASH_CR_STRT_Pos
è

	)

10157 
	#FLASH_CR_STRT
 
FLASH_CR_STRT_Msk


	)

10158 
	#FLASH_CR_LOCK_Pos
 (7U)

	)

10159 
	#FLASH_CR_LOCK_Msk
 (0x1U << 
FLASH_CR_LOCK_Pos
è

	)

10160 
	#FLASH_CR_LOCK
 
FLASH_CR_LOCK_Msk


	)

10161 
	#FLASH_CR_OPTWRE_Pos
 (9U)

	)

10162 
	#FLASH_CR_OPTWRE_Msk
 (0x1U << 
FLASH_CR_OPTWRE_Pos
è

	)

10163 
	#FLASH_CR_OPTWRE
 
FLASH_CR_OPTWRE_Msk


	)

10164 
	#FLASH_CR_ERRIE_Pos
 (10U)

	)

10165 
	#FLASH_CR_ERRIE_Msk
 (0x1U << 
FLASH_CR_ERRIE_Pos
è

	)

10166 
	#FLASH_CR_ERRIE
 
FLASH_CR_ERRIE_Msk


	)

10167 
	#FLASH_CR_EOPIE_Pos
 (12U)

	)

10168 
	#FLASH_CR_EOPIE_Msk
 (0x1U << 
FLASH_CR_EOPIE_Pos
è

	)

10169 
	#FLASH_CR_EOPIE
 
FLASH_CR_EOPIE_Msk


	)

10172 
	#FLASH_AR_FAR_Pos
 (0U)

	)

10173 
	#FLASH_AR_FAR_Msk
 (0xFFFFFFFFU << 
FLASH_AR_FAR_Pos
è

	)

10174 
	#FLASH_AR_FAR
 
FLASH_AR_FAR_Msk


	)

10177 
	#FLASH_OBR_OPTERR_Pos
 (0U)

	)

10178 
	#FLASH_OBR_OPTERR_Msk
 (0x1U << 
FLASH_OBR_OPTERR_Pos
è

	)

10179 
	#FLASH_OBR_OPTERR
 
FLASH_OBR_OPTERR_Msk


	)

10180 
	#FLASH_OBR_RDPRT_Pos
 (1U)

	)

10181 
	#FLASH_OBR_RDPRT_Msk
 (0x1U << 
FLASH_OBR_RDPRT_Pos
è

	)

10182 
	#FLASH_OBR_RDPRT
 
FLASH_OBR_RDPRT_Msk


	)

10184 
	#FLASH_OBR_IWDG_SW_Pos
 (2U)

	)

10185 
	#FLASH_OBR_IWDG_SW_Msk
 (0x1U << 
FLASH_OBR_IWDG_SW_Pos
è

	)

10186 
	#FLASH_OBR_IWDG_SW
 
FLASH_OBR_IWDG_SW_Msk


	)

10187 
	#FLASH_OBR_nRST_STOP_Pos
 (3U)

	)

10188 
	#FLASH_OBR_nRST_STOP_Msk
 (0x1U << 
FLASH_OBR_nRST_STOP_Pos
è

	)

10189 
	#FLASH_OBR_nRST_STOP
 
FLASH_OBR_nRST_STOP_Msk


	)

10190 
	#FLASH_OBR_nRST_STDBY_Pos
 (4U)

	)

10191 
	#FLASH_OBR_nRST_STDBY_Msk
 (0x1U << 
FLASH_OBR_nRST_STDBY_Pos
è

	)

10192 
	#FLASH_OBR_nRST_STDBY
 
FLASH_OBR_nRST_STDBY_Msk


	)

10193 
	#FLASH_OBR_USER_Pos
 (2U)

	)

10194 
	#FLASH_OBR_USER_Msk
 (0x7U << 
FLASH_OBR_USER_Pos
è

	)

10195 
	#FLASH_OBR_USER
 
FLASH_OBR_USER_Msk


	)

10196 
	#FLASH_OBR_DATA0_Pos
 (10U)

	)

10197 
	#FLASH_OBR_DATA0_Msk
 (0xFFU << 
FLASH_OBR_DATA0_Pos
è

	)

10198 
	#FLASH_OBR_DATA0
 
FLASH_OBR_DATA0_Msk


	)

10199 
	#FLASH_OBR_DATA1_Pos
 (18U)

	)

10200 
	#FLASH_OBR_DATA1_Msk
 (0xFFU << 
FLASH_OBR_DATA1_Pos
è

	)

10201 
	#FLASH_OBR_DATA1
 
FLASH_OBR_DATA1_Msk


	)

10204 
	#FLASH_WRPR_WRP_Pos
 (0U)

	)

10205 
	#FLASH_WRPR_WRP_Msk
 (0xFFFFFFFFU << 
FLASH_WRPR_WRP_Pos
è

	)

10206 
	#FLASH_WRPR_WRP
 
FLASH_WRPR_WRP_Msk


	)

10211 
	#FLASH_RDP_RDP_Pos
 (0U)

	)

10212 
	#FLASH_RDP_RDP_Msk
 (0xFFU << 
FLASH_RDP_RDP_Pos
è

	)

10213 
	#FLASH_RDP_RDP
 
FLASH_RDP_RDP_Msk


	)

10214 
	#FLASH_RDP_nRDP_Pos
 (8U)

	)

10215 
	#FLASH_RDP_nRDP_Msk
 (0xFFU << 
FLASH_RDP_nRDP_Pos
è

	)

10216 
	#FLASH_RDP_nRDP
 
FLASH_RDP_nRDP_Msk


	)

10219 
	#FLASH_USER_USER_Pos
 (16U)

	)

10220 
	#FLASH_USER_USER_Msk
 (0xFFU << 
FLASH_USER_USER_Pos
è

	)

10221 
	#FLASH_USER_USER
 
FLASH_USER_USER_Msk


	)

10222 
	#FLASH_USER_nUSER_Pos
 (24U)

	)

10223 
	#FLASH_USER_nUSER_Msk
 (0xFFU << 
FLASH_USER_nUSER_Pos
è

	)

10224 
	#FLASH_USER_nUSER
 
FLASH_USER_nUSER_Msk


	)

10227 
	#FLASH_DATA0_DATA0_Pos
 (0U)

	)

10228 
	#FLASH_DATA0_DATA0_Msk
 (0xFFU << 
FLASH_DATA0_DATA0_Pos
è

	)

10229 
	#FLASH_DATA0_DATA0
 
FLASH_DATA0_DATA0_Msk


	)

10230 
	#FLASH_DATA0_nDATA0_Pos
 (8U)

	)

10231 
	#FLASH_DATA0_nDATA0_Msk
 (0xFFU << 
FLASH_DATA0_nDATA0_Pos
è

	)

10232 
	#FLASH_DATA0_nDATA0
 
FLASH_DATA0_nDATA0_Msk


	)

10235 
	#FLASH_DATA1_DATA1_Pos
 (16U)

	)

10236 
	#FLASH_DATA1_DATA1_Msk
 (0xFFU << 
FLASH_DATA1_DATA1_Pos
è

	)

10237 
	#FLASH_DATA1_DATA1
 
FLASH_DATA1_DATA1_Msk


	)

10238 
	#FLASH_DATA1_nDATA1_Pos
 (24U)

	)

10239 
	#FLASH_DATA1_nDATA1_Msk
 (0xFFU << 
FLASH_DATA1_nDATA1_Pos
è

	)

10240 
	#FLASH_DATA1_nDATA1
 
FLASH_DATA1_nDATA1_Msk


	)

10243 
	#FLASH_WRP0_WRP0_Pos
 (0U)

	)

10244 
	#FLASH_WRP0_WRP0_Msk
 (0xFFU << 
FLASH_WRP0_WRP0_Pos
è

	)

10245 
	#FLASH_WRP0_WRP0
 
FLASH_WRP0_WRP0_Msk


	)

10246 
	#FLASH_WRP0_nWRP0_Pos
 (8U)

	)

10247 
	#FLASH_WRP0_nWRP0_Msk
 (0xFFU << 
FLASH_WRP0_nWRP0_Pos
è

	)

10248 
	#FLASH_WRP0_nWRP0
 
FLASH_WRP0_nWRP0_Msk


	)

10251 
	#FLASH_WRP1_WRP1_Pos
 (16U)

	)

10252 
	#FLASH_WRP1_WRP1_Msk
 (0xFFU << 
FLASH_WRP1_WRP1_Pos
è

	)

10253 
	#FLASH_WRP1_WRP1
 
FLASH_WRP1_WRP1_Msk


	)

10254 
	#FLASH_WRP1_nWRP1_Pos
 (24U)

	)

10255 
	#FLASH_WRP1_nWRP1_Msk
 (0xFFU << 
FLASH_WRP1_nWRP1_Pos
è

	)

10256 
	#FLASH_WRP1_nWRP1
 
FLASH_WRP1_nWRP1_Msk


	)

10259 
	#FLASH_WRP2_WRP2_Pos
 (0U)

	)

10260 
	#FLASH_WRP2_WRP2_Msk
 (0xFFU << 
FLASH_WRP2_WRP2_Pos
è

	)

10261 
	#FLASH_WRP2_WRP2
 
FLASH_WRP2_WRP2_Msk


	)

10262 
	#FLASH_WRP2_nWRP2_Pos
 (8U)

	)

10263 
	#FLASH_WRP2_nWRP2_Msk
 (0xFFU << 
FLASH_WRP2_nWRP2_Pos
è

	)

10264 
	#FLASH_WRP2_nWRP2
 
FLASH_WRP2_nWRP2_Msk


	)

10267 
	#FLASH_WRP3_WRP3_Pos
 (16U)

	)

10268 
	#FLASH_WRP3_WRP3_Msk
 (0xFFU << 
FLASH_WRP3_WRP3_Pos
è

	)

10269 
	#FLASH_WRP3_WRP3
 
FLASH_WRP3_WRP3_Msk


	)

10270 
	#FLASH_WRP3_nWRP3_Pos
 (24U)

	)

10271 
	#FLASH_WRP3_nWRP3_Msk
 (0xFFU << 
FLASH_WRP3_nWRP3_Pos
è

	)

10272 
	#FLASH_WRP3_nWRP3
 
FLASH_WRP3_nWRP3_Msk


	)

10289 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
ADC1
è|| \

	)

10290 ((
INSTANCE
è=ð
ADC2
))

10292 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC12_COMMON
)

	)

10294 
	#IS_ADC_MULTIMODE_MASTER_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

10296 
	#IS_ADC_DMA_CAPABILITY_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

10299 
	#IS_CAN_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CAN1
)

	)

10302 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

10307 
	#IS_DMA_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_ChªÃl1
è|| \

	)

10308 ((
INSTANCE
è=ð
DMA1_ChªÃl2
) || \

10309 ((
INSTANCE
è=ð
DMA1_ChªÃl3
) || \

10310 ((
INSTANCE
è=ð
DMA1_ChªÃl4
) || \

10311 ((
INSTANCE
è=ð
DMA1_ChªÃl5
) || \

10312 ((
INSTANCE
è=ð
DMA1_ChªÃl6
) || \

10313 ((
INSTANCE
è=ð
DMA1_ChªÃl7
))

10316 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
è|| \

	)

10317 ((
INSTANCE
è=ð
GPIOB
) || \

10318 ((
INSTANCE
è=ð
GPIOC
) || \

10319 ((
INSTANCE
è=ð
GPIOD
) || \

10320 ((
INSTANCE
è=ð
GPIOE
))

10323 
	#IS_GPIO_AF_INSTANCE
(
INSTANCE
è
	`IS_GPIO_ALL_INSTANCE
(INSTANCE)

	)

10326 
	#IS_GPIO_LOCK_INSTANCE
(
INSTANCE
è
	`IS_GPIO_ALL_INSTANCE
(INSTANCE)

	)

10329 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
è|| \

	)

10330 ((
INSTANCE
è=ð
I2C2
))

10333 
	#IS_SMBUS_ALL_INSTANCE
 
IS_I2C_ALL_INSTANCE


	)

10336 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

10339 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI1
è|| \

	)

10340 ((
INSTANCE
è=ð
SPI2
))

10344 
	#IS_TIM_INSTANCE
(
INSTANCE
)\

	)

10345 (((
INSTANCE
è=ð
TIM1
) || \

10346 ((
INSTANCE
è=ð
TIM2
) || \

10347 ((
INSTANCE
è=ð
TIM3
) || \

10348 ((
INSTANCE
è=ð
TIM4
))

10350 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM1
)

	)

10352 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
)\

	)

10353 (((
INSTANCE
è=ð
TIM1
) || \

10354 ((
INSTANCE
è=ð
TIM2
) || \

10355 ((
INSTANCE
è=ð
TIM3
) || \

10356 ((
INSTANCE
è=ð
TIM4
))

10358 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
)\

	)

10359 (((
INSTANCE
è=ð
TIM1
) || \

10360 ((
INSTANCE
è=ð
TIM2
) || \

10361 ((
INSTANCE
è=ð
TIM3
) || \

10362 ((
INSTANCE
è=ð
TIM4
))

10364 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
)\

	)

10365 (((
INSTANCE
è=ð
TIM1
) || \

10366 ((
INSTANCE
è=ð
TIM2
) || \

10367 ((
INSTANCE
è=ð
TIM3
) || \

10368 ((
INSTANCE
è=ð
TIM4
))

10370 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
)\

	)

10371 (((
INSTANCE
è=ð
TIM1
) || \

10372 ((
INSTANCE
è=ð
TIM2
) || \

10373 ((
INSTANCE
è=ð
TIM3
) || \

10374 ((
INSTANCE
è=ð
TIM4
))

10376 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
)\

	)

10377 (((
INSTANCE
è=ð
TIM1
) || \

10378 ((
INSTANCE
è=ð
TIM2
) || \

10379 ((
INSTANCE
è=ð
TIM3
) || \

10380 ((
INSTANCE
è=ð
TIM4
))

10382 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
)\

	)

10383 (((
INSTANCE
è=ð
TIM1
) || \

10384 ((
INSTANCE
è=ð
TIM2
) || \

10385 ((
INSTANCE
è=ð
TIM3
) || \

10386 ((
INSTANCE
è=ð
TIM4
))

10388 
	#IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
INSTANCE
)\

	)

10389 (((
INSTANCE
è=ð
TIM1
) || \

10390 ((
INSTANCE
è=ð
TIM2
) || \

10391 ((
INSTANCE
è=ð
TIM3
) || \

10392 ((
INSTANCE
è=ð
TIM4
))

10394 
	#IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
INSTANCE
)\

	)

10395 (((
INSTANCE
è=ð
TIM1
) || \

10396 ((
INSTANCE
è=ð
TIM2
) || \

10397 ((
INSTANCE
è=ð
TIM3
) || \

10398 ((
INSTANCE
è=ð
TIM4
))

10400 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
)\

	)

10401 (((
INSTANCE
è=ð
TIM1
) || \

10402 ((
INSTANCE
è=ð
TIM2
) || \

10403 ((
INSTANCE
è=ð
TIM3
) || \

10404 ((
INSTANCE
è=ð
TIM4
))

10406 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
)\

	)

10407 (((
INSTANCE
è=ð
TIM1
) || \

10408 ((
INSTANCE
è=ð
TIM2
) || \

10409 ((
INSTANCE
è=ð
TIM3
) || \

10410 ((
INSTANCE
è=ð
TIM4
))

10412 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
)\

	)

10413 (((
INSTANCE
è=ð
TIM1
) || \

10414 ((
INSTANCE
è=ð
TIM2
) || \

10415 ((
INSTANCE
è=ð
TIM3
) || \

10416 ((
INSTANCE
è=ð
TIM4
))

10418 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
)\

	)

10419 (((
INSTANCE
è=ð
TIM1
) || \

10420 ((
INSTANCE
è=ð
TIM2
) || \

10421 ((
INSTANCE
è=ð
TIM3
) || \

10422 ((
INSTANCE
è=ð
TIM4
))

10424 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
)\

	)

10425 (((
INSTANCE
è=ð
TIM1
) || \

10426 ((
INSTANCE
è=ð
TIM2
) || \

10427 ((
INSTANCE
è=ð
TIM3
) || \

10428 ((
INSTANCE
è=ð
TIM4
))

10430 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
)\

	)

10431 (((
INSTANCE
è=ð
TIM1
) || \

10432 ((
INSTANCE
è=ð
TIM2
) || \

10433 ((
INSTANCE
è=ð
TIM3
) || \

10434 ((
INSTANCE
è=ð
TIM4
))

10436 
	#IS_TIM_BREAK_INSTANCE
(
INSTANCE
)\

	)

10437 ((
INSTANCE
è=ð
TIM1
)

10439 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

10440 ((((
INSTANCE
è=ð
TIM1
) && \

10441 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10442 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10443 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

10444 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

10446 (((
INSTANCE
è=ð
TIM2
) && \

10447 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10448 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10449 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

10450 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

10452 (((
INSTANCE
è=ð
TIM3
) && \

10453 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10454 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10455 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

10456 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

10458 (((
INSTANCE
è=ð
TIM4
) && \

10459 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10460 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10461 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

10462 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))))

10464 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

10465 (((
INSTANCE
è=ð
TIM1
) && \

10466 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10467 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10468 ((
CHANNEL
è=ð
TIM_CHANNEL_3
)))

10470 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
)\

	)

10471 (((
INSTANCE
è=ð
TIM1
) || \

10472 ((
INSTANCE
è=ð
TIM2
) || \

10473 ((
INSTANCE
è=ð
TIM3
) || \

10474 ((
INSTANCE
è=ð
TIM4
))

10476 
	#IS_TIM_REPETITION_COUNTER_INSTANCE
(
INSTANCE
)\

	)

10477 ((
INSTANCE
è=ð
TIM1
)

10479 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
)\

	)

10480 (((
INSTANCE
è=ð
TIM1
) || \

10481 ((
INSTANCE
è=ð
TIM2
) || \

10482 ((
INSTANCE
è=ð
TIM3
) || \

10483 ((
INSTANCE
è=ð
TIM4
))

10485 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
)\

	)

10486 (((
INSTANCE
è=ð
TIM1
) || \

10487 ((
INSTANCE
è=ð
TIM2
) || \

10488 ((
INSTANCE
è=ð
TIM3
) || \

10489 ((
INSTANCE
è=ð
TIM4
))

10491 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
)\

	)

10492 (((
INSTANCE
è=ð
TIM1
) || \

10493 ((
INSTANCE
è=ð
TIM2
) || \

10494 ((
INSTANCE
è=ð
TIM3
) || \

10495 ((
INSTANCE
è=ð
TIM4
))

10497 
	#IS_TIM_COMMUTATION_EVENT_INSTANCE
(
INSTANCE
)\

	)

10498 ((
INSTANCE
è=ð
TIM1
)

10500 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

10501 ((
INSTANCE
è=ð
TIM2
) || \

10502 ((
INSTANCE
è=ð
TIM3
) || \

10503 ((
INSTANCE
è=ð
TIM4
))

10505 
	#IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

10506 ((
INSTANCE
è=ð
TIM2
) || \

10507 ((
INSTANCE
è=ð
TIM3
) || \

10508 ((
INSTANCE
è=ð
TIM4
))

10510 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
è0U

	)

10516 
	#IS_USART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10517 ((
INSTANCE
è=ð
USART2
) || \

10518 ((
INSTANCE
è=ð
USART3
))

10521 
	#IS_UART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10522 ((
INSTANCE
è=ð
USART2
) || \

10523 ((
INSTANCE
è=ð
USART3
))

10526 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10527 ((
INSTANCE
è=ð
USART2
) || \

10528 ((
INSTANCE
è=ð
USART3
))

10531 
	#IS_UART_LIN_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10532 ((
INSTANCE
è=ð
USART2
) || \

10533 ((
INSTANCE
è=ð
USART3
))

10536 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10537 ((
INSTANCE
è=ð
USART2
) || \

10538 ((
INSTANCE
è=ð
USART3
))

10541 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10542 ((
INSTANCE
è=ð
USART2
) || \

10543 ((
INSTANCE
è=ð
USART3
))

10546 
	#IS_IRDA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10547 ((
INSTANCE
è=ð
USART2
) || \

10548 ((
INSTANCE
è=ð
USART3
))

10551 
	#IS_UART_MULTIPROCESSOR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10552 ((
INSTANCE
è=ð
USART2
) || \

10553 ((
INSTANCE
è=ð
USART3
))

10556 
	#IS_UART_DMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

10557 ((
INSTANCE
è=ð
USART2
) || \

10558 ((
INSTANCE
è=ð
USART3
))

10561 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

10564 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

10567 
	#IS_USB_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USB
)

	)

10571 
	#RCC_HSE_MIN
 4000000U

	)

10572 
	#RCC_HSE_MAX
 16000000U

	)

10574 
	#RCC_MAX_FREQUENCY
 72000000U

	)

10588 
	#ADC1_IRQn
 
ADC1_2_IRQn


	)

10589 
	#TIM9_IRQn
 
TIM1_BRK_IRQn


	)

10590 
	#TIM1_BRK_TIM9_IRQn
 
TIM1_BRK_IRQn


	)

10591 
	#TIM1_BRK_TIM15_IRQn
 
TIM1_BRK_IRQn


	)

10592 
	#TIM1_TRG_COM_TIM17_IRQn
 
TIM1_TRG_COM_IRQn


	)

10593 
	#TIM1_TRG_COM_TIM11_IRQn
 
TIM1_TRG_COM_IRQn


	)

10594 
	#TIM11_IRQn
 
TIM1_TRG_COM_IRQn


	)

10595 
	#TIM1_UP_TIM10_IRQn
 
TIM1_UP_IRQn


	)

10596 
	#TIM1_UP_TIM16_IRQn
 
TIM1_UP_IRQn


	)

10597 
	#TIM10_IRQn
 
TIM1_UP_IRQn


	)

10598 
	#OTG_FS_WKUP_IRQn
 
USBWakeUp_IRQn


	)

10599 
	#CEC_IRQn
 
USBWakeUp_IRQn


	)

10600 
	#USB_HP_IRQn
 
USB_HP_CAN1_TX_IRQn


	)

10601 
	#CAN1_TX_IRQn
 
USB_HP_CAN1_TX_IRQn


	)

10602 
	#CAN1_RX0_IRQn
 
USB_LP_CAN1_RX0_IRQn


	)

10603 
	#USB_LP_IRQn
 
USB_LP_CAN1_RX0_IRQn


	)

10607 
	#ADC1_IRQHªdËr
 
ADC1_2_IRQHªdËr


	)

10608 
	#TIM9_IRQHªdËr
 
TIM1_BRK_IRQHªdËr


	)

10609 
	#TIM1_BRK_TIM9_IRQHªdËr
 
TIM1_BRK_IRQHªdËr


	)

10610 
	#TIM1_BRK_TIM15_IRQHªdËr
 
TIM1_BRK_IRQHªdËr


	)

10611 
	#TIM1_TRG_COM_TIM17_IRQHªdËr
 
TIM1_TRG_COM_IRQHªdËr


	)

10612 
	#TIM1_TRG_COM_TIM11_IRQHªdËr
 
TIM1_TRG_COM_IRQHªdËr


	)

10613 
	#TIM11_IRQHªdËr
 
TIM1_TRG_COM_IRQHªdËr


	)

10614 
	#TIM1_UP_TIM10_IRQHªdËr
 
TIM1_UP_IRQHªdËr


	)

10615 
	#TIM1_UP_TIM16_IRQHªdËr
 
TIM1_UP_IRQHªdËr


	)

10616 
	#TIM10_IRQHªdËr
 
TIM1_UP_IRQHªdËr


	)

10617 
	#OTG_FS_WKUP_IRQHªdËr
 
USBWakeUp_IRQHªdËr


	)

10618 
	#CEC_IRQHªdËr
 
USBWakeUp_IRQHªdËr


	)

10619 
	#USB_HP_IRQHªdËr
 
USB_HP_CAN1_TX_IRQHªdËr


	)

10620 
	#CAN1_TX_IRQHªdËr
 
USB_HP_CAN1_TX_IRQHªdËr


	)

10621 
	#CAN1_RX0_IRQHªdËr
 
USB_LP_CAN1_RX0_IRQHªdËr


	)

10622 
	#USB_LP_IRQHªdËr
 
USB_LP_CAN1_RX0_IRQHªdËr


	)

10634 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h

56 #iâdeà
__STM32F1XX_H


57 
	#__STM32F1XX_H


	)

59 #ifdeà
__ýlu¥lus


70 #ià!
defšed
 (
STM32F1
)

71 
	#STM32F1


	)

78 #ià!
defšed
 (
STM32F100xB
è&& !defšed (
STM32F100xE
è&& !defšed (
STM32F101x6
) && \

79 !
defšed
 (
STM32F101xB
è&& !defšed (
STM32F101xE
è&& !defšed (
STM32F101xG
è&& !defšed (
STM32F102x6
è&& !defšed (
STM32F102xB
è&& !defšed (
STM32F103x6
) && \

80 !
defšed
 (
STM32F103xB
è&& !defšed (
STM32F103xE
è&& !defšed (
STM32F103xG
è&& !defšed (
STM32F105xC
è&& !
	$defšed
 (
STM32F107xC
)

101 #ià!
	`defšed
 (
USE_HAL_DRIVER
)

113 
	#__STM32F1_CMSIS_VERSION_MAIN
 (0x04è

	)

114 
	#__STM32F1_CMSIS_VERSION_SUB1
 (0x02è

	)

115 
	#__STM32F1_CMSIS_VERSION_SUB2
 (0x00è

	)

116 
	#__STM32F1_CMSIS_VERSION_RC
 (0x00è

	)

117 
	#__STM32F1_CMSIS_VERSION
 ((
__STM32F1_CMSIS_VERSION_MAIN
 << 24)\

	)

118 |(
__STM32F1_CMSIS_VERSION_SUB1
 << 16)\

119 |(
__STM32F1_CMSIS_VERSION_SUB2
 << 8 )\

120 |(
__STM32F1_CMSIS_VERSION_RC
))

130 #ià
	`defšed
(
STM32F100xB
)

131 
	~"¡m32f100xb.h
"

132 #–ià
	`defšed
(
STM32F100xE
)

133 
	~"¡m32f100xe.h
"

134 #–ià
	`defšed
(
STM32F101x6
)

135 
	~"¡m32f101x6.h
"

136 #–ià
	`defšed
(
STM32F101xB
)

137 
	~"¡m32f101xb.h
"

138 #–ià
	`defšed
(
STM32F101xE
)

139 
	~"¡m32f101xe.h
"

140 #–ià
	`defšed
(
STM32F101xG
)

141 
	~"¡m32f101xg.h
"

142 #–ià
	`defšed
(
STM32F102x6
)

143 
	~"¡m32f102x6.h
"

144 #–ià
	`defšed
(
STM32F102xB
)

145 
	~"¡m32f102xb.h
"

146 #–ià
	`defšed
(
STM32F103x6
)

147 
	~"¡m32f103x6.h
"

148 #–ià
	`defšed
(
STM32F103xB
)

149 
	~"¡m32f103xb.h
"

150 #–ià
	`defšed
(
STM32F103xE
)

151 
	~"¡m32f103xe.h
"

152 #–ià
	`defšed
(
STM32F103xG
)

153 
	~"¡m32f103xg.h
"

154 #–ià
	`defšed
(
STM32F105xC
)

155 
	~"¡m32f105xc.h
"

156 #–ià
	`defšed
(
STM32F107xC
)

157 
	~"¡m32f107xc.h
"

171 
RESET
 = 0,

172 
SET
 = !
RESET


173 } 
	tFÏgStus
, 
	tITStus
;

177 
DISABLE
 = 0,

178 
ENABLE
 = !
DISABLE


179 } 
	tFunùiÚ®S‹
;

180 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

184 
ERROR
 = 0,

185 
SUCCESS
 = !
ERROR


186 } 
	tE¼ÜStus
;

196 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

198 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

200 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

202 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

204 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

206 
	#READ_REG
(
REG
è((REG))

	)

208 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

210 
	#POSITION_VAL
(
VAL
è(
	`__CLZ
(
	`__RBIT
(VAL)))

	)

217 #ià
	`defšed
 (
USE_HAL_DRIVER
)

218 
	~"¡m32f1xx_h®.h
"

222 #ifdeà
__ýlu¥lus


223 
	}
}

	@Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h

49 #iâdeà
__SYSTEM_STM32F10X_H


50 
	#__SYSTEM_STM32F10X_H


	)

52 #ifdeà
__ýlu¥lus


69 
ušt32_t
 
Sy¡emCÜeClock
;

70 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16U];

71 cÚ¡ 
ušt8_t
 
APBP»scTabË
[8U];

97 
Sy¡emIn™
();

98 
Sy¡emCÜeClockUpd©e
();

103 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/arm_common_tables.h

41 #iâdeà
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"¬m_m©h.h
"

46 cÚ¡ 
ušt16_t
 
¬mB™RevTabË
[1024];

47 cÚ¡ 
q15_t
 
¬mRecTabËQ15
[64];

48 cÚ¡ 
q31_t
 
¬mRecTabËQ31
[64];

51 cÚ¡ 
æßt32_t
 
twiddËCÛf_16
[32];

52 cÚ¡ 
æßt32_t
 
twiddËCÛf_32
[64];

53 cÚ¡ 
æßt32_t
 
twiddËCÛf_64
[128];

54 cÚ¡ 
æßt32_t
 
twiddËCÛf_128
[256];

55 cÚ¡ 
æßt32_t
 
twiddËCÛf_256
[512];

56 cÚ¡ 
æßt32_t
 
twiddËCÛf_512
[1024];

57 cÚ¡ 
æßt32_t
 
twiddËCÛf_1024
[2048];

58 cÚ¡ 
æßt32_t
 
twiddËCÛf_2048
[4096];

59 cÚ¡ 
æßt32_t
 
twiddËCÛf_4096
[8192];

60 
	#twiddËCÛf
 
twiddËCÛf_4096


	)

61 cÚ¡ 
q31_t
 
twiddËCÛf_16_q31
[24];

62 cÚ¡ 
q31_t
 
twiddËCÛf_32_q31
[48];

63 cÚ¡ 
q31_t
 
twiddËCÛf_64_q31
[96];

64 cÚ¡ 
q31_t
 
twiddËCÛf_128_q31
[192];

65 cÚ¡ 
q31_t
 
twiddËCÛf_256_q31
[384];

66 cÚ¡ 
q31_t
 
twiddËCÛf_512_q31
[768];

67 cÚ¡ 
q31_t
 
twiddËCÛf_1024_q31
[1536];

68 cÚ¡ 
q31_t
 
twiddËCÛf_2048_q31
[3072];

69 cÚ¡ 
q31_t
 
twiddËCÛf_4096_q31
[6144];

70 cÚ¡ 
q15_t
 
twiddËCÛf_16_q15
[24];

71 cÚ¡ 
q15_t
 
twiddËCÛf_32_q15
[48];

72 cÚ¡ 
q15_t
 
twiddËCÛf_64_q15
[96];

73 cÚ¡ 
q15_t
 
twiddËCÛf_128_q15
[192];

74 cÚ¡ 
q15_t
 
twiddËCÛf_256_q15
[384];

75 cÚ¡ 
q15_t
 
twiddËCÛf_512_q15
[768];

76 cÚ¡ 
q15_t
 
twiddËCÛf_1024_q15
[1536];

77 cÚ¡ 
q15_t
 
twiddËCÛf_2048_q15
[3072];

78 cÚ¡ 
q15_t
 
twiddËCÛf_4096_q15
[6144];

79 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_32
[32];

80 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_64
[64];

81 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_128
[128];

82 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_256
[256];

83 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_512
[512];

84 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_1024
[1024];

85 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_2048
[2048];

86 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ušt16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ušt16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ušt16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ušt16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ušt16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ušt16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ušt16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

100 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
ušt16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
ušt16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
ušt16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
ušt16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
ušt16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
ušt16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
ušt16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

121 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 cÚ¡ 
æßt32_t
 
sšTabË_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 cÚ¡ 
q31_t
 
sšTabË_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 cÚ¡ 
q15_t
 
sšTabË_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@Drivers/CMSIS/Include/arm_const_structs.h

43 #iâdeà
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"¬m_m©h.h
"

47 
	~"¬m_commÚ_bËs.h
"

49 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën16
;

50 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën32
;

51 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën64
;

52 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën128
;

53 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën256
;

54 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën512
;

55 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën1024
;

56 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën2048
;

57 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën4096
;

59 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën16
;

60 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën32
;

61 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën64
;

62 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën128
;

63 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën256
;

64 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën512
;

65 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën1024
;

66 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën2048
;

67 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën4096
;

69 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën16
;

70 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën32
;

71 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën64
;

72 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën128
;

73 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën256
;

74 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën512
;

75 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën1024
;

76 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën2048
;

77 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën4096
;

	@Drivers/CMSIS/Include/arm_math.h

288 #iâdeà
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

292 #ià
defšed
 ( 
__GNUC__
 )

293 #´agm¨
GCC
 
dŸgno¡ic
 
push


294 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

295 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

296 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

299 
	#__CMSIS_GENERIC


	)

301 #ià
defšed
(
ARM_MATH_CM7
)

302 
	~"cÜe_cm7.h
"

303 #–ià
defšed
 (
ARM_MATH_CM4
)

304 
	~"cÜe_cm4.h
"

305 #–ià
defšed
 (
ARM_MATH_CM3
)

306 
	~"cÜe_cm3.h
"

307 #–ià
defšed
 (
ARM_MATH_CM0
)

308 
	~"cÜe_cm0.h
"

309 
	#ARM_MATH_CM0_FAMILY


	)

310 #–ià
defšed
 (
ARM_MATH_CM0PLUS
)

311 
	~"cÜe_cm0¶us.h
"

312 
	#ARM_MATH_CM0_FAMILY


	)

317 #undeà
__CMSIS_GENERIC


318 
	~"¡ršg.h
"

319 
	~"m©h.h
"

320 #ifdeà 
__ýlu¥lus


330 
	#DELTA_Q31
 (0x100)

	)

331 
	#DELTA_Q15
 0x5

	)

332 
	#INDEX_MASK
 0x0000003F

	)

333 #iâdeà
PI


334 
	#PI
 3.14159265358979f

	)

341 
	#FAST_MATH_TABLE_SIZE
 512

	)

342 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

343 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

344 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

345 
	#TABLE_SIZE
 256

	)

346 
	#TABLE_SPACING_Q31
 0x400000

	)

347 
	#TABLE_SPACING_Q15
 0x80

	)

354 
	#INPUT_SPACING
 0xB60B61

	)

359 #iâdeà
UNALIGNED_SUPPORT_DISABLE


360 
	#ALIGN4


	)

362 #ià
defšed
 (
__GNUC__
)

363 
	#ALIGN4
 
	`__©Œibu‹__
((
	`®igÃd
(4)))

	)

365 
	#ALIGN4
 
	`__®ign
(4)

	)

375 
ARM_MATH_SUCCESS
 = 0,

376 
ARM_MATH_ARGUMENT_ERROR
 = -1,

377 
ARM_MATH_LENGTH_ERROR
 = -2,

378 
ARM_MATH_SIZE_MISMATCH
 = -3,

379 
ARM_MATH_NANINF
 = -4,

380 
ARM_MATH_SINGULAR
 = -5,

381 
ARM_MATH_TEST_FAILURE
 = -6

382 } 
	t¬m_¡©us
;

387 
št8_t
 
	tq7_t
;

392 
št16_t
 
	tq15_t
;

397 
št32_t
 
	tq31_t
;

402 
št64_t
 
	tq63_t
;

407 
	tæßt32_t
;

412 
	tæßt64_t
;

417 #ià
defšed
 
__CC_ARM


418 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

419 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

421 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

422 
	#__SIMD32_TYPE
 
št32_t


	)

423 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

425 #–ià
defšed
 
__GNUC__


426 
	#__SIMD32_TYPE
 
št32_t


	)

427 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

429 #–ià
defšed
 
__ICCARM__


430 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

431 
	#CMSIS_UNUSED


	)

433 #–ià
defšed
 
__CSMC__


434 
	#__SIMD32_TYPE
 
št32_t


	)

435 
	#CMSIS_UNUSED


	)

437 #–ià
defšed
 
__TASKING__


438 
	#__SIMD32_TYPE
 
__uÇligÃd
 
št32_t


	)

439 
	#CMSIS_UNUSED


	)

442 #”rÜ 
Unknown
 
compž”


445 
	#__SIMD32
(
addr
è(*(
__SIMD32_TYPE
 **è& (addr))

	)

446 
	#__SIMD32_CONST
(
addr
è((
__SIMD32_TYPE
 *)×ddr))

	)

447 
	#_SIMD32_OFFSET
(
addr
è(*(
__SIMD32_TYPE
 *è×ddr))

	)

448 
	#__SIMD64
(
addr
è(*(
št64_t
 **è& (addr))

	)

450 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

454 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1è<< 0è& (št32_t)0x0000FFFFè| \

	)

455 (((
št32_t
)(
ARG2
è<< 
ARG3
) & (int32_t)0xFFFF0000) )

456 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1è<< 0è& (št32_t)0xFFFF0000è| \

	)

457 (((
št32_t
)(
ARG2
è>> 
ARG3
) & (int32_t)0x0000FFFF) )

465 #iâdeà
ARM_MATH_BIG_ENDIAN


467 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0è<< 0è& (št32_t)0x000000FFè| \

	)

468 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

469 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

470 (((
št32_t
)(
v3
) << 24) & (int32_t)0xFF000000) )

473 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3è<< 0è& (št32_t)0x000000FFè| \

	)

474 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

475 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

476 (((
št32_t
)(
v0
) << 24) & (int32_t)0xFF000000) )

484 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

485 
q63_t
 
x
)

487  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

488 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

494 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

495 
q63_t
 
x
)

497  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

498 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

504 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

505 
q31_t
 
x
)

507  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

508 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

514 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

515 
q31_t
 
x
)

517  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

518 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

525 
__INLINE
 
q63_t
 
muÉ32x64
(

526 
q63_t
 
x
,

527 
q31_t
 
y
)

529  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

530 (((
q63_t
è(
x
 >> 32è* 
y
)));

539 #ià
defšed
 (
ARM_MATH_CM0_FAMILY
è&& ((defšed (
__ICCARM__
)) )

540 
__INLINE
 
ušt32_t
 
__CLZ
(

541 
q31_t
 
d©a
);

543 
__INLINE
 
ušt32_t
 
__CLZ
(

544 
q31_t
 
d©a
)

546 
ušt32_t
 
couÁ
 = 0;

547 
ušt32_t
 
mask
 = 0x80000000;

549 (
d©a
 & 
mask
) == 0)

551 
couÁ
 += 1u;

552 
mask
 = mask >> 1u;

555  (
couÁ
);

563 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

564 
q31_t
 
š
,

565 
q31_t
 * 
d¡
,

566 
q31_t
 * 
pRecTabË
)

568 
q31_t
 
out
;

569 
ušt32_t
 
‹mpV®
;

570 
ušt32_t
 
šdex
, 
i
;

571 
ušt32_t
 
signB™s
;

573 if(
š
 > 0)

575 
signB™s
 = ((
ušt32_t
è(
__CLZ
Ð
š
) - 1));

579 
signB™s
 = ((
ušt32_t
è(
__CLZ
(-
š
) - 1));

583 
š
 = (š << 
signB™s
);

586 
šdex
 = (
ušt32_t
)(
š
 >> 24);

587 
šdex
 = (šdex & 
INDEX_MASK
);

590 
out
 = 
pRecTabË
[
šdex
];

594 
i
 = 0u; i < 2u; i++)

596 
‹mpV®
 = (
ušt32_t
è(((
q63_t
è
š
 * 
out
) >> 31);

597 
‹mpV®
 = 0x7FFFFFFFu -empVal;

600 
out
 = 
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30);

604 *
d¡
 = 
out
;

607  (
signB™s
 + 1u);

614 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

615 
q15_t
 
š
,

616 
q15_t
 * 
d¡
,

617 
q15_t
 * 
pRecTabË
)

619 
q15_t
 
out
 = 0;

620 
ušt32_t
 
‹mpV®
 = 0;

621 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

622 
ušt32_t
 
signB™s
 = 0;

624 if(
š
 > 0)

626 
signB™s
 = ((
ušt32_t
)(
__CLZ
Ð
š
) - 17));

630 
signB™s
 = ((
ušt32_t
)(
__CLZ
(-
š
) - 17));

634 
š
 = (š << 
signB™s
);

637 
šdex
 = (
ušt32_t
)(
š
 >> 8);

638 
šdex
 = (šdex & 
INDEX_MASK
);

641 
out
 = 
pRecTabË
[
šdex
];

645 
i
 = 0u; i < 2u; i++)

647 
‹mpV®
 = (
ušt32_t
è(((
q31_t
è
š
 * 
out
) >> 15);

648 
‹mpV®
 = 0x7FFFu -empVal;

650 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

655 *
d¡
 = 
out
;

658  (
signB™s
 + 1);

665 #ià
defšed
(
ARM_MATH_CM0_FAMILY
)

666 
__INLINE
 
q31_t
 
__SSAT
(

667 
q31_t
 
x
,

668 
ušt32_t
 
y
)

670 
št32_t
 
posMax
, 
ÃgMš
;

671 
ušt32_t
 
i
;

673 
posMax
 = 1;

674 
i
 = 0; i < (
y
 - 1); i++)

676 
posMax
 =…osMax * 2;

679 if(
x
 > 0)

681 
posMax
 = (posMax - 1);

683 if(
x
 > 
posMax
)

685 
x
 = 
posMax
;

690 
ÃgMš
 = -
posMax
;

692 if(
x
 < 
ÃgMš
)

694 
x
 = 
ÃgMš
;

697  (
x
);

705 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

710 
__INLINE
 
ušt32_t
 
__QADD8
(

711 
ušt32_t
 
x
,

712 
ušt32_t
 
y
)

714 
q31_t
 
r
, 
s
, 
t
, 
u
;

716 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è+ (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

717 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è+ (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

718 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è+ (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

719 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è+ (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

721  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

728 
__INLINE
 
ušt32_t
 
__QSUB8
(

729 
ušt32_t
 
x
,

730 
ušt32_t
 
y
)

732 
q31_t
 
r
, 
s
, 
t
, 
u
;

734 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è- (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

735 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è- (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

736 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è- (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

737 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è- (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

739  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

746 
__INLINE
 
ušt32_t
 
__QADD16
(

747 
ušt32_t
 
x
,

748 
ušt32_t
 
y
)

751 
q31_t
 
r
 = 0, 
s
 = 0;

753 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

754 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

756  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

763 
__INLINE
 
ušt32_t
 
__SHADD16
(

764 
ušt32_t
 
x
,

765 
ušt32_t
 
y
)

767 
q31_t
 
r
, 
s
;

769 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

770 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

772  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

779 
__INLINE
 
ušt32_t
 
__QSUB16
(

780 
ušt32_t
 
x
,

781 
ušt32_t
 
y
)

783 
q31_t
 
r
, 
s
;

785 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

786 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

788  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

795 
__INLINE
 
ušt32_t
 
__SHSUB16
(

796 
ušt32_t
 
x
,

797 
ušt32_t
 
y
)

799 
q31_t
 
r
, 
s
;

801 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

802 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

804  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

811 
__INLINE
 
ušt32_t
 
__QASX
(

812 
ušt32_t
 
x
,

813 
ušt32_t
 
y
)

815 
q31_t
 
r
, 
s
;

817 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

818 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

820  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

827 
__INLINE
 
ušt32_t
 
__SHASX
(

828 
ušt32_t
 
x
,

829 
ušt32_t
 
y
)

831 
q31_t
 
r
, 
s
;

833 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

834 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

836  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

843 
__INLINE
 
ušt32_t
 
__QSAX
(

844 
ušt32_t
 
x
,

845 
ušt32_t
 
y
)

847 
q31_t
 
r
, 
s
;

849 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

850 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

852  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

859 
__INLINE
 
ušt32_t
 
__SHSAX
(

860 
ušt32_t
 
x
,

861 
ušt32_t
 
y
)

863 
q31_t
 
r
, 
s
;

865 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

866 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

868  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

875 
__INLINE
 
ušt32_t
 
__SMUSDX
(

876 
ušt32_t
 
x
,

877 
ušt32_t
 
y
)

879  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

880 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

886 
__INLINE
 
ušt32_t
 
__SMUADX
(

887 
ušt32_t
 
x
,

888 
ušt32_t
 
y
)

890  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

891 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

898 
__INLINE
 
št32_t
 
__QADD
(

899 
št32_t
 
x
,

900 
št32_t
 
y
)

902  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 + (
q31_t
)
y
)));

909 
__INLINE
 
št32_t
 
__QSUB
(

910 
št32_t
 
x
,

911 
št32_t
 
y
)

913  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 - (
q31_t
)
y
)));

920 
__INLINE
 
ušt32_t
 
__SMLAD
(

921 
ušt32_t
 
x
,

922 
ušt32_t
 
y
,

923 
ušt32_t
 
sum
)

925  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

926 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

927 Ð((
q31_t
)
sum
 ) ) ));

934 
__INLINE
 
ušt32_t
 
__SMLADX
(

935 
ušt32_t
 
x
,

936 
ušt32_t
 
y
,

937 
ušt32_t
 
sum
)

939  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

940 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

941 Ð((
q31_t
)
sum
 ) ) ));

948 
__INLINE
 
ušt32_t
 
__SMLSDX
(

949 
ušt32_t
 
x
,

950 
ušt32_t
 
y
,

951 
ušt32_t
 
sum
)

953  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

954 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

955 Ð((
q31_t
)
sum
 ) ) ));

962 
__INLINE
 
ušt64_t
 
__SMLALD
(

963 
ušt32_t
 
x
,

964 
ušt32_t
 
y
,

965 
ušt64_t
 
sum
)

968  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

969 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

970 Ð((
q63_t
)
sum
 ) ) ));

977 
__INLINE
 
ušt64_t
 
__SMLALDX
(

978 
ušt32_t
 
x
,

979 
ušt32_t
 
y
,

980 
ušt64_t
 
sum
)

983  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

984 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

985 Ð((
q63_t
)
sum
 ) ) ));

992 
__INLINE
 
ušt32_t
 
__SMUAD
(

993 
ušt32_t
 
x
,

994 
ušt32_t
 
y
)

996  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

997 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1004 
__INLINE
 
ušt32_t
 
__SMUSD
(

1005 
ušt32_t
 
x
,

1006 
ušt32_t
 
y
)

1008  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) -

1009 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1016 
__INLINE
 
ušt32_t
 
__SXTB16
(

1017 
ušt32_t
 
x
)

1019  ((
ušt32_t
)(((((
q31_t
)
x
 << 24) >> 24) & (q31_t)0x0000FFFF) |

1020 ((((
q31_t
)
x
 << 8) >> 8) & (q31_t)0xFFFF0000) ));

1031 
ušt16_t
 
numT­s
;

1032 
q7_t
 *
pS‹
;

1033 
q7_t
 *
pCÛffs
;

1034 } 
	t¬m_fœ_š¡ªû_q7
;

1041 
ušt16_t
 
numT­s
;

1042 
q15_t
 *
pS‹
;

1043 
q15_t
 *
pCÛffs
;

1044 } 
	t¬m_fœ_š¡ªû_q15
;

1051 
ušt16_t
 
numT­s
;

1052 
q31_t
 *
pS‹
;

1053 
q31_t
 *
pCÛffs
;

1054 } 
	t¬m_fœ_š¡ªû_q31
;

1061 
ušt16_t
 
numT­s
;

1062 
æßt32_t
 *
pS‹
;

1063 
æßt32_t
 *
pCÛffs
;

1064 } 
	t¬m_fœ_š¡ªû_f32
;

1074 
¬m_fœ_q7
(

1075 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1076 
q7_t
 * 
pSrc
,

1077 
q7_t
 * 
pD¡
,

1078 
ušt32_t
 
blockSize
);

1089 
¬m_fœ_š™_q7
(

1090 
¬m_fœ_š¡ªû_q7
 * 
S
,

1091 
ušt16_t
 
numT­s
,

1092 
q7_t
 * 
pCÛffs
,

1093 
q7_t
 * 
pS‹
,

1094 
ušt32_t
 
blockSize
);

1104 
¬m_fœ_q15
(

1105 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1106 
q15_t
 * 
pSrc
,

1107 
q15_t
 * 
pD¡
,

1108 
ušt32_t
 
blockSize
);

1118 
¬m_fœ_ç¡_q15
(

1119 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1120 
q15_t
 * 
pSrc
,

1121 
q15_t
 * 
pD¡
,

1122 
ušt32_t
 
blockSize
);

1135 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1136 
¬m_fœ_š¡ªû_q15
 * 
S
,

1137 
ušt16_t
 
numT­s
,

1138 
q15_t
 * 
pCÛffs
,

1139 
q15_t
 * 
pS‹
,

1140 
ušt32_t
 
blockSize
);

1150 
¬m_fœ_q31
(

1151 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1152 
q31_t
 * 
pSrc
,

1153 
q31_t
 * 
pD¡
,

1154 
ušt32_t
 
blockSize
);

1164 
¬m_fœ_ç¡_q31
(

1165 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1166 
q31_t
 * 
pSrc
,

1167 
q31_t
 * 
pD¡
,

1168 
ušt32_t
 
blockSize
);

1179 
¬m_fœ_š™_q31
(

1180 
¬m_fœ_š¡ªû_q31
 * 
S
,

1181 
ušt16_t
 
numT­s
,

1182 
q31_t
 * 
pCÛffs
,

1183 
q31_t
 * 
pS‹
,

1184 
ušt32_t
 
blockSize
);

1194 
¬m_fœ_f32
(

1195 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1196 
æßt32_t
 * 
pSrc
,

1197 
æßt32_t
 * 
pD¡
,

1198 
ušt32_t
 
blockSize
);

1209 
¬m_fœ_š™_f32
(

1210 
¬m_fœ_š¡ªû_f32
 * 
S
,

1211 
ušt16_t
 
numT­s
,

1212 
æßt32_t
 * 
pCÛffs
,

1213 
æßt32_t
 * 
pS‹
,

1214 
ušt32_t
 
blockSize
);

1222 
št8_t
 
numSges
;

1223 
q15_t
 *
pS‹
;

1224 
q15_t
 *
pCÛffs
;

1225 
št8_t
 
po¡Shiá
;

1226 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1233 
ušt32_t
 
numSges
;

1234 
q31_t
 *
pS‹
;

1235 
q31_t
 *
pCÛffs
;

1236 
ušt8_t
 
po¡Shiá
;

1237 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1244 
ušt32_t
 
numSges
;

1245 
æßt32_t
 *
pS‹
;

1246 
æßt32_t
 *
pCÛffs
;

1247 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1257 
¬m_biquad_ÿsÿde_df1_q15
(

1258 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1259 
q15_t
 * 
pSrc
,

1260 
q15_t
 * 
pD¡
,

1261 
ušt32_t
 
blockSize
);

1272 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1273 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1274 
ušt8_t
 
numSges
,

1275 
q15_t
 * 
pCÛffs
,

1276 
q15_t
 * 
pS‹
,

1277 
št8_t
 
po¡Shiá
);

1287 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1288 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1289 
q15_t
 * 
pSrc
,

1290 
q15_t
 * 
pD¡
,

1291 
ušt32_t
 
blockSize
);

1301 
¬m_biquad_ÿsÿde_df1_q31
(

1302 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1303 
q31_t
 * 
pSrc
,

1304 
q31_t
 * 
pD¡
,

1305 
ušt32_t
 
blockSize
);

1315 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1316 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1317 
q31_t
 * 
pSrc
,

1318 
q31_t
 * 
pD¡
,

1319 
ušt32_t
 
blockSize
);

1330 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1331 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1332 
ušt8_t
 
numSges
,

1333 
q31_t
 * 
pCÛffs
,

1334 
q31_t
 * 
pS‹
,

1335 
št8_t
 
po¡Shiá
);

1345 
¬m_biquad_ÿsÿde_df1_f32
(

1346 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1347 
æßt32_t
 * 
pSrc
,

1348 
æßt32_t
 * 
pD¡
,

1349 
ušt32_t
 
blockSize
);

1359 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1360 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1361 
ušt8_t
 
numSges
,

1362 
æßt32_t
 * 
pCÛffs
,

1363 
æßt32_t
 * 
pS‹
);

1371 
ušt16_t
 
numRows
;

1372 
ušt16_t
 
numCÞs
;

1373 
æßt32_t
 *
pD©a
;

1374 } 
	t¬m_m©rix_š¡ªû_f32
;

1382 
ušt16_t
 
numRows
;

1383 
ušt16_t
 
numCÞs
;

1384 
æßt64_t
 *
pD©a
;

1385 } 
	t¬m_m©rix_š¡ªû_f64
;

1392 
ušt16_t
 
numRows
;

1393 
ušt16_t
 
numCÞs
;

1394 
q15_t
 *
pD©a
;

1395 } 
	t¬m_m©rix_š¡ªû_q15
;

1402 
ušt16_t
 
numRows
;

1403 
ušt16_t
 
numCÞs
;

1404 
q31_t
 *
pD©a
;

1405 } 
	t¬m_m©rix_š¡ªû_q31
;

1416 
¬m_¡©us
 
¬m_m©_add_f32
(

1417 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1418 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1419 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1430 
¬m_¡©us
 
¬m_m©_add_q15
(

1431 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1432 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1433 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1444 
¬m_¡©us
 
¬m_m©_add_q31
(

1445 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1446 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1447 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1458 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_f32
(

1459 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1460 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1461 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1472 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q15
(

1473 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1474 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1475 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1476 
q15_t
 * 
pSü©ch
);

1487 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q31
(

1488 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1489 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1490 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1500 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1501 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1502 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1512 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1513 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1514 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1524 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1525 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1526 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1537 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1538 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1539 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1540 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1552 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1553 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1554 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1555 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1556 
q15_t
 * 
pS‹
);

1568 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1569 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1570 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1571 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1572 
q15_t
 * 
pS‹
);

1583 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1584 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1585 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1586 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1597 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1598 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1599 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1600 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1611 
¬m_¡©us
 
¬m_m©_sub_f32
(

1612 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1613 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1614 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1625 
¬m_¡©us
 
¬m_m©_sub_q15
(

1626 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1627 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1628 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1639 
¬m_¡©us
 
¬m_m©_sub_q31
(

1640 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1641 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1642 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1653 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1654 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1655 
æßt32_t
 
sÿË
,

1656 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1668 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1669 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1670 
q15_t
 
sÿËF¿ù
,

1671 
št32_t
 
shiá
,

1672 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1684 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1685 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1686 
q31_t
 
sÿËF¿ù
,

1687 
št32_t
 
shiá
,

1688 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1698 
¬m_m©_š™_q31
(

1699 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1700 
ušt16_t
 
nRows
,

1701 
ušt16_t
 
nCÞumns
,

1702 
q31_t
 * 
pD©a
);

1712 
¬m_m©_š™_q15
(

1713 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1714 
ušt16_t
 
nRows
,

1715 
ušt16_t
 
nCÞumns
,

1716 
q15_t
 * 
pD©a
);

1726 
¬m_m©_š™_f32
(

1727 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1728 
ušt16_t
 
nRows
,

1729 
ušt16_t
 
nCÞumns
,

1730 
æßt32_t
 * 
pD©a
);

1739 
q15_t
 
A0
;

1740 #ifdeà
ARM_MATH_CM0_FAMILY


1741 
q15_t
 
A1
;

1742 
q15_t
 
A2
;

1744 
q31_t
 
A1
;

1746 
q15_t
 
¡©e
[3];

1747 
q15_t
 
Kp
;

1748 
q15_t
 
Ki
;

1749 
q15_t
 
Kd
;

1750 } 
	t¬m_pid_š¡ªû_q15
;

1757 
q31_t
 
A0
;

1758 
q31_t
 
A1
;

1759 
q31_t
 
A2
;

1760 
q31_t
 
¡©e
[3];

1761 
q31_t
 
Kp
;

1762 
q31_t
 
Ki
;

1763 
q31_t
 
Kd
;

1764 } 
	t¬m_pid_š¡ªû_q31
;

1771 
æßt32_t
 
A0
;

1772 
æßt32_t
 
A1
;

1773 
æßt32_t
 
A2
;

1774 
æßt32_t
 
¡©e
[3];

1775 
æßt32_t
 
Kp
;

1776 
æßt32_t
 
Ki
;

1777 
æßt32_t
 
Kd
;

1778 } 
	t¬m_pid_š¡ªû_f32
;

1787 
¬m_pid_š™_f32
(

1788 
¬m_pid_š¡ªû_f32
 * 
S
,

1789 
št32_t
 
»£tS‹FÏg
);

1796 
¬m_pid_»£t_f32
(

1797 
¬m_pid_š¡ªû_f32
 * 
S
);

1805 
¬m_pid_š™_q31
(

1806 
¬m_pid_š¡ªû_q31
 * 
S
,

1807 
št32_t
 
»£tS‹FÏg
);

1815 
¬m_pid_»£t_q31
(

1816 
¬m_pid_š¡ªû_q31
 * 
S
);

1824 
¬m_pid_š™_q15
(

1825 
¬m_pid_š¡ªû_q15
 * 
S
,

1826 
št32_t
 
»£tS‹FÏg
);

1833 
¬m_pid_»£t_q15
(

1834 
¬m_pid_š¡ªû_q15
 * 
S
);

1842 
ušt32_t
 
nV®ues
;

1843 
æßt32_t
 
x1
;

1844 
æßt32_t
 
xS·cšg
;

1845 
æßt32_t
 *
pYD©a
;

1846 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1853 
ušt16_t
 
numRows
;

1854 
ušt16_t
 
numCÞs
;

1855 
æßt32_t
 *
pD©a
;

1856 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1863 
ušt16_t
 
numRows
;

1864 
ušt16_t
 
numCÞs
;

1865 
q31_t
 *
pD©a
;

1866 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1873 
ušt16_t
 
numRows
;

1874 
ušt16_t
 
numCÞs
;

1875 
q15_t
 *
pD©a
;

1876 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1883 
ušt16_t
 
numRows
;

1884 
ušt16_t
 
numCÞs
;

1885 
q7_t
 *
pD©a
;

1886 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1896 
¬m_muÉ_q7
(

1897 
q7_t
 * 
pSrcA
,

1898 
q7_t
 * 
pSrcB
,

1899 
q7_t
 * 
pD¡
,

1900 
ušt32_t
 
blockSize
);

1910 
¬m_muÉ_q15
(

1911 
q15_t
 * 
pSrcA
,

1912 
q15_t
 * 
pSrcB
,

1913 
q15_t
 * 
pD¡
,

1914 
ušt32_t
 
blockSize
);

1924 
¬m_muÉ_q31
(

1925 
q31_t
 * 
pSrcA
,

1926 
q31_t
 * 
pSrcB
,

1927 
q31_t
 * 
pD¡
,

1928 
ušt32_t
 
blockSize
);

1938 
¬m_muÉ_f32
(

1939 
æßt32_t
 * 
pSrcA
,

1940 
æßt32_t
 * 
pSrcB
,

1941 
æßt32_t
 * 
pD¡
,

1942 
ušt32_t
 
blockSize
);

1950 
ušt16_t
 
fáL’
;

1951 
ušt8_t
 
ifáFÏg
;

1952 
ušt8_t
 
b™Rev”£FÏg
;

1953 
q15_t
 *
pTwiddË
;

1954 
ušt16_t
 *
pB™RevTabË
;

1955 
ušt16_t
 
twidCÛfModif›r
;

1956 
ušt16_t
 
b™RevFaùÜ
;

1957 } 
	t¬m_cfá_¿dix2_š¡ªû_q15
;

1960 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q15
(

1961 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1962 
ušt16_t
 
fáL’
,

1963 
ušt8_t
 
ifáFÏg
,

1964 
ušt8_t
 
b™Rev”£FÏg
);

1967 
¬m_cfá_¿dix2_q15
(

1968 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1969 
q15_t
 * 
pSrc
);

1977 
ušt16_t
 
fáL’
;

1978 
ušt8_t
 
ifáFÏg
;

1979 
ušt8_t
 
b™Rev”£FÏg
;

1980 
q15_t
 *
pTwiddË
;

1981 
ušt16_t
 *
pB™RevTabË
;

1982 
ušt16_t
 
twidCÛfModif›r
;

1983 
ušt16_t
 
b™RevFaùÜ
;

1984 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1987 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1988 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1989 
ušt16_t
 
fáL’
,

1990 
ušt8_t
 
ifáFÏg
,

1991 
ušt8_t
 
b™Rev”£FÏg
);

1994 
¬m_cfá_¿dix4_q15
(

1995 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1996 
q15_t
 * 
pSrc
);

2003 
ušt16_t
 
fáL’
;

2004 
ušt8_t
 
ifáFÏg
;

2005 
ušt8_t
 
b™Rev”£FÏg
;

2006 
q31_t
 *
pTwiddË
;

2007 
ušt16_t
 *
pB™RevTabË
;

2008 
ušt16_t
 
twidCÛfModif›r
;

2009 
ušt16_t
 
b™RevFaùÜ
;

2010 } 
	t¬m_cfá_¿dix2_š¡ªû_q31
;

2013 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q31
(

2014 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2015 
ušt16_t
 
fáL’
,

2016 
ušt8_t
 
ifáFÏg
,

2017 
ušt8_t
 
b™Rev”£FÏg
);

2020 
¬m_cfá_¿dix2_q31
(

2021 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2022 
q31_t
 * 
pSrc
);

2029 
ušt16_t
 
fáL’
;

2030 
ušt8_t
 
ifáFÏg
;

2031 
ušt8_t
 
b™Rev”£FÏg
;

2032 
q31_t
 *
pTwiddË
;

2033 
ušt16_t
 *
pB™RevTabË
;

2034 
ušt16_t
 
twidCÛfModif›r
;

2035 
ušt16_t
 
b™RevFaùÜ
;

2036 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

2039 
¬m_cfá_¿dix4_q31
(

2040 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2041 
q31_t
 * 
pSrc
);

2044 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

2045 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2046 
ušt16_t
 
fáL’
,

2047 
ušt8_t
 
ifáFÏg
,

2048 
ušt8_t
 
b™Rev”£FÏg
);

2055 
ušt16_t
 
fáL’
;

2056 
ušt8_t
 
ifáFÏg
;

2057 
ušt8_t
 
b™Rev”£FÏg
;

2058 
æßt32_t
 *
pTwiddË
;

2059 
ušt16_t
 *
pB™RevTabË
;

2060 
ušt16_t
 
twidCÛfModif›r
;

2061 
ušt16_t
 
b™RevFaùÜ
;

2062 
æßt32_t
 
ÚebyfáL’
;

2063 } 
	t¬m_cfá_¿dix2_š¡ªû_f32
;

2066 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_f32
(

2067 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2068 
ušt16_t
 
fáL’
,

2069 
ušt8_t
 
ifáFÏg
,

2070 
ušt8_t
 
b™Rev”£FÏg
);

2073 
¬m_cfá_¿dix2_f32
(

2074 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2075 
æßt32_t
 * 
pSrc
);

2082 
ušt16_t
 
fáL’
;

2083 
ušt8_t
 
ifáFÏg
;

2084 
ušt8_t
 
b™Rev”£FÏg
;

2085 
æßt32_t
 *
pTwiddË
;

2086 
ušt16_t
 *
pB™RevTabË
;

2087 
ušt16_t
 
twidCÛfModif›r
;

2088 
ušt16_t
 
b™RevFaùÜ
;

2089 
æßt32_t
 
ÚebyfáL’
;

2090 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

2093 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2094 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2095 
ušt16_t
 
fáL’
,

2096 
ušt8_t
 
ifáFÏg
,

2097 
ušt8_t
 
b™Rev”£FÏg
);

2100 
¬m_cfá_¿dix4_f32
(

2101 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2102 
æßt32_t
 * 
pSrc
);

2109 
ušt16_t
 
fáL’
;

2110 cÚ¡ 
q15_t
 *
pTwiddË
;

2111 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2112 
ušt16_t
 
b™RevL’gth
;

2113 } 
	t¬m_cfá_š¡ªû_q15
;

2115 
¬m_cfá_q15
(

2116 cÚ¡ 
¬m_cfá_š¡ªû_q15
 * 
S
,

2117 
q15_t
 * 
p1
,

2118 
ušt8_t
 
ifáFÏg
,

2119 
ušt8_t
 
b™Rev”£FÏg
);

2126 
ušt16_t
 
fáL’
;

2127 cÚ¡ 
q31_t
 *
pTwiddË
;

2128 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2129 
ušt16_t
 
b™RevL’gth
;

2130 } 
	t¬m_cfá_š¡ªû_q31
;

2132 
¬m_cfá_q31
(

2133 cÚ¡ 
¬m_cfá_š¡ªû_q31
 * 
S
,

2134 
q31_t
 * 
p1
,

2135 
ušt8_t
 
ifáFÏg
,

2136 
ušt8_t
 
b™Rev”£FÏg
);

2143 
ušt16_t
 
fáL’
;

2144 cÚ¡ 
æßt32_t
 *
pTwiddË
;

2145 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2146 
ušt16_t
 
b™RevL’gth
;

2147 } 
	t¬m_cfá_š¡ªû_f32
;

2149 
¬m_cfá_f32
(

2150 cÚ¡ 
¬m_cfá_š¡ªû_f32
 * 
S
,

2151 
æßt32_t
 * 
p1
,

2152 
ušt8_t
 
ifáFÏg
,

2153 
ušt8_t
 
b™Rev”£FÏg
);

2160 
ušt32_t
 
fáL’R—l
;

2161 
ušt8_t
 
ifáFÏgR
;

2162 
ušt8_t
 
b™Rev”£FÏgR
;

2163 
ušt32_t
 
twidCÛfRModif›r
;

2164 
q15_t
 *
pTwiddËAR—l
;

2165 
q15_t
 *
pTwiddËBR—l
;

2166 cÚ¡ 
¬m_cfá_š¡ªû_q15
 *
pCfá
;

2167 } 
	t¬m_rfá_š¡ªû_q15
;

2169 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2170 
¬m_rfá_š¡ªû_q15
 * 
S
,

2171 
ušt32_t
 
fáL’R—l
,

2172 
ušt32_t
 
ifáFÏgR
,

2173 
ušt32_t
 
b™Rev”£FÏg
);

2175 
¬m_rfá_q15
(

2176 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2177 
q15_t
 * 
pSrc
,

2178 
q15_t
 * 
pD¡
);

2185 
ušt32_t
 
fáL’R—l
;

2186 
ušt8_t
 
ifáFÏgR
;

2187 
ušt8_t
 
b™Rev”£FÏgR
;

2188 
ušt32_t
 
twidCÛfRModif›r
;

2189 
q31_t
 *
pTwiddËAR—l
;

2190 
q31_t
 *
pTwiddËBR—l
;

2191 cÚ¡ 
¬m_cfá_š¡ªû_q31
 *
pCfá
;

2192 } 
	t¬m_rfá_š¡ªû_q31
;

2194 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2195 
¬m_rfá_š¡ªû_q31
 * 
S
,

2196 
ušt32_t
 
fáL’R—l
,

2197 
ušt32_t
 
ifáFÏgR
,

2198 
ušt32_t
 
b™Rev”£FÏg
);

2200 
¬m_rfá_q31
(

2201 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2202 
q31_t
 * 
pSrc
,

2203 
q31_t
 * 
pD¡
);

2210 
ušt32_t
 
fáL’R—l
;

2211 
ušt16_t
 
fáL’By2
;

2212 
ušt8_t
 
ifáFÏgR
;

2213 
ušt8_t
 
b™Rev”£FÏgR
;

2214 
ušt32_t
 
twidCÛfRModif›r
;

2215 
æßt32_t
 *
pTwiddËAR—l
;

2216 
æßt32_t
 *
pTwiddËBR—l
;

2217 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2218 } 
	t¬m_rfá_š¡ªû_f32
;

2220 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2221 
¬m_rfá_š¡ªû_f32
 * 
S
,

2222 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2223 
ušt32_t
 
fáL’R—l
,

2224 
ušt32_t
 
ifáFÏgR
,

2225 
ušt32_t
 
b™Rev”£FÏg
);

2227 
¬m_rfá_f32
(

2228 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2229 
æßt32_t
 * 
pSrc
,

2230 
æßt32_t
 * 
pD¡
);

2237 
¬m_cfá_š¡ªû_f32
 
Sšt
;

2238 
ušt16_t
 
fáL’RFFT
;

2239 
æßt32_t
 * 
pTwiddËRFFT
;

2240 } 
	t¬m_rfá_ç¡_š¡ªû_f32
 ;

2242 
¬m_¡©us
 
¬m_rfá_ç¡_š™_f32
 (

2243 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2244 
ušt16_t
 
fáL’
);

2246 
¬m_rfá_ç¡_f32
(

2247 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2248 
æßt32_t
 * 
p
, flßt32_ˆ* 
pOut
,

2249 
ušt8_t
 
ifáFÏg
);

2256 
ušt16_t
 
N
;

2257 
ušt16_t
 
Nby2
;

2258 
æßt32_t
 
nÜm®ize
;

2259 
æßt32_t
 *
pTwiddË
;

2260 
æßt32_t
 *
pCosFaùÜ
;

2261 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2262 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2263 } 
	t¬m_dù4_š¡ªû_f32
;

2276 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2277 
¬m_dù4_š¡ªû_f32
 * 
S
,

2278 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2279 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2280 
ušt16_t
 
N
,

2281 
ušt16_t
 
Nby2
,

2282 
æßt32_t
 
nÜm®ize
);

2291 
¬m_dù4_f32
(

2292 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2293 
æßt32_t
 * 
pS‹
,

2294 
æßt32_t
 * 
pIÆšeBufãr
);

2302 
ušt16_t
 
N
;

2303 
ušt16_t
 
Nby2
;

2304 
q31_t
 
nÜm®ize
;

2305 
q31_t
 *
pTwiddË
;

2306 
q31_t
 *
pCosFaùÜ
;

2307 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2308 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2309 } 
	t¬m_dù4_š¡ªû_q31
;

2322 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2323 
¬m_dù4_š¡ªû_q31
 * 
S
,

2324 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2325 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2326 
ušt16_t
 
N
,

2327 
ušt16_t
 
Nby2
,

2328 
q31_t
 
nÜm®ize
);

2337 
¬m_dù4_q31
(

2338 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2339 
q31_t
 * 
pS‹
,

2340 
q31_t
 * 
pIÆšeBufãr
);

2348 
ušt16_t
 
N
;

2349 
ušt16_t
 
Nby2
;

2350 
q15_t
 
nÜm®ize
;

2351 
q15_t
 *
pTwiddË
;

2352 
q15_t
 *
pCosFaùÜ
;

2353 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2354 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2355 } 
	t¬m_dù4_š¡ªû_q15
;

2368 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2369 
¬m_dù4_š¡ªû_q15
 * 
S
,

2370 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2371 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2372 
ušt16_t
 
N
,

2373 
ušt16_t
 
Nby2
,

2374 
q15_t
 
nÜm®ize
);

2383 
¬m_dù4_q15
(

2384 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2385 
q15_t
 * 
pS‹
,

2386 
q15_t
 * 
pIÆšeBufãr
);

2396 
¬m_add_f32
(

2397 
æßt32_t
 * 
pSrcA
,

2398 
æßt32_t
 * 
pSrcB
,

2399 
æßt32_t
 * 
pD¡
,

2400 
ušt32_t
 
blockSize
);

2410 
¬m_add_q7
(

2411 
q7_t
 * 
pSrcA
,

2412 
q7_t
 * 
pSrcB
,

2413 
q7_t
 * 
pD¡
,

2414 
ušt32_t
 
blockSize
);

2424 
¬m_add_q15
(

2425 
q15_t
 * 
pSrcA
,

2426 
q15_t
 * 
pSrcB
,

2427 
q15_t
 * 
pD¡
,

2428 
ušt32_t
 
blockSize
);

2438 
¬m_add_q31
(

2439 
q31_t
 * 
pSrcA
,

2440 
q31_t
 * 
pSrcB
,

2441 
q31_t
 * 
pD¡
,

2442 
ušt32_t
 
blockSize
);

2452 
¬m_sub_f32
(

2453 
æßt32_t
 * 
pSrcA
,

2454 
æßt32_t
 * 
pSrcB
,

2455 
æßt32_t
 * 
pD¡
,

2456 
ušt32_t
 
blockSize
);

2466 
¬m_sub_q7
(

2467 
q7_t
 * 
pSrcA
,

2468 
q7_t
 * 
pSrcB
,

2469 
q7_t
 * 
pD¡
,

2470 
ušt32_t
 
blockSize
);

2480 
¬m_sub_q15
(

2481 
q15_t
 * 
pSrcA
,

2482 
q15_t
 * 
pSrcB
,

2483 
q15_t
 * 
pD¡
,

2484 
ušt32_t
 
blockSize
);

2494 
¬m_sub_q31
(

2495 
q31_t
 * 
pSrcA
,

2496 
q31_t
 * 
pSrcB
,

2497 
q31_t
 * 
pD¡
,

2498 
ušt32_t
 
blockSize
);

2508 
¬m_sÿË_f32
(

2509 
æßt32_t
 * 
pSrc
,

2510 
æßt32_t
 
sÿË
,

2511 
æßt32_t
 * 
pD¡
,

2512 
ušt32_t
 
blockSize
);

2523 
¬m_sÿË_q7
(

2524 
q7_t
 * 
pSrc
,

2525 
q7_t
 
sÿËF¿ù
,

2526 
št8_t
 
shiá
,

2527 
q7_t
 * 
pD¡
,

2528 
ušt32_t
 
blockSize
);

2539 
¬m_sÿË_q15
(

2540 
q15_t
 * 
pSrc
,

2541 
q15_t
 
sÿËF¿ù
,

2542 
št8_t
 
shiá
,

2543 
q15_t
 * 
pD¡
,

2544 
ušt32_t
 
blockSize
);

2555 
¬m_sÿË_q31
(

2556 
q31_t
 * 
pSrc
,

2557 
q31_t
 
sÿËF¿ù
,

2558 
št8_t
 
shiá
,

2559 
q31_t
 * 
pD¡
,

2560 
ušt32_t
 
blockSize
);

2569 
¬m_abs_q7
(

2570 
q7_t
 * 
pSrc
,

2571 
q7_t
 * 
pD¡
,

2572 
ušt32_t
 
blockSize
);

2581 
¬m_abs_f32
(

2582 
æßt32_t
 * 
pSrc
,

2583 
æßt32_t
 * 
pD¡
,

2584 
ušt32_t
 
blockSize
);

2593 
¬m_abs_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 * 
pD¡
,

2596 
ušt32_t
 
blockSize
);

2605 
¬m_abs_q31
(

2606 
q31_t
 * 
pSrc
,

2607 
q31_t
 * 
pD¡
,

2608 
ušt32_t
 
blockSize
);

2618 
¬m_dÙ_´od_f32
(

2619 
æßt32_t
 * 
pSrcA
,

2620 
æßt32_t
 * 
pSrcB
,

2621 
ušt32_t
 
blockSize
,

2622 
æßt32_t
 * 
»suÉ
);

2632 
¬m_dÙ_´od_q7
(

2633 
q7_t
 * 
pSrcA
,

2634 
q7_t
 * 
pSrcB
,

2635 
ušt32_t
 
blockSize
,

2636 
q31_t
 * 
»suÉ
);

2646 
¬m_dÙ_´od_q15
(

2647 
q15_t
 * 
pSrcA
,

2648 
q15_t
 * 
pSrcB
,

2649 
ušt32_t
 
blockSize
,

2650 
q63_t
 * 
»suÉ
);

2660 
¬m_dÙ_´od_q31
(

2661 
q31_t
 * 
pSrcA
,

2662 
q31_t
 * 
pSrcB
,

2663 
ušt32_t
 
blockSize
,

2664 
q63_t
 * 
»suÉ
);

2674 
¬m_shiá_q7
(

2675 
q7_t
 * 
pSrc
,

2676 
št8_t
 
shiáB™s
,

2677 
q7_t
 * 
pD¡
,

2678 
ušt32_t
 
blockSize
);

2688 
¬m_shiá_q15
(

2689 
q15_t
 * 
pSrc
,

2690 
št8_t
 
shiáB™s
,

2691 
q15_t
 * 
pD¡
,

2692 
ušt32_t
 
blockSize
);

2702 
¬m_shiá_q31
(

2703 
q31_t
 * 
pSrc
,

2704 
št8_t
 
shiáB™s
,

2705 
q31_t
 * 
pD¡
,

2706 
ušt32_t
 
blockSize
);

2716 
¬m_off£t_f32
(

2717 
æßt32_t
 * 
pSrc
,

2718 
æßt32_t
 
off£t
,

2719 
æßt32_t
 * 
pD¡
,

2720 
ušt32_t
 
blockSize
);

2730 
¬m_off£t_q7
(

2731 
q7_t
 * 
pSrc
,

2732 
q7_t
 
off£t
,

2733 
q7_t
 * 
pD¡
,

2734 
ušt32_t
 
blockSize
);

2744 
¬m_off£t_q15
(

2745 
q15_t
 * 
pSrc
,

2746 
q15_t
 
off£t
,

2747 
q15_t
 * 
pD¡
,

2748 
ušt32_t
 
blockSize
);

2758 
¬m_off£t_q31
(

2759 
q31_t
 * 
pSrc
,

2760 
q31_t
 
off£t
,

2761 
q31_t
 * 
pD¡
,

2762 
ušt32_t
 
blockSize
);

2771 
¬m_Ãg©e_f32
(

2772 
æßt32_t
 * 
pSrc
,

2773 
æßt32_t
 * 
pD¡
,

2774 
ušt32_t
 
blockSize
);

2783 
¬m_Ãg©e_q7
(

2784 
q7_t
 * 
pSrc
,

2785 
q7_t
 * 
pD¡
,

2786 
ušt32_t
 
blockSize
);

2795 
¬m_Ãg©e_q15
(

2796 
q15_t
 * 
pSrc
,

2797 
q15_t
 * 
pD¡
,

2798 
ušt32_t
 
blockSize
);

2807 
¬m_Ãg©e_q31
(

2808 
q31_t
 * 
pSrc
,

2809 
q31_t
 * 
pD¡
,

2810 
ušt32_t
 
blockSize
);

2819 
¬m_cÝy_f32
(

2820 
æßt32_t
 * 
pSrc
,

2821 
æßt32_t
 * 
pD¡
,

2822 
ušt32_t
 
blockSize
);

2831 
¬m_cÝy_q7
(

2832 
q7_t
 * 
pSrc
,

2833 
q7_t
 * 
pD¡
,

2834 
ušt32_t
 
blockSize
);

2843 
¬m_cÝy_q15
(

2844 
q15_t
 * 
pSrc
,

2845 
q15_t
 * 
pD¡
,

2846 
ušt32_t
 
blockSize
);

2855 
¬m_cÝy_q31
(

2856 
q31_t
 * 
pSrc
,

2857 
q31_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2867 
¬m_fžl_f32
(

2868 
æßt32_t
 
v®ue
,

2869 
æßt32_t
 * 
pD¡
,

2870 
ušt32_t
 
blockSize
);

2879 
¬m_fžl_q7
(

2880 
q7_t
 
v®ue
,

2881 
q7_t
 * 
pD¡
,

2882 
ušt32_t
 
blockSize
);

2891 
¬m_fžl_q15
(

2892 
q15_t
 
v®ue
,

2893 
q15_t
 * 
pD¡
,

2894 
ušt32_t
 
blockSize
);

2903 
¬m_fžl_q31
(

2904 
q31_t
 
v®ue
,

2905 
q31_t
 * 
pD¡
,

2906 
ušt32_t
 
blockSize
);

2917 
¬m_cÚv_f32
(

2918 
æßt32_t
 * 
pSrcA
,

2919 
ušt32_t
 
¤cAL’
,

2920 
æßt32_t
 * 
pSrcB
,

2921 
ušt32_t
 
¤cBL’
,

2922 
æßt32_t
 * 
pD¡
);

2935 
¬m_cÚv_Ýt_q15
(

2936 
q15_t
 * 
pSrcA
,

2937 
ušt32_t
 
¤cAL’
,

2938 
q15_t
 * 
pSrcB
,

2939 
ušt32_t
 
¤cBL’
,

2940 
q15_t
 * 
pD¡
,

2941 
q15_t
 * 
pSü©ch1
,

2942 
q15_t
 * 
pSü©ch2
);

2953 
¬m_cÚv_q15
(

2954 
q15_t
 * 
pSrcA
,

2955 
ušt32_t
 
¤cAL’
,

2956 
q15_t
 * 
pSrcB
,

2957 
ušt32_t
 
¤cBL’
,

2958 
q15_t
 * 
pD¡
);

2969 
¬m_cÚv_ç¡_q15
(

2970 
q15_t
 * 
pSrcA
,

2971 
ušt32_t
 
¤cAL’
,

2972 
q15_t
 * 
pSrcB
,

2973 
ušt32_t
 
¤cBL’
,

2974 
q15_t
 * 
pD¡
);

2987 
¬m_cÚv_ç¡_Ýt_q15
(

2988 
q15_t
 * 
pSrcA
,

2989 
ušt32_t
 
¤cAL’
,

2990 
q15_t
 * 
pSrcB
,

2991 
ušt32_t
 
¤cBL’
,

2992 
q15_t
 * 
pD¡
,

2993 
q15_t
 * 
pSü©ch1
,

2994 
q15_t
 * 
pSü©ch2
);

3005 
¬m_cÚv_q31
(

3006 
q31_t
 * 
pSrcA
,

3007 
ušt32_t
 
¤cAL’
,

3008 
q31_t
 * 
pSrcB
,

3009 
ušt32_t
 
¤cBL’
,

3010 
q31_t
 * 
pD¡
);

3021 
¬m_cÚv_ç¡_q31
(

3022 
q31_t
 * 
pSrcA
,

3023 
ušt32_t
 
¤cAL’
,

3024 
q31_t
 * 
pSrcB
,

3025 
ušt32_t
 
¤cBL’
,

3026 
q31_t
 * 
pD¡
);

3039 
¬m_cÚv_Ýt_q7
(

3040 
q7_t
 * 
pSrcA
,

3041 
ušt32_t
 
¤cAL’
,

3042 
q7_t
 * 
pSrcB
,

3043 
ušt32_t
 
¤cBL’
,

3044 
q7_t
 * 
pD¡
,

3045 
q15_t
 * 
pSü©ch1
,

3046 
q15_t
 * 
pSü©ch2
);

3057 
¬m_cÚv_q7
(

3058 
q7_t
 * 
pSrcA
,

3059 
ušt32_t
 
¤cAL’
,

3060 
q7_t
 * 
pSrcB
,

3061 
ušt32_t
 
¤cBL’
,

3062 
q7_t
 * 
pD¡
);

3076 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3077 
æßt32_t
 * 
pSrcA
,

3078 
ušt32_t
 
¤cAL’
,

3079 
æßt32_t
 * 
pSrcB
,

3080 
ušt32_t
 
¤cBL’
,

3081 
æßt32_t
 * 
pD¡
,

3082 
ušt32_t
 
fœ¡Index
,

3083 
ušt32_t
 
numPošts
);

3099 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q15
(

3100 
q15_t
 * 
pSrcA
,

3101 
ušt32_t
 
¤cAL’
,

3102 
q15_t
 * 
pSrcB
,

3103 
ušt32_t
 
¤cBL’
,

3104 
q15_t
 * 
pD¡
,

3105 
ušt32_t
 
fœ¡Index
,

3106 
ušt32_t
 
numPošts
,

3107 
q15_t
 * 
pSü©ch1
,

3108 
q15_t
 * 
pSü©ch2
);

3122 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3123 
q15_t
 * 
pSrcA
,

3124 
ušt32_t
 
¤cAL’
,

3125 
q15_t
 * 
pSrcB
,

3126 
ušt32_t
 
¤cBL’
,

3127 
q15_t
 * 
pD¡
,

3128 
ušt32_t
 
fœ¡Index
,

3129 
ušt32_t
 
numPošts
);

3143 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3144 
q15_t
 * 
pSrcA
,

3145 
ušt32_t
 
¤cAL’
,

3146 
q15_t
 * 
pSrcB
,

3147 
ušt32_t
 
¤cBL’
,

3148 
q15_t
 * 
pD¡
,

3149 
ušt32_t
 
fœ¡Index
,

3150 
ušt32_t
 
numPošts
);

3166 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_Ýt_q15
(

3167 
q15_t
 * 
pSrcA
,

3168 
ušt32_t
 
¤cAL’
,

3169 
q15_t
 * 
pSrcB
,

3170 
ušt32_t
 
¤cBL’
,

3171 
q15_t
 * 
pD¡
,

3172 
ušt32_t
 
fœ¡Index
,

3173 
ušt32_t
 
numPošts
,

3174 
q15_t
 * 
pSü©ch1
,

3175 
q15_t
 * 
pSü©ch2
);

3189 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3190 
q31_t
 * 
pSrcA
,

3191 
ušt32_t
 
¤cAL’
,

3192 
q31_t
 * 
pSrcB
,

3193 
ušt32_t
 
¤cBL’
,

3194 
q31_t
 * 
pD¡
,

3195 
ušt32_t
 
fœ¡Index
,

3196 
ušt32_t
 
numPošts
);

3210 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3211 
q31_t
 * 
pSrcA
,

3212 
ušt32_t
 
¤cAL’
,

3213 
q31_t
 * 
pSrcB
,

3214 
ušt32_t
 
¤cBL’
,

3215 
q31_t
 * 
pD¡
,

3216 
ušt32_t
 
fœ¡Index
,

3217 
ušt32_t
 
numPošts
);

3233 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q7
(

3234 
q7_t
 * 
pSrcA
,

3235 
ušt32_t
 
¤cAL’
,

3236 
q7_t
 * 
pSrcB
,

3237 
ušt32_t
 
¤cBL’
,

3238 
q7_t
 * 
pD¡
,

3239 
ušt32_t
 
fœ¡Index
,

3240 
ušt32_t
 
numPošts
,

3241 
q15_t
 * 
pSü©ch1
,

3242 
q15_t
 * 
pSü©ch2
);

3256 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3257 
q7_t
 * 
pSrcA
,

3258 
ušt32_t
 
¤cAL’
,

3259 
q7_t
 * 
pSrcB
,

3260 
ušt32_t
 
¤cBL’
,

3261 
q7_t
 * 
pD¡
,

3262 
ušt32_t
 
fœ¡Index
,

3263 
ušt32_t
 
numPošts
);

3271 
ušt8_t
 
M
;

3272 
ušt16_t
 
numT­s
;

3273 
q15_t
 *
pCÛffs
;

3274 
q15_t
 *
pS‹
;

3275 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3282 
ušt8_t
 
M
;

3283 
ušt16_t
 
numT­s
;

3284 
q31_t
 *
pCÛffs
;

3285 
q31_t
 *
pS‹
;

3286 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3293 
ušt8_t
 
M
;

3294 
ušt16_t
 
numT­s
;

3295 
æßt32_t
 *
pCÛffs
;

3296 
æßt32_t
 *
pS‹
;

3297 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3307 
¬m_fœ_decim©e_f32
(

3308 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3309 
æßt32_t
 * 
pSrc
,

3310 
æßt32_t
 * 
pD¡
,

3311 
ušt32_t
 
blockSize
);

3325 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3326 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3327 
ušt16_t
 
numT­s
,

3328 
ušt8_t
 
M
,

3329 
æßt32_t
 * 
pCÛffs
,

3330 
æßt32_t
 * 
pS‹
,

3331 
ušt32_t
 
blockSize
);

3341 
¬m_fœ_decim©e_q15
(

3342 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3343 
q15_t
 * 
pSrc
,

3344 
q15_t
 * 
pD¡
,

3345 
ušt32_t
 
blockSize
);

3355 
¬m_fœ_decim©e_ç¡_q15
(

3356 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3357 
q15_t
 * 
pSrc
,

3358 
q15_t
 * 
pD¡
,

3359 
ušt32_t
 
blockSize
);

3373 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3374 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3375 
ušt16_t
 
numT­s
,

3376 
ušt8_t
 
M
,

3377 
q15_t
 * 
pCÛffs
,

3378 
q15_t
 * 
pS‹
,

3379 
ušt32_t
 
blockSize
);

3389 
¬m_fœ_decim©e_q31
(

3390 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3391 
q31_t
 * 
pSrc
,

3392 
q31_t
 * 
pD¡
,

3393 
ušt32_t
 
blockSize
);

3402 
¬m_fœ_decim©e_ç¡_q31
(

3403 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3404 
q31_t
 * 
pSrc
,

3405 
q31_t
 * 
pD¡
,

3406 
ušt32_t
 
blockSize
);

3420 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3421 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3422 
ušt16_t
 
numT­s
,

3423 
ušt8_t
 
M
,

3424 
q31_t
 * 
pCÛffs
,

3425 
q31_t
 * 
pS‹
,

3426 
ušt32_t
 
blockSize
);

3434 
ušt8_t
 
L
;

3435 
ušt16_t
 
pha£L’gth
;

3436 
q15_t
 *
pCÛffs
;

3437 
q15_t
 *
pS‹
;

3438 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3445 
ušt8_t
 
L
;

3446 
ušt16_t
 
pha£L’gth
;

3447 
q31_t
 *
pCÛffs
;

3448 
q31_t
 *
pS‹
;

3449 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3456 
ušt8_t
 
L
;

3457 
ušt16_t
 
pha£L’gth
;

3458 
æßt32_t
 *
pCÛffs
;

3459 
æßt32_t
 *
pS‹
;

3460 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3470 
¬m_fœ_š‹½Þ©e_q15
(

3471 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3472 
q15_t
 * 
pSrc
,

3473 
q15_t
 * 
pD¡
,

3474 
ušt32_t
 
blockSize
);

3488 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3489 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3490 
ušt8_t
 
L
,

3491 
ušt16_t
 
numT­s
,

3492 
q15_t
 * 
pCÛffs
,

3493 
q15_t
 * 
pS‹
,

3494 
ušt32_t
 
blockSize
);

3504 
¬m_fœ_š‹½Þ©e_q31
(

3505 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3506 
q31_t
 * 
pSrc
,

3507 
q31_t
 * 
pD¡
,

3508 
ušt32_t
 
blockSize
);

3522 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3523 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3524 
ušt8_t
 
L
,

3525 
ušt16_t
 
numT­s
,

3526 
q31_t
 * 
pCÛffs
,

3527 
q31_t
 * 
pS‹
,

3528 
ušt32_t
 
blockSize
);

3538 
¬m_fœ_š‹½Þ©e_f32
(

3539 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3540 
æßt32_t
 * 
pSrc
,

3541 
æßt32_t
 * 
pD¡
,

3542 
ušt32_t
 
blockSize
);

3556 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3557 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3558 
ušt8_t
 
L
,

3559 
ušt16_t
 
numT­s
,

3560 
æßt32_t
 * 
pCÛffs
,

3561 
æßt32_t
 * 
pS‹
,

3562 
ušt32_t
 
blockSize
);

3570 
ušt8_t
 
numSges
;

3571 
q63_t
 *
pS‹
;

3572 
q31_t
 *
pCÛffs
;

3573 
ušt8_t
 
po¡Shiá
;

3574 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3583 
¬m_biquad_ÿs_df1_32x64_q31
(

3584 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3585 
q31_t
 * 
pSrc
,

3586 
q31_t
 * 
pD¡
,

3587 
ušt32_t
 
blockSize
);

3597 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3598 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3599 
ušt8_t
 
numSges
,

3600 
q31_t
 * 
pCÛffs
,

3601 
q63_t
 * 
pS‹
,

3602 
ušt8_t
 
po¡Shiá
);

3610 
ušt8_t
 
numSges
;

3611 
æßt32_t
 *
pS‹
;

3612 
æßt32_t
 *
pCÛffs
;

3613 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3620 
ušt8_t
 
numSges
;

3621 
æßt32_t
 *
pS‹
;

3622 
æßt32_t
 *
pCÛffs
;

3623 } 
	t¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
;

3630 
ušt8_t
 
numSges
;

3631 
æßt64_t
 *
pS‹
;

3632 
æßt64_t
 *
pCÛffs
;

3633 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
;

3643 
¬m_biquad_ÿsÿde_df2T_f32
(

3644 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3645 
æßt32_t
 * 
pSrc
,

3646 
æßt32_t
 * 
pD¡
,

3647 
ušt32_t
 
blockSize
);

3657 
¬m_biquad_ÿsÿde_¡”eo_df2T_f32
(

3658 cÚ¡ 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3659 
æßt32_t
 * 
pSrc
,

3660 
æßt32_t
 * 
pD¡
,

3661 
ušt32_t
 
blockSize
);

3671 
¬m_biquad_ÿsÿde_df2T_f64
(

3672 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3673 
æßt64_t
 * 
pSrc
,

3674 
æßt64_t
 * 
pD¡
,

3675 
ušt32_t
 
blockSize
);

3685 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3686 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3687 
ušt8_t
 
numSges
,

3688 
æßt32_t
 * 
pCÛffs
,

3689 
æßt32_t
 * 
pS‹
);

3699 
¬m_biquad_ÿsÿde_¡”eo_df2T_š™_f32
(

3700 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3701 
ušt8_t
 
numSges
,

3702 
æßt32_t
 * 
pCÛffs
,

3703 
æßt32_t
 * 
pS‹
);

3713 
¬m_biquad_ÿsÿde_df2T_š™_f64
(

3714 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3715 
ušt8_t
 
numSges
,

3716 
æßt64_t
 * 
pCÛffs
,

3717 
æßt64_t
 * 
pS‹
);

3725 
ušt16_t
 
numSges
;

3726 
q15_t
 *
pS‹
;

3727 
q15_t
 *
pCÛffs
;

3728 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3735 
ušt16_t
 
numSges
;

3736 
q31_t
 *
pS‹
;

3737 
q31_t
 *
pCÛffs
;

3738 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3745 
ušt16_t
 
numSges
;

3746 
æßt32_t
 *
pS‹
;

3747 
æßt32_t
 *
pCÛffs
;

3748 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3758 
¬m_fœ_Ï‰iû_š™_q15
(

3759 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3760 
ušt16_t
 
numSges
,

3761 
q15_t
 * 
pCÛffs
,

3762 
q15_t
 * 
pS‹
);

3772 
¬m_fœ_Ï‰iû_q15
(

3773 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3774 
q15_t
 * 
pSrc
,

3775 
q15_t
 * 
pD¡
,

3776 
ušt32_t
 
blockSize
);

3786 
¬m_fœ_Ï‰iû_š™_q31
(

3787 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3788 
ušt16_t
 
numSges
,

3789 
q31_t
 * 
pCÛffs
,

3790 
q31_t
 * 
pS‹
);

3800 
¬m_fœ_Ï‰iû_q31
(

3801 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3802 
q31_t
 * 
pSrc
,

3803 
q31_t
 * 
pD¡
,

3804 
ušt32_t
 
blockSize
);

3814 
¬m_fœ_Ï‰iû_š™_f32
(

3815 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3816 
ušt16_t
 
numSges
,

3817 
æßt32_t
 * 
pCÛffs
,

3818 
æßt32_t
 * 
pS‹
);

3828 
¬m_fœ_Ï‰iû_f32
(

3829 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3830 
æßt32_t
 * 
pSrc
,

3831 
æßt32_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3840 
ušt16_t
 
numSges
;

3841 
q15_t
 *
pS‹
;

3842 
q15_t
 *
pkCÛffs
;

3843 
q15_t
 *
pvCÛffs
;

3844 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3851 
ušt16_t
 
numSges
;

3852 
q31_t
 *
pS‹
;

3853 
q31_t
 *
pkCÛffs
;

3854 
q31_t
 *
pvCÛffs
;

3855 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3862 
ušt16_t
 
numSges
;

3863 
æßt32_t
 *
pS‹
;

3864 
æßt32_t
 *
pkCÛffs
;

3865 
æßt32_t
 *
pvCÛffs
;

3866 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3876 
¬m_iœ_Ï‰iû_f32
(

3877 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3878 
æßt32_t
 * 
pSrc
,

3879 
æßt32_t
 * 
pD¡
,

3880 
ušt32_t
 
blockSize
);

3892 
¬m_iœ_Ï‰iû_š™_f32
(

3893 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3894 
ušt16_t
 
numSges
,

3895 
æßt32_t
 * 
pkCÛffs
,

3896 
æßt32_t
 * 
pvCÛffs
,

3897 
æßt32_t
 * 
pS‹
,

3898 
ušt32_t
 
blockSize
);

3908 
¬m_iœ_Ï‰iû_q31
(

3909 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3910 
q31_t
 * 
pSrc
,

3911 
q31_t
 * 
pD¡
,

3912 
ušt32_t
 
blockSize
);

3924 
¬m_iœ_Ï‰iû_š™_q31
(

3925 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3926 
ušt16_t
 
numSges
,

3927 
q31_t
 * 
pkCÛffs
,

3928 
q31_t
 * 
pvCÛffs
,

3929 
q31_t
 * 
pS‹
,

3930 
ušt32_t
 
blockSize
);

3940 
¬m_iœ_Ï‰iû_q15
(

3941 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3942 
q15_t
 * 
pSrc
,

3943 
q15_t
 * 
pD¡
,

3944 
ušt32_t
 
blockSize
);

3956 
¬m_iœ_Ï‰iû_š™_q15
(

3957 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3958 
ušt16_t
 
numSges
,

3959 
q15_t
 * 
pkCÛffs
,

3960 
q15_t
 * 
pvCÛffs
,

3961 
q15_t
 * 
pS‹
,

3962 
ušt32_t
 
blockSize
);

3970 
ušt16_t
 
numT­s
;

3971 
æßt32_t
 *
pS‹
;

3972 
æßt32_t
 *
pCÛffs
;

3973 
æßt32_t
 
mu
;

3974 } 
	t¬m_lms_š¡ªû_f32
;

3986 
¬m_lms_f32
(

3987 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3988 
æßt32_t
 * 
pSrc
,

3989 
æßt32_t
 * 
pRef
,

3990 
æßt32_t
 * 
pOut
,

3991 
æßt32_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4004 
¬m_lms_š™_f32
(

4005 
¬m_lms_š¡ªû_f32
 * 
S
,

4006 
ušt16_t
 
numT­s
,

4007 
æßt32_t
 * 
pCÛffs
,

4008 
æßt32_t
 * 
pS‹
,

4009 
æßt32_t
 
mu
,

4010 
ušt32_t
 
blockSize
);

4018 
ušt16_t
 
numT­s
;

4019 
q15_t
 *
pS‹
;

4020 
q15_t
 *
pCÛffs
;

4021 
q15_t
 
mu
;

4022 
ušt32_t
 
po¡Shiá
;

4023 } 
	t¬m_lms_š¡ªû_q15
;

4036 
¬m_lms_š™_q15
(

4037 
¬m_lms_š¡ªû_q15
 * 
S
,

4038 
ušt16_t
 
numT­s
,

4039 
q15_t
 * 
pCÛffs
,

4040 
q15_t
 * 
pS‹
,

4041 
q15_t
 
mu
,

4042 
ušt32_t
 
blockSize
,

4043 
ušt32_t
 
po¡Shiá
);

4055 
¬m_lms_q15
(

4056 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

4057 
q15_t
 * 
pSrc
,

4058 
q15_t
 * 
pRef
,

4059 
q15_t
 * 
pOut
,

4060 
q15_t
 * 
pE¼
,

4061 
ušt32_t
 
blockSize
);

4069 
ušt16_t
 
numT­s
;

4070 
q31_t
 *
pS‹
;

4071 
q31_t
 *
pCÛffs
;

4072 
q31_t
 
mu
;

4073 
ušt32_t
 
po¡Shiá
;

4074 } 
	t¬m_lms_š¡ªû_q31
;

4086 
¬m_lms_q31
(

4087 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4088 
q31_t
 * 
pSrc
,

4089 
q31_t
 * 
pRef
,

4090 
q31_t
 * 
pOut
,

4091 
q31_t
 * 
pE¼
,

4092 
ušt32_t
 
blockSize
);

4105 
¬m_lms_š™_q31
(

4106 
¬m_lms_š¡ªû_q31
 * 
S
,

4107 
ušt16_t
 
numT­s
,

4108 
q31_t
 * 
pCÛffs
,

4109 
q31_t
 * 
pS‹
,

4110 
q31_t
 
mu
,

4111 
ušt32_t
 
blockSize
,

4112 
ušt32_t
 
po¡Shiá
);

4120 
ušt16_t
 
numT­s
;

4121 
æßt32_t
 *
pS‹
;

4122 
æßt32_t
 *
pCÛffs
;

4123 
æßt32_t
 
mu
;

4124 
æßt32_t
 
’”gy
;

4125 
æßt32_t
 
x0
;

4126 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4138 
¬m_lms_nÜm_f32
(

4139 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4140 
æßt32_t
 * 
pSrc
,

4141 
æßt32_t
 * 
pRef
,

4142 
æßt32_t
 * 
pOut
,

4143 
æßt32_t
 * 
pE¼
,

4144 
ušt32_t
 
blockSize
);

4156 
¬m_lms_nÜm_š™_f32
(

4157 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4158 
ušt16_t
 
numT­s
,

4159 
æßt32_t
 * 
pCÛffs
,

4160 
æßt32_t
 * 
pS‹
,

4161 
æßt32_t
 
mu
,

4162 
ušt32_t
 
blockSize
);

4170 
ušt16_t
 
numT­s
;

4171 
q31_t
 *
pS‹
;

4172 
q31_t
 *
pCÛffs
;

4173 
q31_t
 
mu
;

4174 
ušt8_t
 
po¡Shiá
;

4175 
q31_t
 *
»cTabË
;

4176 
q31_t
 
’”gy
;

4177 
q31_t
 
x0
;

4178 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4190 
¬m_lms_nÜm_q31
(

4191 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4192 
q31_t
 * 
pSrc
,

4193 
q31_t
 * 
pRef
,

4194 
q31_t
 * 
pOut
,

4195 
q31_t
 * 
pE¼
,

4196 
ušt32_t
 
blockSize
);

4209 
¬m_lms_nÜm_š™_q31
(

4210 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4211 
ušt16_t
 
numT­s
,

4212 
q31_t
 * 
pCÛffs
,

4213 
q31_t
 * 
pS‹
,

4214 
q31_t
 
mu
,

4215 
ušt32_t
 
blockSize
,

4216 
ušt8_t
 
po¡Shiá
);

4224 
ušt16_t
 
numT­s
;

4225 
q15_t
 *
pS‹
;

4226 
q15_t
 *
pCÛffs
;

4227 
q15_t
 
mu
;

4228 
ušt8_t
 
po¡Shiá
;

4229 
q15_t
 *
»cTabË
;

4230 
q15_t
 
’”gy
;

4231 
q15_t
 
x0
;

4232 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4244 
¬m_lms_nÜm_q15
(

4245 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4246 
q15_t
 * 
pSrc
,

4247 
q15_t
 * 
pRef
,

4248 
q15_t
 * 
pOut
,

4249 
q15_t
 * 
pE¼
,

4250 
ušt32_t
 
blockSize
);

4263 
¬m_lms_nÜm_š™_q15
(

4264 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4265 
ušt16_t
 
numT­s
,

4266 
q15_t
 * 
pCÛffs
,

4267 
q15_t
 * 
pS‹
,

4268 
q15_t
 
mu
,

4269 
ušt32_t
 
blockSize
,

4270 
ušt8_t
 
po¡Shiá
);

4281 
¬m_cÜ»Ï‹_f32
(

4282 
æßt32_t
 * 
pSrcA
,

4283 
ušt32_t
 
¤cAL’
,

4284 
æßt32_t
 * 
pSrcB
,

4285 
ušt32_t
 
¤cBL’
,

4286 
æßt32_t
 * 
pD¡
);

4298 
¬m_cÜ»Ï‹_Ýt_q15
(

4299 
q15_t
 * 
pSrcA
,

4300 
ušt32_t
 
¤cAL’
,

4301 
q15_t
 * 
pSrcB
,

4302 
ušt32_t
 
¤cBL’
,

4303 
q15_t
 * 
pD¡
,

4304 
q15_t
 * 
pSü©ch
);

4316 
¬m_cÜ»Ï‹_q15
(

4317 
q15_t
 * 
pSrcA
,

4318 
ušt32_t
 
¤cAL’
,

4319 
q15_t
 * 
pSrcB
,

4320 
ušt32_t
 
¤cBL’
,

4321 
q15_t
 * 
pD¡
);

4333 
¬m_cÜ»Ï‹_ç¡_q15
(

4334 
q15_t
 * 
pSrcA
,

4335 
ušt32_t
 
¤cAL’
,

4336 
q15_t
 * 
pSrcB
,

4337 
ušt32_t
 
¤cBL’
,

4338 
q15_t
 * 
pD¡
);

4350 
¬m_cÜ»Ï‹_ç¡_Ýt_q15
(

4351 
q15_t
 * 
pSrcA
,

4352 
ušt32_t
 
¤cAL’
,

4353 
q15_t
 * 
pSrcB
,

4354 
ušt32_t
 
¤cBL’
,

4355 
q15_t
 * 
pD¡
,

4356 
q15_t
 * 
pSü©ch
);

4367 
¬m_cÜ»Ï‹_q31
(

4368 
q31_t
 * 
pSrcA
,

4369 
ušt32_t
 
¤cAL’
,

4370 
q31_t
 * 
pSrcB
,

4371 
ušt32_t
 
¤cBL’
,

4372 
q31_t
 * 
pD¡
);

4383 
¬m_cÜ»Ï‹_ç¡_q31
(

4384 
q31_t
 * 
pSrcA
,

4385 
ušt32_t
 
¤cAL’
,

4386 
q31_t
 * 
pSrcB
,

4387 
ušt32_t
 
¤cBL’
,

4388 
q31_t
 * 
pD¡
);

4401 
¬m_cÜ»Ï‹_Ýt_q7
(

4402 
q7_t
 * 
pSrcA
,

4403 
ušt32_t
 
¤cAL’
,

4404 
q7_t
 * 
pSrcB
,

4405 
ušt32_t
 
¤cBL’
,

4406 
q7_t
 * 
pD¡
,

4407 
q15_t
 * 
pSü©ch1
,

4408 
q15_t
 * 
pSü©ch2
);

4419 
¬m_cÜ»Ï‹_q7
(

4420 
q7_t
 * 
pSrcA
,

4421 
ušt32_t
 
¤cAL’
,

4422 
q7_t
 * 
pSrcB
,

4423 
ušt32_t
 
¤cBL’
,

4424 
q7_t
 * 
pD¡
);

4432 
ušt16_t
 
numT­s
;

4433 
ušt16_t
 
¡©eIndex
;

4434 
æßt32_t
 *
pS‹
;

4435 
æßt32_t
 *
pCÛffs
;

4436 
ušt16_t
 
maxD–ay
;

4437 
št32_t
 *
pT­D–ay
;

4438 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4445 
ušt16_t
 
numT­s
;

4446 
ušt16_t
 
¡©eIndex
;

4447 
q31_t
 *
pS‹
;

4448 
q31_t
 *
pCÛffs
;

4449 
ušt16_t
 
maxD–ay
;

4450 
št32_t
 *
pT­D–ay
;

4451 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4458 
ušt16_t
 
numT­s
;

4459 
ušt16_t
 
¡©eIndex
;

4460 
q15_t
 *
pS‹
;

4461 
q15_t
 *
pCÛffs
;

4462 
ušt16_t
 
maxD–ay
;

4463 
št32_t
 *
pT­D–ay
;

4464 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4471 
ušt16_t
 
numT­s
;

4472 
ušt16_t
 
¡©eIndex
;

4473 
q7_t
 *
pS‹
;

4474 
q7_t
 *
pCÛffs
;

4475 
ušt16_t
 
maxD–ay
;

4476 
št32_t
 *
pT­D–ay
;

4477 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4488 
¬m_fœ_¥¬£_f32
(

4489 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4490 
æßt32_t
 * 
pSrc
,

4491 
æßt32_t
 * 
pD¡
,

4492 
æßt32_t
 * 
pSü©chIn
,

4493 
ušt32_t
 
blockSize
);

4506 
¬m_fœ_¥¬£_š™_f32
(

4507 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4508 
ušt16_t
 
numT­s
,

4509 
æßt32_t
 * 
pCÛffs
,

4510 
æßt32_t
 * 
pS‹
,

4511 
št32_t
 * 
pT­D–ay
,

4512 
ušt16_t
 
maxD–ay
,

4513 
ušt32_t
 
blockSize
);

4524 
¬m_fœ_¥¬£_q31
(

4525 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4526 
q31_t
 * 
pSrc
,

4527 
q31_t
 * 
pD¡
,

4528 
q31_t
 * 
pSü©chIn
,

4529 
ušt32_t
 
blockSize
);

4542 
¬m_fœ_¥¬£_š™_q31
(

4543 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4544 
ušt16_t
 
numT­s
,

4545 
q31_t
 * 
pCÛffs
,

4546 
q31_t
 * 
pS‹
,

4547 
št32_t
 * 
pT­D–ay
,

4548 
ušt16_t
 
maxD–ay
,

4549 
ušt32_t
 
blockSize
);

4561 
¬m_fœ_¥¬£_q15
(

4562 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4563 
q15_t
 * 
pSrc
,

4564 
q15_t
 * 
pD¡
,

4565 
q15_t
 * 
pSü©chIn
,

4566 
q31_t
 * 
pSü©chOut
,

4567 
ušt32_t
 
blockSize
);

4580 
¬m_fœ_¥¬£_š™_q15
(

4581 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4582 
ušt16_t
 
numT­s
,

4583 
q15_t
 * 
pCÛffs
,

4584 
q15_t
 * 
pS‹
,

4585 
št32_t
 * 
pT­D–ay
,

4586 
ušt16_t
 
maxD–ay
,

4587 
ušt32_t
 
blockSize
);

4599 
¬m_fœ_¥¬£_q7
(

4600 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4601 
q7_t
 * 
pSrc
,

4602 
q7_t
 * 
pD¡
,

4603 
q7_t
 * 
pSü©chIn
,

4604 
q31_t
 * 
pSü©chOut
,

4605 
ušt32_t
 
blockSize
);

4618 
¬m_fœ_¥¬£_š™_q7
(

4619 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4620 
ušt16_t
 
numT­s
,

4621 
q7_t
 * 
pCÛffs
,

4622 
q7_t
 * 
pS‹
,

4623 
št32_t
 * 
pT­D–ay
,

4624 
ušt16_t
 
maxD–ay
,

4625 
ušt32_t
 
blockSize
);

4634 
¬m_sš_cos_f32
(

4635 
æßt32_t
 
th‘a
,

4636 
æßt32_t
 * 
pSšV®
,

4637 
æßt32_t
 * 
pCosV®
);

4646 
¬m_sš_cos_q31
(

4647 
q31_t
 
th‘a
,

4648 
q31_t
 * 
pSšV®
,

4649 
q31_t
 * 
pCosV®
);

4658 
¬m_cm¶x_cÚj_f32
(

4659 
æßt32_t
 * 
pSrc
,

4660 
æßt32_t
 * 
pD¡
,

4661 
ušt32_t
 
numSam¶es
);

4669 
¬m_cm¶x_cÚj_q31
(

4670 
q31_t
 * 
pSrc
,

4671 
q31_t
 * 
pD¡
,

4672 
ušt32_t
 
numSam¶es
);

4681 
¬m_cm¶x_cÚj_q15
(

4682 
q15_t
 * 
pSrc
,

4683 
q15_t
 * 
pD¡
,

4684 
ušt32_t
 
numSam¶es
);

4693 
¬m_cm¶x_mag_squ¬ed_f32
(

4694 
æßt32_t
 * 
pSrc
,

4695 
æßt32_t
 * 
pD¡
,

4696 
ušt32_t
 
numSam¶es
);

4705 
¬m_cm¶x_mag_squ¬ed_q31
(

4706 
q31_t
 * 
pSrc
,

4707 
q31_t
 * 
pD¡
,

4708 
ušt32_t
 
numSam¶es
);

4717 
¬m_cm¶x_mag_squ¬ed_q15
(

4718 
q15_t
 * 
pSrc
,

4719 
q15_t
 * 
pD¡
,

4720 
ušt32_t
 
numSam¶es
);

4795 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4796 
¬m_pid_š¡ªû_f32
 * 
S
,

4797 
æßt32_t
 
š
)

4799 
æßt32_t
 
out
;

4802 
out
 = (
S
->
A0
 * 
š
) +

4803 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4806 
S
->
¡©e
[1] = S->state[0];

4807 
S
->
¡©e
[0] = 
š
;

4808 
S
->
¡©e
[2] = 
out
;

4811  (
out
);

4829 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4830 
¬m_pid_š¡ªû_q31
 * 
S
,

4831 
q31_t
 
š
)

4833 
q63_t
 
acc
;

4834 
q31_t
 
out
;

4837 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4840 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4843 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4846 
out
 = (
q31_t
è(
acc
 >> 31u);

4849 
out
 +ð
S
->
¡©e
[2];

4852 
S
->
¡©e
[1] = S->state[0];

4853 
S
->
¡©e
[0] = 
š
;

4854 
S
->
¡©e
[2] = 
out
;

4857  (
out
);

4876 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4877 
¬m_pid_š¡ªû_q15
 * 
S
,

4878 
q15_t
 
š
)

4880 
q63_t
 
acc
;

4881 
q15_t
 
out
;

4883 #iâdeà
ARM_MATH_CM0_FAMILY


4884 
__SIMD32_TYPE
 *
v¡©e
;

4889 
acc
 = (
q31_t
è
__SMUAD
((
ušt32_t
)
S
->
A0
, (ušt32_t)
š
);

4892 
v¡©e
 = 
__SIMD32_CONST
(
S
->
¡©e
);

4893 
acc
 = (
q63_t
)
__SMLALD
((
ušt32_t
)
S
->
A1
, (ušt32_t)*
v¡©e
, (
ušt64_t
)acc);

4896 
acc
 = ((
q31_t
è
S
->
A0
è* 
š
;

4899 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0];

4900 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1];

4904 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4907 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4910 
S
->
¡©e
[1] = S->state[0];

4911 
S
->
¡©e
[0] = 
š
;

4912 
S
->
¡©e
[2] = 
out
;

4915  (
out
);

4930 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4931 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4932 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4942 
¬m_¡©us
 
¬m_m©_šv”£_f64
(

4943 cÚ¡ 
¬m_m©rix_š¡ªû_f64
 * 
¤c
,

4944 
¬m_m©rix_š¡ªû_f64
 * 
d¡
);

4987 
__INLINE
 
¬m_þ¬ke_f32
(

4988 
æßt32_t
 
Ia
,

4989 
æßt32_t
 
Ib
,

4990 
æßt32_t
 * 
pI®pha
,

4991 
æßt32_t
 * 
pIb‘a
)

4994 *
pI®pha
 = 
Ia
;

4997 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

5014 
__INLINE
 
¬m_þ¬ke_q31
(

5015 
q31_t
 
Ia
,

5016 
q31_t
 
Ib
,

5017 
q31_t
 * 
pI®pha
,

5018 
q31_t
 * 
pIb‘a
)

5020 
q31_t
 
´oduù1
, 
´oduù2
;

5023 *
pI®pha
 = 
Ia
;

5026 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

5029 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

5032 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5045 
¬m_q7_to_q31
(

5046 
q7_t
 * 
pSrc
,

5047 
q31_t
 * 
pD¡
,

5048 
ušt32_t
 
blockSize
);

5084 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5085 
æßt32_t
 
I®pha
,

5086 
æßt32_t
 
Ib‘a
,

5087 
æßt32_t
 * 
pIa
,

5088 
æßt32_t
 * 
pIb
)

5091 *
pIa
 = 
I®pha
;

5094 *
pIb
 = -0.5à* 
I®pha
 + 0.8660254039à* 
Ib‘a
;

5111 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5112 
q31_t
 
I®pha
,

5113 
q31_t
 
Ib‘a
,

5114 
q31_t
 * 
pIa
,

5115 
q31_t
 * 
pIb
)

5117 
q31_t
 
´oduù1
, 
´oduù2
;

5120 *
pIa
 = 
I®pha
;

5123 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5126 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5129 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5142 
¬m_q7_to_q15
(

5143 
q7_t
 * 
pSrc
,

5144 
q15_t
 * 
pD¡
,

5145 
ušt32_t
 
blockSize
);

5194 
__INLINE
 
¬m_·rk_f32
(

5195 
æßt32_t
 
I®pha
,

5196 
æßt32_t
 
Ib‘a
,

5197 
æßt32_t
 * 
pId
,

5198 
æßt32_t
 * 
pIq
,

5199 
æßt32_t
 
sšV®
,

5200 
æßt32_t
 
cosV®
)

5203 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5206 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5225 
__INLINE
 
¬m_·rk_q31
(

5226 
q31_t
 
I®pha
,

5227 
q31_t
 
Ib‘a
,

5228 
q31_t
 * 
pId
,

5229 
q31_t
 * 
pIq
,

5230 
q31_t
 
sšV®
,

5231 
q31_t
 
cosV®
)

5233 
q31_t
 
´oduù1
, 
´oduù2
;

5234 
q31_t
 
´oduù3
, 
´oduù4
;

5237 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5240 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5244 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5247 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5250 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5253 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5266 
¬m_q7_to_æßt
(

5267 
q7_t
 * 
pSrc
,

5268 
æßt32_t
 * 
pD¡
,

5269 
ušt32_t
 
blockSize
);

5307 
__INLINE
 
¬m_šv_·rk_f32
(

5308 
æßt32_t
 
Id
,

5309 
æßt32_t
 
Iq
,

5310 
æßt32_t
 * 
pI®pha
,

5311 
æßt32_t
 * 
pIb‘a
,

5312 
æßt32_t
 
sšV®
,

5313 
æßt32_t
 
cosV®
)

5316 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5319 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5338 
__INLINE
 
¬m_šv_·rk_q31
(

5339 
q31_t
 
Id
,

5340 
q31_t
 
Iq
,

5341 
q31_t
 * 
pI®pha
,

5342 
q31_t
 * 
pIb‘a
,

5343 
q31_t
 
sšV®
,

5344 
q31_t
 
cosV®
)

5346 
q31_t
 
´oduù1
, 
´oduù2
;

5347 
q31_t
 
´oduù3
, 
´oduù4
;

5350 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5353 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5357 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5360 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5363 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5366 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5380 
¬m_q31_to_æßt
(

5381 
q31_t
 * 
pSrc
,

5382 
æßt32_t
 * 
pD¡
,

5383 
ušt32_t
 
blockSize
);

5433 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5434 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5435 
æßt32_t
 
x
)

5437 
æßt32_t
 
y
;

5438 
æßt32_t
 
x0
, 
x1
;

5439 
æßt32_t
 
y0
, 
y1
;

5440 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5441 
št32_t
 
i
;

5442 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5445 
i
 = (
št32_t
è((
x
 - 
S
->
x1
è/ 
xS·cšg
);

5447 if(
i
 < 0)

5450 
y
 = 
pYD©a
[0];

5452 if((
ušt32_t
)
i
 >ð
S
->
nV®ues
)

5455 
y
 = 
pYD©a
[
S
->
nV®ues
 - 1];

5460 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5461 
x1
 = 
S
->x1 + (
i
 + 1è* 
xS·cšg
;

5464 
y0
 = 
pYD©a
[
i
];

5465 
y1
 = 
pYD©a
[
i
 + 1];

5468 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0è/ (
x1
 - x0));

5473  (
y
);

5490 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(

5491 
q31_t
 * 
pYD©a
,

5492 
q31_t
 
x
,

5493 
ušt32_t
 
nV®ues
)

5495 
q31_t
 
y
;

5496 
q31_t
 
y0
, 
y1
;

5497 
q31_t
 
äaù
;

5498 
št32_t
 
šdex
;

5503 
šdex
 = ((
x
 & (
q31_t
)0xFFF00000) >> 20);

5505 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5507  (
pYD©a
[
nV®ues
 - 1]);

5509 if(
šdex
 < 0)

5511  (
pYD©a
[0]);

5517 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5520 
y0
 = 
pYD©a
[
šdex
];

5521 
y1
 = 
pYD©a
[
šdex
 + 1];

5524 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5527 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5530  (
y
 << 1u);

5548 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(

5549 
q15_t
 * 
pYD©a
,

5550 
q31_t
 
x
,

5551 
ušt32_t
 
nV®ues
)

5553 
q63_t
 
y
;

5554 
q15_t
 
y0
, 
y1
;

5555 
q31_t
 
äaù
;

5556 
št32_t
 
šdex
;

5561 
šdex
 = ((
x
 & (
št32_t
)0xFFF00000) >> 20);

5563 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5565  (
pYD©a
[
nV®ues
 - 1]);

5567 if(
šdex
 < 0)

5569  (
pYD©a
[0]);

5575 
äaù
 = (
x
 & 0x000FFFFF);

5578 
y0
 = 
pYD©a
[
šdex
];

5579 
y1
 = 
pYD©a
[
šdex
 + 1];

5582 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5585 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5588  (
q15_t
è(
y
 >> 20);

5605 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(

5606 
q7_t
 * 
pYD©a
,

5607 
q31_t
 
x
,

5608 
ušt32_t
 
nV®ues
)

5610 
q31_t
 
y
;

5611 
q7_t
 
y0
, 
y1
;

5612 
q31_t
 
äaù
;

5613 
ušt32_t
 
šdex
;

5618 ià(
x
 < 0)

5620  (
pYD©a
[0]);

5622 
šdex
 = (
x
 >> 20) & 0xfff;

5624 if(
šdex
 >ð(
nV®ues
 - 1))

5626  (
pYD©a
[
nV®ues
 - 1]);

5632 
äaù
 = (
x
 & 0x000FFFFF);

5635 
y0
 = 
pYD©a
[
šdex
];

5636 
y1
 = 
pYD©a
[
šdex
 + 1];

5639 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5642 
y
 +ð(
y1
 * 
äaù
);

5645  (
q7_t
è(
y
 >> 20);

5658 
æßt32_t
 
¬m_sš_f32
(

5659 
æßt32_t
 
x
);

5667 
q31_t
 
¬m_sš_q31
(

5668 
q31_t
 
x
);

5676 
q15_t
 
¬m_sš_q15
(

5677 
q15_t
 
x
);

5685 
æßt32_t
 
¬m_cos_f32
(

5686 
æßt32_t
 
x
);

5694 
q31_t
 
¬m_cos_q31
(

5695 
q31_t
 
x
);

5703 
q15_t
 
¬m_cos_q15
(

5704 
q15_t
 
x
);

5745 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5746 
æßt32_t
 
š
,

5747 
æßt32_t
 * 
pOut
)

5749 if(
š
 >= 0.0f)

5752 #ià (
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5753 *
pOut
 = 
__sq¹f
(
š
);

5754 #–ià(
__FPU_USED
 =ð1è&& (
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050))

5755 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5756 #–ià(
__FPU_USED
 =ð1è&& 
defšed
(
__GNUC__
)

5757 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5758 #–ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__ICCARM__
 ) && (
__VER__
 >= 6040000)

5759 
__ASM
("VSQRT.F32 %0,%1" : "ñ"(*
pOut
è: "t"(
š
));

5761 *
pOut
 = 
sq¹f
(
š
);

5764  (
ARM_MATH_SUCCESS
);

5768 *
pOut
 = 0.0f;

5769  (
ARM_MATH_ARGUMENT_ERROR
);

5781 
¬m_¡©us
 
¬m_sq¹_q31
(

5782 
q31_t
 
š
,

5783 
q31_t
 * 
pOut
);

5793 
¬m_¡©us
 
¬m_sq¹_q15
(

5794 
q15_t
 
š
,

5795 
q15_t
 * 
pOut
);

5805 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5806 
št32_t
 * 
cœcBufãr
,

5807 
št32_t
 
L
,

5808 
ušt16_t
 * 
wr™eOff£t
,

5809 
št32_t
 
bufãrInc
,

5810 cÚ¡ 
št32_t
 * 
¤c
,

5811 
št32_t
 
¤cInc
,

5812 
ušt32_t
 
blockSize
)

5814 
ušt32_t
 
i
 = 0u;

5815 
št32_t
 
wOff£t
;

5819 
wOff£t
 = *
wr™eOff£t
;

5822 
i
 = 
blockSize
;

5824 
i
 > 0u)

5827 
cœcBufãr
[
wOff£t
] = *
¤c
;

5830 
¤c
 +ð
¤cInc
;

5833 
wOff£t
 +ð
bufãrInc
;

5834 if(
wOff£t
 >ð
L
)

5835 
wOff£t
 -ð
L
;

5838 
i
--;

5842 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5850 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5851 
št32_t
 * 
cœcBufãr
,

5852 
št32_t
 
L
,

5853 
št32_t
 * 
»adOff£t
,

5854 
št32_t
 
bufãrInc
,

5855 
št32_t
 * 
d¡
,

5856 
št32_t
 * 
d¡_ba£
,

5857 
št32_t
 
d¡_Ëngth
,

5858 
št32_t
 
d¡Inc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
rOff£t
, 
d¡_’d
;

5866 
rOff£t
 = *
»adOff£t
;

5867 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5870 
i
 = 
blockSize
;

5872 
i
 > 0u)

5875 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5878 
d¡
 +ð
d¡Inc
;

5880 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5882 
d¡
 = 
d¡_ba£
;

5886 
rOff£t
 +ð
bufãrInc
;

5888 if(
rOff£t
 >ð
L
)

5890 
rOff£t
 -ð
L
;

5894 
i
--;

5898 *
»adOff£t
 = 
rOff£t
;

5905 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5906 
q15_t
 * 
cœcBufãr
,

5907 
št32_t
 
L
,

5908 
ušt16_t
 * 
wr™eOff£t
,

5909 
št32_t
 
bufãrInc
,

5910 cÚ¡ 
q15_t
 * 
¤c
,

5911 
št32_t
 
¤cInc
,

5912 
ušt32_t
 
blockSize
)

5914 
ušt32_t
 
i
 = 0u;

5915 
št32_t
 
wOff£t
;

5919 
wOff£t
 = *
wr™eOff£t
;

5922 
i
 = 
blockSize
;

5924 
i
 > 0u)

5927 
cœcBufãr
[
wOff£t
] = *
¤c
;

5930 
¤c
 +ð
¤cInc
;

5933 
wOff£t
 +ð
bufãrInc
;

5934 if(
wOff£t
 >ð
L
)

5935 
wOff£t
 -ð
L
;

5938 
i
--;

5942 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5949 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5950 
q15_t
 * 
cœcBufãr
,

5951 
št32_t
 
L
,

5952 
št32_t
 * 
»adOff£t
,

5953 
št32_t
 
bufãrInc
,

5954 
q15_t
 * 
d¡
,

5955 
q15_t
 * 
d¡_ba£
,

5956 
št32_t
 
d¡_Ëngth
,

5957 
št32_t
 
d¡Inc
,

5958 
ušt32_t
 
blockSize
)

5960 
ušt32_t
 
i
 = 0;

5961 
št32_t
 
rOff£t
, 
d¡_’d
;

5965 
rOff£t
 = *
»adOff£t
;

5967 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5970 
i
 = 
blockSize
;

5972 
i
 > 0u)

5975 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5978 
d¡
 +ð
d¡Inc
;

5980 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5982 
d¡
 = 
d¡_ba£
;

5986 
rOff£t
 +ð
bufãrInc
;

5988 if(
rOff£t
 >ð
L
)

5990 
rOff£t
 -ð
L
;

5994 
i
--;

5998 *
»adOff£t
 = 
rOff£t
;

6005 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

6006 
q7_t
 * 
cœcBufãr
,

6007 
št32_t
 
L
,

6008 
ušt16_t
 * 
wr™eOff£t
,

6009 
št32_t
 
bufãrInc
,

6010 cÚ¡ 
q7_t
 * 
¤c
,

6011 
št32_t
 
¤cInc
,

6012 
ušt32_t
 
blockSize
)

6014 
ušt32_t
 
i
 = 0u;

6015 
št32_t
 
wOff£t
;

6019 
wOff£t
 = *
wr™eOff£t
;

6022 
i
 = 
blockSize
;

6024 
i
 > 0u)

6027 
cœcBufãr
[
wOff£t
] = *
¤c
;

6030 
¤c
 +ð
¤cInc
;

6033 
wOff£t
 +ð
bufãrInc
;

6034 if(
wOff£t
 >ð
L
)

6035 
wOff£t
 -ð
L
;

6038 
i
--;

6042 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

6049 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6050 
q7_t
 * 
cœcBufãr
,

6051 
št32_t
 
L
,

6052 
št32_t
 * 
»adOff£t
,

6053 
št32_t
 
bufãrInc
,

6054 
q7_t
 * 
d¡
,

6055 
q7_t
 * 
d¡_ba£
,

6056 
št32_t
 
d¡_Ëngth
,

6057 
št32_t
 
d¡Inc
,

6058 
ušt32_t
 
blockSize
)

6060 
ušt32_t
 
i
 = 0;

6061 
št32_t
 
rOff£t
, 
d¡_’d
;

6065 
rOff£t
 = *
»adOff£t
;

6067 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6070 
i
 = 
blockSize
;

6072 
i
 > 0u)

6075 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6078 
d¡
 +ð
d¡Inc
;

6080 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6082 
d¡
 = 
d¡_ba£
;

6086 
rOff£t
 +ð
bufãrInc
;

6088 if(
rOff£t
 >ð
L
)

6090 
rOff£t
 -ð
L
;

6094 
i
--;

6098 *
»adOff£t
 = 
rOff£t
;

6108 
¬m_pow”_q31
(

6109 
q31_t
 * 
pSrc
,

6110 
ušt32_t
 
blockSize
,

6111 
q63_t
 * 
pResuÉ
);

6120 
¬m_pow”_f32
(

6121 
æßt32_t
 * 
pSrc
,

6122 
ušt32_t
 
blockSize
,

6123 
æßt32_t
 * 
pResuÉ
);

6132 
¬m_pow”_q15
(

6133 
q15_t
 * 
pSrc
,

6134 
ušt32_t
 
blockSize
,

6135 
q63_t
 * 
pResuÉ
);

6144 
¬m_pow”_q7
(

6145 
q7_t
 * 
pSrc
,

6146 
ušt32_t
 
blockSize
,

6147 
q31_t
 * 
pResuÉ
);

6156 
¬m_m—n_q7
(

6157 
q7_t
 * 
pSrc
,

6158 
ušt32_t
 
blockSize
,

6159 
q7_t
 * 
pResuÉ
);

6168 
¬m_m—n_q15
(

6169 
q15_t
 * 
pSrc
,

6170 
ušt32_t
 
blockSize
,

6171 
q15_t
 * 
pResuÉ
);

6180 
¬m_m—n_q31
(

6181 
q31_t
 * 
pSrc
,

6182 
ušt32_t
 
blockSize
,

6183 
q31_t
 * 
pResuÉ
);

6192 
¬m_m—n_f32
(

6193 
æßt32_t
 * 
pSrc
,

6194 
ušt32_t
 
blockSize
,

6195 
æßt32_t
 * 
pResuÉ
);

6204 
¬m_v¬_f32
(

6205 
æßt32_t
 * 
pSrc
,

6206 
ušt32_t
 
blockSize
,

6207 
æßt32_t
 * 
pResuÉ
);

6216 
¬m_v¬_q31
(

6217 
q31_t
 * 
pSrc
,

6218 
ušt32_t
 
blockSize
,

6219 
q31_t
 * 
pResuÉ
);

6228 
¬m_v¬_q15
(

6229 
q15_t
 * 
pSrc
,

6230 
ušt32_t
 
blockSize
,

6231 
q15_t
 * 
pResuÉ
);

6240 
¬m_rms_f32
(

6241 
æßt32_t
 * 
pSrc
,

6242 
ušt32_t
 
blockSize
,

6243 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_rms_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6264 
¬m_rms_q15
(

6265 
q15_t
 * 
pSrc
,

6266 
ušt32_t
 
blockSize
,

6267 
q15_t
 * 
pResuÉ
);

6276 
¬m_¡d_f32
(

6277 
æßt32_t
 * 
pSrc
,

6278 
ušt32_t
 
blockSize
,

6279 
æßt32_t
 * 
pResuÉ
);

6288 
¬m_¡d_q31
(

6289 
q31_t
 * 
pSrc
,

6290 
ušt32_t
 
blockSize
,

6291 
q31_t
 * 
pResuÉ
);

6300 
¬m_¡d_q15
(

6301 
q15_t
 * 
pSrc
,

6302 
ušt32_t
 
blockSize
,

6303 
q15_t
 * 
pResuÉ
);

6312 
¬m_cm¶x_mag_f32
(

6313 
æßt32_t
 * 
pSrc
,

6314 
æßt32_t
 * 
pD¡
,

6315 
ušt32_t
 
numSam¶es
);

6324 
¬m_cm¶x_mag_q31
(

6325 
q31_t
 * 
pSrc
,

6326 
q31_t
 * 
pD¡
,

6327 
ušt32_t
 
numSam¶es
);

6336 
¬m_cm¶x_mag_q15
(

6337 
q15_t
 * 
pSrc
,

6338 
q15_t
 * 
pD¡
,

6339 
ušt32_t
 
numSam¶es
);

6350 
¬m_cm¶x_dÙ_´od_q15
(

6351 
q15_t
 * 
pSrcA
,

6352 
q15_t
 * 
pSrcB
,

6353 
ušt32_t
 
numSam¶es
,

6354 
q31_t
 * 
»®ResuÉ
,

6355 
q31_t
 * 
imagResuÉ
);

6366 
¬m_cm¶x_dÙ_´od_q31
(

6367 
q31_t
 * 
pSrcA
,

6368 
q31_t
 * 
pSrcB
,

6369 
ušt32_t
 
numSam¶es
,

6370 
q63_t
 * 
»®ResuÉ
,

6371 
q63_t
 * 
imagResuÉ
);

6382 
¬m_cm¶x_dÙ_´od_f32
(

6383 
æßt32_t
 * 
pSrcA
,

6384 
æßt32_t
 * 
pSrcB
,

6385 
ušt32_t
 
numSam¶es
,

6386 
æßt32_t
 * 
»®ResuÉ
,

6387 
æßt32_t
 * 
imagResuÉ
);

6397 
¬m_cm¶x_muÉ_»®_q15
(

6398 
q15_t
 * 
pSrcCm¶x
,

6399 
q15_t
 * 
pSrcR—l
,

6400 
q15_t
 * 
pCm¶xD¡
,

6401 
ušt32_t
 
numSam¶es
);

6411 
¬m_cm¶x_muÉ_»®_q31
(

6412 
q31_t
 * 
pSrcCm¶x
,

6413 
q31_t
 * 
pSrcR—l
,

6414 
q31_t
 * 
pCm¶xD¡
,

6415 
ušt32_t
 
numSam¶es
);

6425 
¬m_cm¶x_muÉ_»®_f32
(

6426 
æßt32_t
 * 
pSrcCm¶x
,

6427 
æßt32_t
 * 
pSrcR—l
,

6428 
æßt32_t
 * 
pCm¶xD¡
,

6429 
ušt32_t
 
numSam¶es
);

6439 
¬m_mš_q7
(

6440 
q7_t
 * 
pSrc
,

6441 
ušt32_t
 
blockSize
,

6442 
q7_t
 * 
»suÉ
,

6443 
ušt32_t
 * 
šdex
);

6453 
¬m_mš_q15
(

6454 
q15_t
 * 
pSrc
,

6455 
ušt32_t
 
blockSize
,

6456 
q15_t
 * 
pResuÉ
,

6457 
ušt32_t
 * 
pIndex
);

6467 
¬m_mš_q31
(

6468 
q31_t
 * 
pSrc
,

6469 
ušt32_t
 
blockSize
,

6470 
q31_t
 * 
pResuÉ
,

6471 
ušt32_t
 * 
pIndex
);

6481 
¬m_mš_f32
(

6482 
æßt32_t
 * 
pSrc
,

6483 
ušt32_t
 
blockSize
,

6484 
æßt32_t
 * 
pResuÉ
,

6485 
ušt32_t
 * 
pIndex
);

6495 
¬m_max_q7
(

6496 
q7_t
 * 
pSrc
,

6497 
ušt32_t
 
blockSize
,

6498 
q7_t
 * 
pResuÉ
,

6499 
ušt32_t
 * 
pIndex
);

6509 
¬m_max_q15
(

6510 
q15_t
 * 
pSrc
,

6511 
ušt32_t
 
blockSize
,

6512 
q15_t
 * 
pResuÉ
,

6513 
ušt32_t
 * 
pIndex
);

6523 
¬m_max_q31
(

6524 
q31_t
 * 
pSrc
,

6525 
ušt32_t
 
blockSize
,

6526 
q31_t
 * 
pResuÉ
,

6527 
ušt32_t
 * 
pIndex
);

6537 
¬m_max_f32
(

6538 
æßt32_t
 * 
pSrc
,

6539 
ušt32_t
 
blockSize
,

6540 
æßt32_t
 * 
pResuÉ
,

6541 
ušt32_t
 * 
pIndex
);

6551 
¬m_cm¶x_muÉ_cm¶x_q15
(

6552 
q15_t
 * 
pSrcA
,

6553 
q15_t
 * 
pSrcB
,

6554 
q15_t
 * 
pD¡
,

6555 
ušt32_t
 
numSam¶es
);

6565 
¬m_cm¶x_muÉ_cm¶x_q31
(

6566 
q31_t
 * 
pSrcA
,

6567 
q31_t
 * 
pSrcB
,

6568 
q31_t
 * 
pD¡
,

6569 
ušt32_t
 
numSam¶es
);

6579 
¬m_cm¶x_muÉ_cm¶x_f32
(

6580 
æßt32_t
 * 
pSrcA
,

6581 
æßt32_t
 * 
pSrcB
,

6582 
æßt32_t
 * 
pD¡
,

6583 
ušt32_t
 
numSam¶es
);

6592 
¬m_æßt_to_q31
(

6593 
æßt32_t
 * 
pSrc
,

6594 
q31_t
 * 
pD¡
,

6595 
ušt32_t
 
blockSize
);

6604 
¬m_æßt_to_q15
(

6605 
æßt32_t
 * 
pSrc
,

6606 
q15_t
 * 
pD¡
,

6607 
ušt32_t
 
blockSize
);

6616 
¬m_æßt_to_q7
(

6617 
æßt32_t
 * 
pSrc
,

6618 
q7_t
 * 
pD¡
,

6619 
ušt32_t
 
blockSize
);

6628 
¬m_q31_to_q15
(

6629 
q31_t
 * 
pSrc
,

6630 
q15_t
 * 
pD¡
,

6631 
ušt32_t
 
blockSize
);

6640 
¬m_q31_to_q7
(

6641 
q31_t
 * 
pSrc
,

6642 
q7_t
 * 
pD¡
,

6643 
ušt32_t
 
blockSize
);

6652 
¬m_q15_to_æßt
(

6653 
q15_t
 * 
pSrc
,

6654 
æßt32_t
 * 
pD¡
,

6655 
ušt32_t
 
blockSize
);

6664 
¬m_q15_to_q31
(

6665 
q15_t
 * 
pSrc
,

6666 
q31_t
 * 
pD¡
,

6667 
ušt32_t
 
blockSize
);

6676 
¬m_q15_to_q7
(

6677 
q15_t
 * 
pSrc
,

6678 
q7_t
 * 
pD¡
,

6679 
ušt32_t
 
blockSize
);

6752 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6753 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6754 
æßt32_t
 
X
,

6755 
æßt32_t
 
Y
)

6757 
æßt32_t
 
out
;

6758 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6759 
æßt32_t
 *
pD©a
 = 
S
->pData;

6760 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6761 
æßt32_t
 
xdiff
, 
ydiff
;

6762 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6764 
xIndex
 = (
št32_t
è
X
;

6765 
yIndex
 = (
št32_t
è
Y
;

6769 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1è|| 
yIndex
 < 0 || yIndex > (S->
numCÞs
 - 1))

6775 
šdex
 = (
xIndex
 - 1è+ (
yIndex
 - 1è* 
S
->
numCÞs
;

6779 
f00
 = 
pD©a
[
šdex
];

6780 
f01
 = 
pD©a
[
šdex
 + 1];

6783 
šdex
 = (
xIndex
 - 1è+ (
yIndex
è* 
S
->
numCÞs
;

6787 
f10
 = 
pD©a
[
šdex
];

6788 
f11
 = 
pD©a
[
šdex
 + 1];

6791 
b1
 = 
f00
;

6792 
b2
 = 
f01
 - 
f00
;

6793 
b3
 = 
f10
 - 
f00
;

6794 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6797 
xdiff
 = 
X
 - 
xIndex
;

6800 
ydiff
 = 
Y
 - 
yIndex
;

6803 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6806  (
out
);

6818 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6819 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6820 
q31_t
 
X
,

6821 
q31_t
 
Y
)

6823 
q31_t
 
out
;

6824 
q31_t
 
acc
 = 0;

6825 
q31_t
 
xäaù
, 
yäaù
;

6826 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6827 
št32_t
 
rI
, 
cI
;

6828 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6829 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6834 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6839 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6843 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6850 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6853 
x1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) ];

6854 
x2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) + 1];

6858 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6861 
y1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) ];

6862 
y2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) + 1];

6865 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6866 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6869 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6870 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6873 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6874 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6877 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6878 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6881  ((
q31_t
)(
acc
 << 2));

6892 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6893 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6894 
q31_t
 
X
,

6895 
q31_t
 
Y
)

6897 
q63_t
 
acc
 = 0;

6898 
q31_t
 
out
;

6899 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6900 
q31_t
 
xäaù
, 
yäaù
;

6901 
št32_t
 
rI
, 
cI
;

6902 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6903 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6908 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6913 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6917 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6924 
xäaù
 = (
X
 & 0x000FFFFF);

6927 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

6928 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

6932 
yäaù
 = (
Y
 & 0x000FFFFF);

6935 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

6936 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

6942 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6947 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6950 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6951 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6954 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6955 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6959  ((
q15_t
)(
acc
 >> 36));

6970 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6971 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6972 
q31_t
 
X
,

6973 
q31_t
 
Y
)

6975 
q63_t
 
acc
 = 0;

6976 
q31_t
 
out
;

6977 
q31_t
 
xäaù
, 
yäaù
;

6978 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6979 
št32_t
 
rI
, 
cI
;

6980 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6981 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6986 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6991 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6995 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

7002 
xäaù
 = (
X
 & (
q31_t
)0x000FFFFF);

7005 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

7006 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

7010 
yäaù
 = (
Y
 & (
q31_t
)0x000FFFFF);

7013 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

7014 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

7017 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7018 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7021 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7022 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7025 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7026 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7029 
out
 = ((
y2
 * (
yäaù
)));

7030 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7033  ((
q7_t
)(
acc
 >> 40));

7042 
	#muÉAcc_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7043 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è+ ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7046 
	#muÉSub_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7047 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è- ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7050 
	#muÉ_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7051 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 + 0x80000000LL ) >> 32)

7054 
	#muÉAcc_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7055 
a
 +ð(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7058 
	#muÉSub_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7059 
a
 -ð(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7062 
	#muÉ_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7063 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 ) >> 32)

7066 #ià
defšed
 ( 
__CC_ARM
 )

7068 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7069 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7070 
_P¿gma
 ("push") \

7071 
_P¿gma
 ("O1")

7073 
	#LOW_OPTIMIZATION_ENTER


	)

7077 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7078 
	#LOW_OPTIMIZATION_EXIT
 \

	)

7079 
_P¿gma
 ("pop")

7081 
	#LOW_OPTIMIZATION_EXIT


	)

7085 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7088 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7090 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

7091 
	#LOW_OPTIMIZATION_ENTER


	)

7092 
	#LOW_OPTIMIZATION_EXIT


	)

7093 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7094 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7096 #–ià
defšed
(
__GNUC__
)

7097 
	#LOW_OPTIMIZATION_ENTER
 
	`__©Œibu‹__
(Ð
	`Ýtimize
("-O1"è))

	)

7098 
	#LOW_OPTIMIZATION_EXIT


	)

7099 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7100 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7102 #–ià
defšed
(
__ICCARM__
)

7104 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7105 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7106 
_P¿gma
 ("optimize=low")

7108 
	#LOW_OPTIMIZATION_ENTER


	)

7112 
	#LOW_OPTIMIZATION_EXIT


	)

7115 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7116 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

	)

7117 
_P¿gma
 ("optimize=low")

7119 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7123 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7125 #–ià
defšed
(
__CSMC__
)

7126 
	#LOW_OPTIMIZATION_ENTER


	)

7127 
	#LOW_OPTIMIZATION_EXIT


	)

7128 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7129 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7131 #–ià
defšed
(
__TASKING__
)

7132 
	#LOW_OPTIMIZATION_ENTER


	)

7133 
	#LOW_OPTIMIZATION_EXIT


	)

7134 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7135 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7140 #ifdeà 
__ýlu¥lus


7145 #ià
defšed
 ( 
__GNUC__
 )

7146 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@Drivers/CMSIS/Include/cmsis_armcc.h

35 #iâdeà
__CMSIS_ARMCC_H


36 
	#__CMSIS_ARMCC_H


	)

39 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 400677)

57 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

59 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

60 (
__»gCÚŒÞ
);

61 
	}
}

69 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

71 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

72 
__»gCÚŒÞ
 = 
cÚŒÞ
;

73 
	}
}

81 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

83 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

84 (
__»gIPSR
);

85 
	}
}

93 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

95 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

96 (
__»gAPSR
);

97 
	}
}

105 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

107 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

108 (
__»gXPSR
);

109 
	}
}

117 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

119 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

120 (
__»gProûssSckPoš‹r
);

121 
	}
}

129 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

131 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

132 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

133 
	}
}

141 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

153 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

155 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

156 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

157 
	}
}

165 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

167 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

168 (
__»gPriMask
);

169 
	}
}

177 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

179 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

180 
__»gPriMask
 = (
´iMask
);

181 
	}
}

184 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

191 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

199 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

207 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

209 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

210 (
__»gBa£Pri
);

211 
	}
}

219 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

221 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

222 
__»gBa£Pri
 = (
ba£Pri
 & 0xFFU);

223 
	}
}

232 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

234 
ušt32_t
 
__»gBa£PriMax
 
	`__ASM
("basepri_max");

235 
__»gBa£PriMax
 = (
ba£Pri
 & 0xFFU);

236 
	}
}

244 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

246 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

247 (
__»gFauÉMask
);

248 
	}
}

256 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

258 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

259 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

260 
	}
}

265 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

272 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

274 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

275 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

276 (
__»gåsü
);

280 
	}
}

288 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

290 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

291 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

292 
__»gåsü
 = (
åsü
);

294 
	}
}

313 
	#__NOP
 
__nÝ


	)

320 
	#__WFI
 
__wfi


	)

328 
	#__WFE
 
__wã


	)

335 
	#__SEV
 
__£v


	)

344 
	#__ISB
(èdØ{\

	)

345 
__scheduË_b¬r›r
();\

346 
__isb
(0xF);\

347 
__scheduË_b¬r›r
();\

355 
	#__DSB
(èdØ{\

	)

356 
	`__scheduË_b¬r›r
();\

357 
	`__dsb
(0xF);\

358 
	`__scheduË_b¬r›r
();\

359 
	}
} 0U)

366 
	#__DMB
(èdØ{\

	)

367 
	`__scheduË_b¬r›r
();\

368 
	`__dmb
(0xF);\

369 
	`__scheduË_b¬r›r
();\

370 
	}
} 0U)

378 
	#__REV
 
__»v


	)

387 #iâdeà
__NO_EMBEDDED_ASM


388 
	`__©Œibu‹__
((
	`£ùiÚ
(".»v16_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

390 
»v16
 
r0
,„0

391 
bx
 
Ì


392 
	}
}

401 #iâdeà
__NO_EMBEDDED_ASM


402 
__©Œibu‹__
((
£ùiÚ
(".»vsh_‹xt"))è
__STATIC_INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

404 
»vsh
 
r0
,„0

405 
bx
 
Ì


406 
	}
}

417 
	#__ROR
 
__rÜ


	)

427 
	#__BKPT
(
v®ue
è
	`__b»akpošt
(v®ue)

	)

436 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

437 
	#__RBIT
 
__rb™


	)

439 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

441 
ušt32_t
 
»suÉ
;

442 
št32_t
 
s
 = 4 * 8 - 1;

444 
»suÉ
 = 
v®ue
;

445 
v®ue
 >>= 1U; value; value >>= 1U)

447 
»suÉ
 <<= 1U;

448 
»suÉ
 |ð
v®ue
 & 1U;

449 
s
--;

451 
»suÉ
 <<ð
s
;

452 (
»suÉ
);

453 
	}
}

463 
	#__CLZ
 
__þz


	)

466 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

474 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

475 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

477 
	#__LDREXB
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt8_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

487 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

488 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

490 
	#__LDREXH
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt16_t
è
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

500 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

501 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

503 
	#__LDREXW
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt32_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

515 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

516 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

518 
	#__STREXB
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

530 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

531 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

533 
	#__STREXH
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

545 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

546 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

548 
	#__STREXW
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

556 
	#__CLREX
 
__þ»x


	)

566 
	#__SSAT
 
__s§t


	)

576 
	#__USAT
 
__u§t


	)

586 #iâdeà
__NO_EMBEDDED_ASM


587 
__©Œibu‹__
((
£ùiÚ
(".¼x_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

589 
¼x
 
r0
,„0

590 
bx
 
Ì


591 
	}
}

601 
	#__LDRBT
(
±r
è((
ušt8_t
 ) 
	`__ld¹
ÕŒ))

	)

610 
	#__LDRHT
(
±r
è((
ušt16_t
è
	`__ld¹
ÕŒ))

	)

619 
	#__LDRT
(
±r
è((
ušt32_t
 ) 
	`__ld¹
ÕŒ))

	)

628 
	#__STRBT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

637 
	#__STRHT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

646 
	#__STRT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

659 #ià(
__CORTEX_M
 >= 0x04U)

661 
	#__SADD8
 
__§dd8


	)

662 
	#__QADD8
 
__qadd8


	)

663 
	#__SHADD8
 
__shadd8


	)

664 
	#__UADD8
 
__uadd8


	)

665 
	#__UQADD8
 
__uqadd8


	)

666 
	#__UHADD8
 
__uhadd8


	)

667 
	#__SSUB8
 
__ssub8


	)

668 
	#__QSUB8
 
__qsub8


	)

669 
	#__SHSUB8
 
__shsub8


	)

670 
	#__USUB8
 
__usub8


	)

671 
	#__UQSUB8
 
__uqsub8


	)

672 
	#__UHSUB8
 
__uhsub8


	)

673 
	#__SADD16
 
__§dd16


	)

674 
	#__QADD16
 
__qadd16


	)

675 
	#__SHADD16
 
__shadd16


	)

676 
	#__UADD16
 
__uadd16


	)

677 
	#__UQADD16
 
__uqadd16


	)

678 
	#__UHADD16
 
__uhadd16


	)

679 
	#__SSUB16
 
__ssub16


	)

680 
	#__QSUB16
 
__qsub16


	)

681 
	#__SHSUB16
 
__shsub16


	)

682 
	#__USUB16
 
__usub16


	)

683 
	#__UQSUB16
 
__uqsub16


	)

684 
	#__UHSUB16
 
__uhsub16


	)

685 
	#__SASX
 
__§sx


	)

686 
	#__QASX
 
__qasx


	)

687 
	#__SHASX
 
__shasx


	)

688 
	#__UASX
 
__uasx


	)

689 
	#__UQASX
 
__uqasx


	)

690 
	#__UHASX
 
__uhasx


	)

691 
	#__SSAX
 
__s§x


	)

692 
	#__QSAX
 
__q§x


	)

693 
	#__SHSAX
 
__sh§x


	)

694 
	#__USAX
 
__u§x


	)

695 
	#__UQSAX
 
__uq§x


	)

696 
	#__UHSAX
 
__uh§x


	)

697 
	#__USAD8
 
__u§d8


	)

698 
	#__USADA8
 
__u§da8


	)

699 
	#__SSAT16
 
__s§t16


	)

700 
	#__USAT16
 
__u§t16


	)

701 
	#__UXTB16
 
__uxtb16


	)

702 
	#__UXTAB16
 
__uxb16


	)

703 
	#__SXTB16
 
__sxtb16


	)

704 
	#__SXTAB16
 
__sxb16


	)

705 
	#__SMUAD
 
__smuad


	)

706 
	#__SMUADX
 
__smuadx


	)

707 
	#__SMLAD
 
__smÏd


	)

708 
	#__SMLADX
 
__smÏdx


	)

709 
	#__SMLALD
 
__smÏld


	)

710 
	#__SMLALDX
 
__smÏldx


	)

711 
	#__SMUSD
 
__smusd


	)

712 
	#__SMUSDX
 
__smusdx


	)

713 
	#__SMLSD
 
__smlsd


	)

714 
	#__SMLSDX
 
__smlsdx


	)

715 
	#__SMLSLD
 
__sml¦d


	)

716 
	#__SMLSLDX
 
__sml¦dx


	)

717 
	#__SEL
 
__£l


	)

718 
	#__QADD
 
__qadd


	)

719 
	#__QSUB
 
__qsub


	)

721 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0x0000FFFFULè| \

	)

722 ((((
	gušt32_t
)(
	gARG2
)è<< (
	gARG3
)) & 0xFFFF0000UL) )

724 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0xFFFF0000ULè| \

	)

725 ((((
	gušt32_t
)(
	gARG2
)è>> (
	gARG3
)) & 0x0000FFFFUL) )

727 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
èÐ(
št32_t
)((((
št64_t
)(ARG1è* (ARG2)è+ \

	)

728 ((
	gšt64_t
)(
	gARG3
) << 32U) ) >> 32U))

	@Drivers/CMSIS/Include/cmsis_armcc_V6.h

35 #iâdeà
__CMSIS_ARMCC_V6_H


36 
	#__CMSIS_ARMCC_V6_H


	)

50 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_œq
()

52 
__ASM
 volatile ("cpsie i" : : : "memory");

53 
	}
}

61 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_œq
()

63 
__ASM
 volatile ("cpsid i" : : : "memory");

64 
	}
}

72 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

74 
ušt32_t
 
»suÉ
;

76 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

77 (
»suÉ
);

78 
	}
}

81 #ià (
__ARM_FEATURE_CMSE
 == 3U)

87 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

89 
ušt32_t
 
»suÉ
;

91 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

92 (
»suÉ
);

93 
	}
}

102 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

104 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

105 
	}
}

108 #ià (
__ARM_FEATURE_CMSE
 == 3U)

114 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

116 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

117 
	}
}

126 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

128 
ušt32_t
 
»suÉ
;

130 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

131 (
»suÉ
);

132 
	}
}

135 #ià (
__ARM_FEATURE_CMSE
 == 3U)

141 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_IPSR_NS
()

143 
ušt32_t
 
»suÉ
;

145 
__ASM
 vÞ©ž("MRS %0, ip¤_ns" : "ô" (
»suÉ
) );

146 (
»suÉ
);

147 
	}
}

156 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

158 
ušt32_t
 
»suÉ
;

160 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

161 (
»suÉ
);

162 
	}
}

165 #ià (
__ARM_FEATURE_CMSE
 == 3U)

171 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_APSR_NS
()

173 
ušt32_t
 
»suÉ
;

175 
__ASM
 vÞ©ž("MRS %0,‡p¤_ns" : "ô" (
»suÉ
) );

176 (
»suÉ
);

177 
	}
}

186 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

188 
ušt32_t
 
»suÉ
;

190 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

191 (
»suÉ
);

192 
	}
}

195 #ià (
__ARM_FEATURE_CMSE
 == 3U)

201 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_xPSR_NS
()

203 
ušt32_t
 
»suÉ
;

205 
__ASM
 vÞ©ž("MRS %0, xp¤_ns" : "ô" (
»suÉ
) );

206 (
»suÉ
);

207 
	}
}

216 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

218 
ušt32_t
 
»suÉ
;

220 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

221 (
»suÉ
);

222 
	}
}

225 #ià (
__ARM_FEATURE_CMSE
 == 3U)

231 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

233 
ušt32_t
 
»suÉ
;

235 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

236 (
»suÉ
);

237 
	}
}

246 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

248 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : "sp");

249 
	}
}

252 #ià (
__ARM_FEATURE_CMSE
 == 3U)

258 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

260 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : "sp");

261 
	}
}

270 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

272 
ušt32_t
 
»suÉ
;

274 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

275 (
»suÉ
);

276 
	}
}

279 #ià (
__ARM_FEATURE_CMSE
 == 3U)

285 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

300 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

302 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : "sp");

303 
	}
}

306 #ià (
__ARM_FEATURE_CMSE
 == 3U)

312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

314 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : "sp");

315 
	}
}

324 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

329 (
»suÉ
);

330 
	}
}

333 #ià (
__ARM_FEATURE_CMSE
 == 3U)

339 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

341 
ušt32_t
 
»suÉ
;

343 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) );

344 (
»suÉ
);

345 
	}
}

354 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

356 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

357 
	}
}

360 #ià (
__ARM_FEATURE_CMSE
 == 3U)

366 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

368 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

369 
	}
}

373 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

380 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

382 
__ASM
 volatile ("cpsie f" : : : "memory");

383 
	}
}

391 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

393 
__ASM
 volatile ("cpsid f" : : : "memory");

394 
	}
}

402 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

404 
ušt32_t
 
»suÉ
;

406 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

407 (
»suÉ
);

408 
	}
}

411 #ià (
__ARM_FEATURE_CMSE
 == 3U)

417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

419 
ušt32_t
 
»suÉ
;

421 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

422 (
»suÉ
);

423 
	}
}

432 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

434 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

435 
	}
}

438 #ià (
__ARM_FEATURE_CMSE
 == 3U)

444 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
v®ue
)

446 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
v®ue
) : "memory");

447 
	}
}

457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

459 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

460 
	}
}

463 #ià (
__ARM_FEATURE_CMSE
 == 3U)

470 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_MAX_NS
(
ušt32_t
 
v®ue
)

472 
__ASM
 vÞ©ž("MSR ba£´i_max_ns, %0" : : "r" (
v®ue
) : "memory");

473 
	}
}

482 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

487 (
»suÉ
);

488 
	}
}

491 #ià (
__ARM_FEATURE_CMSE
 == 3U)

497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

499 
ušt32_t
 
»suÉ
;

501 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

502 (
»suÉ
);

503 
	}
}

512 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

514 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

515 
	}
}

518 #ià (
__ARM_FEATURE_CMSE
 == 3U)

524 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

526 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

527 
	}
}

534 #ià(
__ARM_ARCH_8M__
 == 1U)

541 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

543 
ušt32_t
 
»suÉ
;

545 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

546 (
»suÉ
);

547 
	}
}

550 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

556 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

558 
ušt32_t
 
»suÉ
;

560 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

561 (
»suÉ
);

562 
	}
}

571 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

573 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

574 
	}
}

577 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

585 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

586 
	}
}

595 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

597 
ušt32_t
 
»suÉ
;

599 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

601 (
»suÉ
);

602 
	}
}

605 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

611 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

613 
ušt32_t
 
»suÉ
;

615 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

616 (
»suÉ
);

617 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

628 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

629 
	}
}

632 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

638 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

640 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

641 
	}
}

647 #ià((
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

654 
	#__g‘_FPSCR
 
__bužtš_¬m_g‘_åsü


	)

656 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

658 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

659 
ušt32_t
 
»suÉ
;

661 
__ASM
 volatile ("");

662 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

663 
__ASM
 volatile ("");

664 (
»suÉ
);

668 
	}
}

671 #ià (
__ARM_FEATURE_CMSE
 == 3U)

677 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FPSCR_NS
()

679 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

680 
ušt32_t
 
»suÉ
;

682 
__ASM
 volatile ("");

683 
__ASM
 vÞ©ž("VMRS %0, fpsü_ns" : "ô" (
»suÉ
) );

684 
__ASM
 volatile ("");

685 (
»suÉ
);

689 
	}
}

698 
	#__£t_FPSCR
 
__bužtš_¬m_£t_åsü


	)

700 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

702 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

703 
__ASM
 volatile ("");

704 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

705 
__ASM
 volatile ("");

707 
	}
}

710 #ià (
__ARM_FEATURE_CMSE
 == 3U)

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FPSCR_NS
(
ušt32_t
 
åsü
)

718 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

719 
__ASM
 volatile ("");

720 
__ASM
 vÞ©ž("VMSR fpsü_ns, %0" : : "r" (
åsü
) : "vfpcc");

721 
__ASM
 volatile ("");

723 
	}
}

742 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

743 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

744 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

746 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

747 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

754 
	#__NOP
 
__bužtš_¬m_nÝ


	)

760 
	#__WFI
 
__bužtš_¬m_wfi


	)

768 
	#__WFE
 
__bužtš_¬m_wã


	)

775 
	#__SEV
 
__bužtš_¬m_£v


	)

784 
	#__ISB
(è
	`__bužtš_¬m_isb
(0xF);

	)

791 
	#__DSB
(è
	`__bužtš_¬m_dsb
(0xF);

	)

799 
	#__DMB
(è
	`__bužtš_¬m_dmb
(0xF);

	)

808 
	#__REV
 
__bužtš_bsw­32


	)

817 
	#__REV16
 
__bužtš_bsw­16


	)

819 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

821 
ušt32_t
 
»suÉ
;

823 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

824 (
»suÉ
);

825 
	}
}

836 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

838 
št32_t
 
»suÉ
;

840 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

841 (
»suÉ
);

842 
	}
}

852 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

854  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

855 
	}
}

865 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

875 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

877 
ušt32_t
 
»suÉ
;

879 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

880 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

882 
št32_t
 
s
 = 4 * 8 - 1;

884 
»suÉ
 = 
v®ue
;

885 
v®ue
 >>= 1U; value; value >>= 1U)

887 
»suÉ
 <<= 1U;

888 
»suÉ
 |ð
v®ue
 & 1U;

889 
s
--;

891 
»suÉ
 <<ð
s
;

893 (
»suÉ
);

894 
	}
}

903 
	#__CLZ
 
__bužtš_þz


	)

906 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

914 
	#__LDREXB
 (
ušt8_t
)
__bužtš_¬m_ld»x


	)

923 
	#__LDREXH
 (
ušt16_t
)
__bužtš_¬m_ld»x


	)

932 
	#__LDREXW
 (
ušt32_t
)
__bužtš_¬m_ld»x


	)

943 
	#__STREXB
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

954 
	#__STREXH
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

965 
	#__STREXW
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

972 
	#__CLREX
 
__bužtš_¬m_þ»x


	)

983 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

985 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

986 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

987 
	g__RES
; \

998 
	#__USAT
 
__bužtš_¬m_u§t


	)

1000 
	#__USAT
(
ARG1
,
ARG2
è\

	)

1002 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1003 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1004 
	g__RES
; \

1016 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1018 
ušt32_t
 
»suÉ
;

1020 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1021 (
»suÉ
);

1022 
	}
}

1031 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1033 
ušt32_t
 
»suÉ
;

1035 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1036  ((
ušt8_t
è
»suÉ
);

1037 
	}
}

1046 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1048 
ušt32_t
 
»suÉ
;

1050 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1051  ((
ušt16_t
è
»suÉ
);

1052 
	}
}

1061 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1063 
ušt32_t
 
»suÉ
;

1065 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1066 (
»suÉ
);

1067 
	}
}

1076 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1078 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1079 
	}
}

1088 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1090 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1091 
	}
}

1100 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1102 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1103 
	}
}

1108 #ià(
__ARM_ARCH_8M__
 == 1U)

1116 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1118 
ušt32_t
 
»suÉ
;

1120 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1121  ((
ušt8_t
è
»suÉ
);

1122 
	}
}

1131 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1133 
ušt32_t
 
»suÉ
;

1135 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1136  ((
ušt16_t
è
»suÉ
);

1137 
	}
}

1146 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1148 
ušt32_t
 
»suÉ
;

1150 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1151 (
»suÉ
);

1152 
	}
}

1161 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1163 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1164 
	}
}

1173 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1175 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1176 
	}
}

1185 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1187 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1188 
	}
}

1197 
	#__LDAEXB
 (
ušt8_t
)
__bužtš_¬m_ld«x


	)

1206 
	#__LDAEXH
 (
ušt16_t
)
__bužtš_¬m_ld«x


	)

1215 
	#__LDAEX
 (
ušt32_t
)
__bužtš_¬m_ld«x


	)

1226 
	#__STLEXB
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1237 
	#__STLEXH
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1248 
	#__STLEX
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1261 #ià(
__ARM_FEATURE_DSP
 == 1U)

1263 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1265 
ušt32_t
 
»suÉ
;

1267 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1268 (
»suÉ
);

1269 
	}
}

1271 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1273 
ušt32_t
 
»suÉ
;

1275 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1276 (
»suÉ
);

1277 
	}
}

1279 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1281 
ušt32_t
 
»suÉ
;

1283 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1284 (
»suÉ
);

1285 
	}
}

1287 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1289 
ušt32_t
 
»suÉ
;

1291 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1292 (
»suÉ
);

1293 
	}
}

1295 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1297 
ušt32_t
 
»suÉ
;

1299 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1300 (
»suÉ
);

1301 
	}
}

1303 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1305 
ušt32_t
 
»suÉ
;

1307 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1308 (
»suÉ
);

1309 
	}
}

1312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1314 
ušt32_t
 
»suÉ
;

1316 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1317 (
»suÉ
);

1318 
	}
}

1320 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1322 
ušt32_t
 
»suÉ
;

1324 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1325 (
»suÉ
);

1326 
	}
}

1328 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1330 
ušt32_t
 
»suÉ
;

1332 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1333 (
»suÉ
);

1334 
	}
}

1336 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1338 
ušt32_t
 
»suÉ
;

1340 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1341 (
»suÉ
);

1342 
	}
}

1344 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1346 
ušt32_t
 
»suÉ
;

1348 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1349 (
»suÉ
);

1350 
	}
}

1352 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1354 
ušt32_t
 
»suÉ
;

1356 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1357 (
»suÉ
);

1358 
	}
}

1361 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1363 
ušt32_t
 
»suÉ
;

1365 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1366 (
»suÉ
);

1367 
	}
}

1369 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1371 
ušt32_t
 
»suÉ
;

1373 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1374 (
»suÉ
);

1375 
	}
}

1377 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1379 
ušt32_t
 
»suÉ
;

1381 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1382 (
»suÉ
);

1383 
	}
}

1385 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1387 
ušt32_t
 
»suÉ
;

1389 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1390 (
»suÉ
);

1391 
	}
}

1393 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1395 
ušt32_t
 
»suÉ
;

1397 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1398 (
»suÉ
);

1399 
	}
}

1401 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1403 
ušt32_t
 
»suÉ
;

1405 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1406 (
»suÉ
);

1407 
	}
}

1409 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1411 
ušt32_t
 
»suÉ
;

1413 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1414 (
»suÉ
);

1415 
	}
}

1417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1419 
ušt32_t
 
»suÉ
;

1421 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1422 (
»suÉ
);

1423 
	}
}

1425 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1427 
ušt32_t
 
»suÉ
;

1429 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1430 (
»suÉ
);

1431 
	}
}

1433 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1435 
ušt32_t
 
»suÉ
;

1437 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1438 (
»suÉ
);

1439 
	}
}

1441 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1443 
ušt32_t
 
»suÉ
;

1445 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1446 (
»suÉ
);

1447 
	}
}

1449 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1451 
ušt32_t
 
»suÉ
;

1453 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1454 (
»suÉ
);

1455 
	}
}

1457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1459 
ušt32_t
 
»suÉ
;

1461 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1462 (
»suÉ
);

1463 
	}
}

1465 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1467 
ušt32_t
 
»suÉ
;

1469 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1470 (
»suÉ
);

1471 
	}
}

1473 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1475 
ušt32_t
 
»suÉ
;

1477 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1478 (
»suÉ
);

1479 
	}
}

1481 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1483 
ušt32_t
 
»suÉ
;

1485 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1486 (
»suÉ
);

1487 
	}
}

1489 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1491 
ušt32_t
 
»suÉ
;

1493 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1494 (
»suÉ
);

1495 
	}
}

1497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1499 
ušt32_t
 
»suÉ
;

1501 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1502 (
»suÉ
);

1503 
	}
}

1505 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1507 
ušt32_t
 
»suÉ
;

1509 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1510 (
»suÉ
);

1511 
	}
}

1513 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1515 
ušt32_t
 
»suÉ
;

1517 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1518 (
»suÉ
);

1519 
	}
}

1521 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1523 
ušt32_t
 
»suÉ
;

1525 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1526 (
»suÉ
);

1527 
	}
}

1529 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1531 
ušt32_t
 
»suÉ
;

1533 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1534 (
»suÉ
);

1535 
	}
}

1537 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1539 
ušt32_t
 
»suÉ
;

1541 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1542 (
»suÉ
);

1543 
	}
}

1545 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1547 
ušt32_t
 
»suÉ
;

1549 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1550 (
»suÉ
);

1551 
	}
}

1553 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1555 
ušt32_t
 
»suÉ
;

1557 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1558 (
»suÉ
);

1559 
	}
}

1561 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1563 
ušt32_t
 
»suÉ
;

1565 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1566 (
»suÉ
);

1567 
	}
}

1569 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1571 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1572 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1573 
	g__RES
; \

1576 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1578 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1579 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1580 
	g__RES
; \

1583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1585 
ušt32_t
 
»suÉ
;

1587 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1588 (
»suÉ
);

1589 
	}
}

1591 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1593 
ušt32_t
 
»suÉ
;

1595 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1596 (
»suÉ
);

1597 
	}
}

1599 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1601 
ušt32_t
 
»suÉ
;

1603 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1604 (
»suÉ
);

1605 
	}
}

1607 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1609 
ušt32_t
 
»suÉ
;

1611 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1612 (
»suÉ
);

1613 
	}
}

1615 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1617 
ušt32_t
 
»suÉ
;

1619 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1620 (
»suÉ
);

1621 
	}
}

1623 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1625 
ušt32_t
 
»suÉ
;

1627 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1628 (
»suÉ
);

1629 
	}
}

1631 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1633 
ušt32_t
 
»suÉ
;

1635 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1636 (
»suÉ
);

1637 
	}
}

1639 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1641 
ušt32_t
 
»suÉ
;

1643 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1644 (
»suÉ
);

1645 
	}
}

1647 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1649 
	uÎ»g_u
{

1650 
ušt32_t
 
w32
[2];

1651 
ušt64_t
 
w64
;

1652 } 
Îr
;

1653 
Îr
.
w64
 = 
acc
;

1655 #iâdeà
__ARMEB__


1656 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1658 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1661 (
Îr
.
w64
);

1662 
	}
}

1664 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1666 
	uÎ»g_u
{

1667 
ušt32_t
 
w32
[2];

1668 
ušt64_t
 
w64
;

1669 } 
Îr
;

1670 
Îr
.
w64
 = 
acc
;

1672 #iâdeà
__ARMEB__


1673 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1675 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1678 (
Îr
.
w64
);

1679 
	}
}

1681 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1683 
ušt32_t
 
»suÉ
;

1685 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1686 (
»suÉ
);

1687 
	}
}

1689 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1691 
ušt32_t
 
»suÉ
;

1693 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1694 (
»suÉ
);

1695 
	}
}

1697 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1699 
ušt32_t
 
»suÉ
;

1701 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1702 (
»suÉ
);

1703 
	}
}

1705 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1707 
ušt32_t
 
»suÉ
;

1709 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1710 (
»suÉ
);

1711 
	}
}

1713 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1715 
	uÎ»g_u
{

1716 
ušt32_t
 
w32
[2];

1717 
ušt64_t
 
w64
;

1718 } 
Îr
;

1719 
Îr
.
w64
 = 
acc
;

1721 #iâdeà
__ARMEB__


1722 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1724 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1727 (
Îr
.
w64
);

1728 
	}
}

1730 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1732 
	uÎ»g_u
{

1733 
ušt32_t
 
w32
[2];

1734 
ušt64_t
 
w64
;

1735 } 
Îr
;

1736 
Îr
.
w64
 = 
acc
;

1738 #iâdeà
__ARMEB__


1739 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1741 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1744 (
Îr
.
w64
);

1745 
	}
}

1747 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1749 
ušt32_t
 
»suÉ
;

1751 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1752 (
»suÉ
);

1753 
	}
}

1755 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1757 
št32_t
 
»suÉ
;

1759 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1760 (
»suÉ
);

1761 
	}
}

1763 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1765 
št32_t
 
»suÉ
;

1767 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1768 (
»suÉ
);

1769 
	}
}

1771 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1773 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1774 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1775 
	g__RES
; \

1778 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1780 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1781 ià(
	gARG3
 == 0) \

1782 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1784 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1785 
	g__RES
; \

1788 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1790 
št32_t
 
»suÉ
;

1792 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1793 (
»suÉ
);

1794 
	}
}

	@Drivers/CMSIS/Include/cmsis_gcc.h

35 #iâdeà
__CMSIS_GCC_H


36 
	#__CMSIS_GCC_H


	)

39 #ià
defšed
 ( 
__GNUC__
 )

40 #´agm¨
GCC
 
dŸgno¡ic
 
push


41 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

42 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

43 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

58 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_œq
()

60 
__ASM
 volatile ("cpsie i" : : : "memory");

61 
	}
}

69 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_œq
()

71 
__ASM
 volatile ("cpsid i" : : : "memory");

72 
	}
}

80 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

82 
ušt32_t
 
»suÉ
;

84 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

85 (
»suÉ
);

86 
	}
}

94 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

96 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

97 
	}
}

105 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

107 
ušt32_t
 
»suÉ
;

109 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

110 (
»suÉ
);

111 
	}
}

119 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

121 
ušt32_t
 
»suÉ
;

123 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

124 (
»suÉ
);

125 
	}
}

134 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

136 
ušt32_t
 
»suÉ
;

138 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

139 (
»suÉ
);

140 
	}
}

148 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

150 
ušt32_t
 
»suÉ
;

152 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

153 (
»suÉ
);

154 
	}
}

162 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

164 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) : "sp");

165 
	}
}

173 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

175 
ušt32_t
 
»suÉ
;

177 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

178 (
»suÉ
);

179 
	}
}

188 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

190 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) : "sp");

191 
	}
}

199 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

201 
ušt32_t
 
»suÉ
;

203 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

204 (
»suÉ
);

205 
	}
}

213 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

215 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

216 
	}
}

219 #ià (
__CORTEX_M
 >= 0x03U)

226 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

228 
__ASM
 volatile ("cpsie f" : : : "memory");

229 
	}
}

237 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

239 
__ASM
 volatile ("cpsid f" : : : "memory");

240 
	}
}

248 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

250 
ušt32_t
 
»suÉ
;

252 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

253 (
»suÉ
);

254 
	}
}

262 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

264 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

265 
	}
}

274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

276 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

277 
	}
}

285 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

301 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

302 
	}
}

307 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

314 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

316 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

317 
ušt32_t
 
»suÉ
;

320 
__ASM
 volatile ("");

321 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

322 
__ASM
 volatile ("");

323 (
»suÉ
);

327 
	}
}

335 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

337 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

339 
__ASM
 volatile ("");

340 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

341 
__ASM
 volatile ("");

343 
	}
}

361 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

362 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

363 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

365 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

366 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

373 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__NOP
()

375 
__ASM
 volatile ("nop");

376 
	}
}

383 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFI
()

385 
__ASM
 volatile ("wfi");

386 
	}
}

394 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFE
()

396 
__ASM
 volatile ("wfe");

397 
	}
}

404 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__SEV
()

406 
__ASM
 volatile ("sev");

407 
	}
}

416 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__ISB
()

418 
__ASM
 volatile ("isb 0xF":::"memory");

419 
	}
}

427 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DSB
()

429 
__ASM
 volatile ("dsb 0xF":::"memory");

430 
	}
}

438 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DMB
()

440 
__ASM
 volatile ("dmb 0xF":::"memory");

441 
	}
}

450 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

452 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 5)

453  
	`__bužtš_bsw­32
(
v®ue
);

455 
ušt32_t
 
»suÉ
;

457 
__ASM
 vÞ©ž("»v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

458 (
»suÉ
);

460 
	}
}

469 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

471 
ušt32_t
 
»suÉ
;

473 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

474 (
»suÉ
);

475 
	}
}

484 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

486 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

487  ()
	`__bužtš_bsw­16
(
v®ue
);

489 
št32_t
 
»suÉ
;

491 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

492 (
»suÉ
);

494 
	}
}

504 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

506  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

507 
	}
}

517 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

526 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

528 
ušt32_t
 
»suÉ
;

530 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

531 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

533 
št32_t
 
s
 = 4 * 8 - 1;

535 
»suÉ
 = 
v®ue
;

536 
v®ue
 >>= 1U; value; value >>= 1U)

538 
»suÉ
 <<= 1U;

539 
»suÉ
 |ð
v®ue
 & 1U;

540 
s
--;

542 
»suÉ
 <<ð
s
;

544 (
»suÉ
);

545 
	}
}

554 
	#__CLZ
 
__bužtš_þz


	)

557 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

565 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

567 
ušt32_t
 
»suÉ
;

569 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

570 
__ASM
 vÞ©ž("ld»xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

575 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

577  ((
ušt8_t
è
»suÉ
);

578 
	}
}

587 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

589 
ušt32_t
 
»suÉ
;

591 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

592 
__ASM
 vÞ©ž("ld»xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

597 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

599  ((
ušt16_t
è
»suÉ
);

600 
	}
}

609 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

611 
ušt32_t
 
»suÉ
;

613 
__ASM
 vÞ©ž("ld»x %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

614 (
»suÉ
);

615 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

628 
ušt32_t
 
»suÉ
;

630 
__ASM
 vÞ©ž("¡»xb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

631 (
»suÉ
);

632 
	}
}

643 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

645 
ušt32_t
 
»suÉ
;

647 
__ASM
 vÞ©ž("¡»xh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

648 (
»suÉ
);

649 
	}
}

660 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

662 
ušt32_t
 
»suÉ
;

664 
__ASM
 vÞ©ž("¡»x %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" (
v®ue
) );

665 (
»suÉ
);

666 
	}
}

673 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__CLREX
()

675 
__ASM
 volatile ("clrex" ::: "memory");

676 
	}
}

686 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

688 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

689 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

690 
	g__RES
; \

701 
	#__USAT
(
ARG1
,
ARG2
è\

	)

703 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

704 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

705 
	g__RES
; \

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

718 
ušt32_t
 
»suÉ
;

720 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

721 (
»suÉ
);

722 
	}
}

731 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
addr
)

733 
ušt32_t
 
»suÉ
;

735 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

736 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

741 
__ASM
 vÞ©ž("ldrbˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

743  ((
ušt8_t
è
»suÉ
);

744 
	}
}

753 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
addr
)

755 
ušt32_t
 
»suÉ
;

757 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

758 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

763 
__ASM
 vÞ©ž("ldrhˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

765  ((
ušt16_t
è
»suÉ
);

766 
	}
}

775 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
addr
)

777 
ušt32_t
 
»suÉ
;

779 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

780 (
»suÉ
);

781 
	}
}

790 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

792 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

793 
	}
}

802 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

804 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

805 
	}
}

814 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

816 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
addr
è: "r" (
v®ue
) );

817 
	}
}

830 #ià(
__CORTEX_M
 >= 0x04U)

832 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

834 
ušt32_t
 
»suÉ
;

836 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

837 (
»suÉ
);

838 
	}
}

840 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

842 
ušt32_t
 
»suÉ
;

844 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

845 (
»suÉ
);

846 
	}
}

848 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

850 
ušt32_t
 
»suÉ
;

852 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

853 (
»suÉ
);

854 
	}
}

856 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

858 
ušt32_t
 
»suÉ
;

860 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

861 (
»suÉ
);

862 
	}
}

864 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

866 
ušt32_t
 
»suÉ
;

868 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

869 (
»suÉ
);

870 
	}
}

872 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

874 
ušt32_t
 
»suÉ
;

876 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

877 (
»suÉ
);

878 
	}
}

881 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

883 
ušt32_t
 
»suÉ
;

885 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

886 (
»suÉ
);

887 
	}
}

889 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

891 
ušt32_t
 
»suÉ
;

893 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

894 (
»suÉ
);

895 
	}
}

897 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

899 
ušt32_t
 
»suÉ
;

901 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

902 (
»suÉ
);

903 
	}
}

905 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

907 
ušt32_t
 
»suÉ
;

909 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

910 (
»suÉ
);

911 
	}
}

913 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

915 
ušt32_t
 
»suÉ
;

917 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

918 (
»suÉ
);

919 
	}
}

921 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

923 
ušt32_t
 
»suÉ
;

925 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

926 (
»suÉ
);

927 
	}
}

930 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

932 
ušt32_t
 
»suÉ
;

934 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

935 (
»suÉ
);

936 
	}
}

938 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

940 
ušt32_t
 
»suÉ
;

942 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

943 (
»suÉ
);

944 
	}
}

946 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

948 
ušt32_t
 
»suÉ
;

950 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

951 (
»suÉ
);

952 
	}
}

954 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

956 
ušt32_t
 
»suÉ
;

958 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

959 (
»suÉ
);

960 
	}
}

962 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

964 
ušt32_t
 
»suÉ
;

966 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

967 (
»suÉ
);

968 
	}
}

970 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

972 
ušt32_t
 
»suÉ
;

974 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

975 (
»suÉ
);

976 
	}
}

978 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

980 
ušt32_t
 
»suÉ
;

982 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

983 (
»suÉ
);

984 
	}
}

986 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

988 
ušt32_t
 
»suÉ
;

990 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

991 (
»suÉ
);

992 
	}
}

994 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

996 
ušt32_t
 
»suÉ
;

998 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

999 (
»suÉ
);

1000 
	}
}

1002 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1004 
ušt32_t
 
»suÉ
;

1006 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1007 (
»suÉ
);

1008 
	}
}

1010 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1012 
ušt32_t
 
»suÉ
;

1014 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1015 (
»suÉ
);

1016 
	}
}

1018 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1020 
ušt32_t
 
»suÉ
;

1022 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1023 (
»suÉ
);

1024 
	}
}

1026 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1028 
ušt32_t
 
»suÉ
;

1030 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1031 (
»suÉ
);

1032 
	}
}

1034 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1036 
ušt32_t
 
»suÉ
;

1038 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1039 (
»suÉ
);

1040 
	}
}

1042 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1044 
ušt32_t
 
»suÉ
;

1046 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1047 (
»suÉ
);

1048 
	}
}

1050 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1052 
ušt32_t
 
»suÉ
;

1054 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1055 (
»suÉ
);

1056 
	}
}

1058 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1060 
ušt32_t
 
»suÉ
;

1062 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1063 (
»suÉ
);

1064 
	}
}

1066 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1068 
ušt32_t
 
»suÉ
;

1070 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1071 (
»suÉ
);

1072 
	}
}

1074 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1076 
ušt32_t
 
»suÉ
;

1078 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1079 (
»suÉ
);

1080 
	}
}

1082 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1084 
ušt32_t
 
»suÉ
;

1086 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1087 (
»suÉ
);

1088 
	}
}

1090 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1092 
ušt32_t
 
»suÉ
;

1094 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1095 (
»suÉ
);

1096 
	}
}

1098 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1100 
ušt32_t
 
»suÉ
;

1102 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1103 (
»suÉ
);

1104 
	}
}

1106 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1108 
ušt32_t
 
»suÉ
;

1110 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1111 (
»suÉ
);

1112 
	}
}

1114 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1116 
ušt32_t
 
»suÉ
;

1118 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1119 (
»suÉ
);

1120 
	}
}

1122 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1124 
ušt32_t
 
»suÉ
;

1126 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1127 (
»suÉ
);

1128 
	}
}

1130 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1132 
ušt32_t
 
»suÉ
;

1134 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1135 (
»suÉ
);

1136 
	}
}

1138 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1140 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1141 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1142 
	g__RES
; \

1145 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1147 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1148 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1149 
	g__RES
; \

1152 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1154 
ušt32_t
 
»suÉ
;

1156 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1157 (
»suÉ
);

1158 
	}
}

1160 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1162 
ušt32_t
 
»suÉ
;

1164 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1165 (
»suÉ
);

1166 
	}
}

1168 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1170 
ušt32_t
 
»suÉ
;

1172 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1173 (
»suÉ
);

1174 
	}
}

1176 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1178 
ušt32_t
 
»suÉ
;

1180 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1181 (
»suÉ
);

1182 
	}
}

1184 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1186 
ušt32_t
 
»suÉ
;

1188 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1189 (
»suÉ
);

1190 
	}
}

1192 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1194 
ušt32_t
 
»suÉ
;

1196 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1197 (
»suÉ
);

1198 
	}
}

1200 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1202 
ušt32_t
 
»suÉ
;

1204 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1205 (
»suÉ
);

1206 
	}
}

1208 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1210 
ušt32_t
 
»suÉ
;

1212 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1213 (
»suÉ
);

1214 
	}
}

1216 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1218 
	uÎ»g_u
{

1219 
ušt32_t
 
w32
[2];

1220 
ušt64_t
 
w64
;

1221 } 
Îr
;

1222 
Îr
.
w64
 = 
acc
;

1224 #iâdeà
__ARMEB__


1225 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1227 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1230 (
Îr
.
w64
);

1231 
	}
}

1233 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1235 
	uÎ»g_u
{

1236 
ušt32_t
 
w32
[2];

1237 
ušt64_t
 
w64
;

1238 } 
Îr
;

1239 
Îr
.
w64
 = 
acc
;

1241 #iâdeà
__ARMEB__


1242 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1244 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1247 (
Îr
.
w64
);

1248 
	}
}

1250 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1252 
ušt32_t
 
»suÉ
;

1254 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1255 (
»suÉ
);

1256 
	}
}

1258 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1260 
ušt32_t
 
»suÉ
;

1262 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1263 (
»suÉ
);

1264 
	}
}

1266 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1268 
ušt32_t
 
»suÉ
;

1270 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1271 (
»suÉ
);

1272 
	}
}

1274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1276 
ušt32_t
 
»suÉ
;

1278 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1279 (
»suÉ
);

1280 
	}
}

1282 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1284 
	uÎ»g_u
{

1285 
ušt32_t
 
w32
[2];

1286 
ušt64_t
 
w64
;

1287 } 
Îr
;

1288 
Îr
.
w64
 = 
acc
;

1290 #iâdeà
__ARMEB__


1291 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1293 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1296 (
Îr
.
w64
);

1297 
	}
}

1299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1301 
	uÎ»g_u
{

1302 
ušt32_t
 
w32
[2];

1303 
ušt64_t
 
w64
;

1304 } 
Îr
;

1305 
Îr
.
w64
 = 
acc
;

1307 #iâdeà
__ARMEB__


1308 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1310 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1313 (
Îr
.
w64
);

1314 
	}
}

1316 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1318 
ušt32_t
 
»suÉ
;

1320 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1321 (
»suÉ
);

1322 
	}
}

1324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1326 
št32_t
 
»suÉ
;

1328 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1329 (
»suÉ
);

1330 
	}
}

1332 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1334 
št32_t
 
»suÉ
;

1336 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1337 (
»suÉ
);

1338 
	}
}

1340 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1342 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1343 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1344 
	g__RES
; \

1347 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1349 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1350 ià(
	gARG3
 == 0) \

1351 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1353 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1354 
	g__RES
; \

1357 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1359 
št32_t
 
»suÉ
;

1361 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1362 (
»suÉ
);

1363 
	}
}

1369 #ià
defšed
 ( 
__GNUC__
 )

1370 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@Drivers/CMSIS/Include/core_cm0.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0_H_GENERIC


42 
	#__CORE_CM0_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM0_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0_H_DEPENDANT


175 
	#__CORE_CM0_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0_REV


184 
	#__CM0_REV
 0x0000U

	)

188 #iâdeà
__NVIC_PRIO_BITS


189 
	#__NVIC_PRIO_BITS
 2U

	)

193 #iâdeà
__V’dÜ_SysTickCÚfig


194 
	#__V’dÜ_SysTickCÚfig
 0U

	)

207 #ifdeà
__ýlu¥lus


208 
	#__I
 vÞ©ž

	)

210 
	#__I
 vÞ©žcÚ¡

	)

212 
	#__O
 vÞ©ž

	)

213 
	#__IO
 vÞ©ž

	)

216 
	#__IM
 vÞ©žcÚ¡

	)

217 
	#__OM
 vÞ©ž

	)

218 
	#__IOM
 vÞ©ž

	)

251 
ušt32_t
 
_»£rved0
:28;

252 
ušt32_t
 
V
:1;

253 
ušt32_t
 
C
:1;

254 
ušt32_t
 
Z
:1;

255 
ušt32_t
 
N
:1;

256 } 
b
;

257 
ušt32_t
 
w
;

258 } 
	tAPSR_Ty³
;

261 
	#APSR_N_Pos
 31U

	)

262 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

264 
	#APSR_Z_Pos
 30U

	)

265 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

267 
	#APSR_C_Pos
 29U

	)

268 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

270 
	#APSR_V_Pos
 28U

	)

271 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
ušt32_t
 
ISR
:9;

282 
ušt32_t
 
_»£rved0
:23;

283 } 
b
;

284 
ušt32_t
 
w
;

285 } 
	tIPSR_Ty³
;

288 
	#IPSR_ISR_Pos
 0U

	)

289 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

299 
ušt32_t
 
ISR
:9;

300 
ušt32_t
 
_»£rved0
:15;

301 
ušt32_t
 
T
:1;

302 
ušt32_t
 
_»£rved1
:3;

303 
ušt32_t
 
V
:1;

304 
ušt32_t
 
C
:1;

305 
ušt32_t
 
Z
:1;

306 
ušt32_t
 
N
:1;

307 } 
b
;

308 
ušt32_t
 
w
;

309 } 
	txPSR_Ty³
;

312 
	#xPSR_N_Pos
 31U

	)

313 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

315 
	#xPSR_Z_Pos
 30U

	)

316 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

318 
	#xPSR_C_Pos
 29U

	)

319 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

321 
	#xPSR_V_Pos
 28U

	)

322 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

324 
	#xPSR_T_Pos
 24U

	)

325 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

327 
	#xPSR_ISR_Pos
 0U

	)

328 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

338 
ušt32_t
 
_»£rved0
:1;

339 
ušt32_t
 
SPSEL
:1;

340 
ušt32_t
 
_»£rved1
:30;

341 } 
b
;

342 
ušt32_t
 
w
;

343 } 
	tCONTROL_Ty³
;

346 
	#CONTROL_SPSEL_Pos
 1U

	)

347 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

364 
__IOM
 
ušt32_t
 
ISER
[1U];

365 
ušt32_t
 
RESERVED0
[31U];

366 
__IOM
 
ušt32_t
 
ICER
[1U];

367 
ušt32_t
 
RSERVED1
[31U];

368 
__IOM
 
ušt32_t
 
ISPR
[1U];

369 
ušt32_t
 
RESERVED2
[31U];

370 
__IOM
 
ušt32_t
 
ICPR
[1U];

371 
ušt32_t
 
RESERVED3
[31U];

372 
ušt32_t
 
RESERVED4
[64U];

373 
__IOM
 
ušt32_t
 
IP
[8U];

374 } 
	tNVIC_Ty³
;

391 
__IM
 
ušt32_t
 
CPUID
;

392 
__IOM
 
ušt32_t
 
ICSR
;

393 
ušt32_t
 
RESERVED0
;

394 
__IOM
 
ušt32_t
 
AIRCR
;

395 
__IOM
 
ušt32_t
 
SCR
;

396 
__IOM
 
ušt32_t
 
CCR
;

397 
ušt32_t
 
RESERVED1
;

398 
__IOM
 
ušt32_t
 
SHP
[2U];

399 
__IOM
 
ušt32_t
 
SHCSR
;

400 } 
	tSCB_Ty³
;

403 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

404 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

406 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

407 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

409 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

410 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

412 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

413 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

415 
	#SCB_CPUID_REVISION_Pos
 0U

	)

416 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

419 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

420 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

423 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

425 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

426 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

428 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

429 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

431 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

432 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

434 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

435 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

437 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

438 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

440 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

441 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

448 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

450 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

451 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

453 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

454 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

456 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

457 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

459 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

463 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

464 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

466 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

467 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

469 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

470 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

473 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

474 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

476 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

477 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

480 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

481 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

498 
__IOM
 
ušt32_t
 
CTRL
;

499 
__IOM
 
ušt32_t
 
LOAD
;

500 
__IOM
 
ušt32_t
 
VAL
;

501 
__IM
 
ušt32_t
 
CALIB
;

502 } 
	tSysTick_Ty³
;

505 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

506 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

508 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

509 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

511 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

512 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

514 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

515 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

518 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

519 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

522 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

523 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

526 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

527 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

529 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

530 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

532 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

533 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

569 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

582 
	#SCS_BASE
 (0xE000E000ULè

	)

583 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

584 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

585 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

587 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

588 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

589 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

619 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

620 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

621 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

629 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

631 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

640 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

642 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

653 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

655 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

664 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

666 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

675 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

677 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

688 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

690 ià((
št32_t
)(
IRQn
) < 0)

692 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

693 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

697 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

698 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

712 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

715 ià((
št32_t
)(
IRQn
) < 0)

717 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

721 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

730 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

732 
__DSB
();

734 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

735 
SCB_AIRCR_SYSRESETREQ_Msk
);

736 
__DSB
();

740 
__NOP
();

756 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

769 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

771 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

776 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

777 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

778 
SysTick
->
VAL
 = 0UL;

779 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

780 
SysTick_CTRL_TICKINT_Msk
 |

781 
SysTick_CTRL_ENABLE_Msk
;

792 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm0plus.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0PLUS_H_GENERIC


42 
	#__CORE_CM0PLUS_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM0PLUS_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0PLUS_H_DEPENDANT


175 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0PLUS_REV


184 
	#__CM0PLUS_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__VTOR_PRESENT


194 
	#__VTOR_PRESENT
 0U

	)

198 #iâdeà
__NVIC_PRIO_BITS


199 
	#__NVIC_PRIO_BITS
 2U

	)

203 #iâdeà
__V’dÜ_SysTickCÚfig


204 
	#__V’dÜ_SysTickCÚfig
 0U

	)

217 #ifdeà
__ýlu¥lus


218 
	#__I
 vÞ©ž

	)

220 
	#__I
 vÞ©žcÚ¡

	)

222 
	#__O
 vÞ©ž

	)

223 
	#__IO
 vÞ©ž

	)

226 
	#__IM
 vÞ©žcÚ¡

	)

227 
	#__OM
 vÞ©ž

	)

228 
	#__IOM
 vÞ©ž

	)

262 
ušt32_t
 
_»£rved0
:28;

263 
ušt32_t
 
V
:1;

264 
ušt32_t
 
C
:1;

265 
ušt32_t
 
Z
:1;

266 
ušt32_t
 
N
:1;

267 } 
b
;

268 
ušt32_t
 
w
;

269 } 
	tAPSR_Ty³
;

272 
	#APSR_N_Pos
 31U

	)

273 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

275 
	#APSR_Z_Pos
 30U

	)

276 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

278 
	#APSR_C_Pos
 29U

	)

279 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

281 
	#APSR_V_Pos
 28U

	)

282 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
_»£rved1
:3;

314 
ušt32_t
 
V
:1;

315 
ušt32_t
 
C
:1;

316 
ušt32_t
 
Z
:1;

317 
ušt32_t
 
N
:1;

318 } 
b
;

319 
ušt32_t
 
w
;

320 } 
	txPSR_Ty³
;

323 
	#xPSR_N_Pos
 31U

	)

324 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

326 
	#xPSR_Z_Pos
 30U

	)

327 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

329 
	#xPSR_C_Pos
 29U

	)

330 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

332 
	#xPSR_V_Pos
 28U

	)

333 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

335 
	#xPSR_T_Pos
 24U

	)

336 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

338 
	#xPSR_ISR_Pos
 0U

	)

339 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

349 
ušt32_t
 
nPRIV
:1;

350 
ušt32_t
 
SPSEL
:1;

351 
ušt32_t
 
_»£rved1
:30;

352 } 
b
;

353 
ušt32_t
 
w
;

354 } 
	tCONTROL_Ty³
;

357 
	#CONTROL_SPSEL_Pos
 1U

	)

358 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

360 
	#CONTROL_nPRIV_Pos
 0U

	)

361 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

378 
__IOM
 
ušt32_t
 
ISER
[1U];

379 
ušt32_t
 
RESERVED0
[31U];

380 
__IOM
 
ušt32_t
 
ICER
[1U];

381 
ušt32_t
 
RSERVED1
[31U];

382 
__IOM
 
ušt32_t
 
ISPR
[1U];

383 
ušt32_t
 
RESERVED2
[31U];

384 
__IOM
 
ušt32_t
 
ICPR
[1U];

385 
ušt32_t
 
RESERVED3
[31U];

386 
ušt32_t
 
RESERVED4
[64U];

387 
__IOM
 
ušt32_t
 
IP
[8U];

388 } 
	tNVIC_Ty³
;

405 
__IM
 
ušt32_t
 
CPUID
;

406 
__IOM
 
ušt32_t
 
ICSR
;

407 #ià(
__VTOR_PRESENT
 == 1U)

408 
__IOM
 
ušt32_t
 
VTOR
;

410 
ušt32_t
 
RESERVED0
;

412 
__IOM
 
ušt32_t
 
AIRCR
;

413 
__IOM
 
ušt32_t
 
SCR
;

414 
__IOM
 
ušt32_t
 
CCR
;

415 
ušt32_t
 
RESERVED1
;

416 
__IOM
 
ušt32_t
 
SHP
[2U];

417 
__IOM
 
ušt32_t
 
SHCSR
;

418 } 
	tSCB_Ty³
;

421 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

422 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

424 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

425 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

427 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

428 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

430 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

431 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

433 
	#SCB_CPUID_REVISION_Pos
 0U

	)

434 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

437 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

438 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

440 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

441 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

443 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

444 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

446 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

447 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

449 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

450 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

452 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

453 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

455 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

456 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

458 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

459 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

461 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

462 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

464 #ià(
__VTOR_PRESENT
 == 1U)

466 
	#SCB_VTOR_TBLOFF_Pos
 8U

	)

467 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

471 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

472 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

474 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

477 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

478 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

481 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

487 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

488 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

490 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

491 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

493 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

494 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

497 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

498 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

504 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

505 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
__IOM
 
ušt32_t
 
CTRL
;

523 
__IOM
 
ušt32_t
 
LOAD
;

524 
__IOM
 
ušt32_t
 
VAL
;

525 
__IM
 
ušt32_t
 
CALIB
;

526 } 
	tSysTick_Ty³
;

529 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

530 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

532 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

533 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

535 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

536 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

538 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

539 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

542 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

543 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

546 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

547 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

550 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

551 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

553 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

554 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

556 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

557 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 #ià(
__MPU_PRESENT
 == 1U)

574 
__IM
 
ušt32_t
 
TYPE
;

575 
__IOM
 
ušt32_t
 
CTRL
;

576 
__IOM
 
ušt32_t
 
RNR
;

577 
__IOM
 
ušt32_t
 
RBAR
;

578 
__IOM
 
ušt32_t
 
RASR
;

579 } 
	tMPU_Ty³
;

582 
	#MPU_TYPE_IREGION_Pos
 16U

	)

583 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

585 
	#MPU_TYPE_DREGION_Pos
 8U

	)

586 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

588 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

589 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

592 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

593 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

595 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

596 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

598 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

599 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

602 
	#MPU_RNR_REGION_Pos
 0U

	)

603 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

606 
	#MPU_RBAR_ADDR_Pos
 8U

	)

607 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

609 
	#MPU_RBAR_VALID_Pos
 4U

	)

610 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

612 
	#MPU_RBAR_REGION_Pos
 0U

	)

613 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

616 
	#MPU_RASR_ATTRS_Pos
 16U

	)

617 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

619 
	#MPU_RASR_XN_Pos
 28U

	)

620 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

622 
	#MPU_RASR_AP_Pos
 24U

	)

623 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

625 
	#MPU_RASR_TEX_Pos
 19U

	)

626 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

628 
	#MPU_RASR_S_Pos
 18U

	)

629 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

631 
	#MPU_RASR_C_Pos
 17U

	)

632 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

634 
	#MPU_RASR_B_Pos
 16U

	)

635 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

637 
	#MPU_RASR_SRD_Pos
 8U

	)

638 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

640 
	#MPU_RASR_SIZE_Pos
 1U

	)

641 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

643 
	#MPU_RASR_ENABLE_Pos
 0U

	)

644 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

673 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

681 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

694 
	#SCS_BASE
 (0xE000E000ULè

	)

695 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

696 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

697 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

699 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

700 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

701 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

703 #ià(
__MPU_PRESENT
 == 1U)

704 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

705 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

735 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

736 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

737 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

745 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

747 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

756 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

758 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

769 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

771 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

780 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

782 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

791 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

793 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

806 ià((
št32_t
)(
IRQn
) < 0)

808 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

809 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

813 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

814 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

828 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

831 ià((
št32_t
)(
IRQn
) < 0)

833 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

837 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

846 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

848 
__DSB
();

850 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

851 
SCB_AIRCR_SYSRESETREQ_Msk
);

852 
__DSB
();

856 
__NOP
();

872 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

885 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

887 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

892 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

893 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

894 
SysTick
->
VAL
 = 0UL;

895 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

896 
SysTick_CTRL_TICKINT_Msk
 |

897 
SysTick_CTRL_ENABLE_Msk
;

908 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm3.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM3_H_GENERIC


42 
	#__CORE_CM3_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM3_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM3_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM3_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x03Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM3_H_DEPENDANT


175 
	#__CORE_CM3_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM3_REV


184 
	#__CM3_REV
 0x0200U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 } 
	tSCB_Ty³
;

443 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

444 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

446 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

447 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

449 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

450 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

452 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

453 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

455 
	#SCB_CPUID_REVISION_Pos
 0U

	)

456 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

459 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

460 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

462 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

463 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

465 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

466 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

468 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

469 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

471 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

472 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

474 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

475 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

477 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

478 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

480 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

481 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

483 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

484 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

486 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

487 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

490 #ià(
__CM3_REV
 < 0x0201U)

491 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

492 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

494 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

495 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

497 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

498 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

505 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

506 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

508 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

509 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

511 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

512 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

514 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

515 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

517 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

518 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

520 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

521 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

524 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

525 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

527 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

528 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

530 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

531 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

534 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

535 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

537 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

538 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

540 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

541 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

543 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

544 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

546 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

547 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

549 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

550 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

553 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

554 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

557 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

560 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

562 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

563 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

565 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

566 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

569 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

572 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

574 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

575 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

577 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

578 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

580 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

581 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

583 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

584 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

587 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

590 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

592 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

593 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

596 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

597 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

600 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

602 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

603 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

606 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

607 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

609 
	#SCB_HFSR_FORCED_Pos
 30U

	)

610 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

612 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

613 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

616 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

617 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

619 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

620 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

622 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

623 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

625 
	#SCB_DFSR_BKPT_Pos
 1U

	)

626 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

628 
	#SCB_DFSR_HALTED_Pos
 0U

	)

629 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

646 
ušt32_t
 
RESERVED0
[1U];

647 
__IM
 
ušt32_t
 
ICTR
;

648 #ià((
defšed
 
__CM3_REV
) && (__CM3_REV >= 0x200U))

649 
__IOM
 
ušt32_t
 
ACTLR
;

651 
ušt32_t
 
RESERVED1
[1U];

653 } 
	tSCnSCB_Ty³
;

656 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

657 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

661 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

662 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

664 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

665 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

667 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

668 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

685 
__IOM
 
ušt32_t
 
CTRL
;

686 
__IOM
 
ušt32_t
 
LOAD
;

687 
__IOM
 
ušt32_t
 
VAL
;

688 
__IM
 
ušt32_t
 
CALIB
;

689 } 
	tSysTick_Ty³
;

692 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

693 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

695 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

696 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

698 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

699 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

701 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

702 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

705 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

706 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

709 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

710 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

713 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

714 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

716 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

717 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

719 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

720 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

737 
__OM
 union

739 
__OM
 
ušt8_t
 
u8
;

740 
__OM
 
ušt16_t
 
u16
;

741 
__OM
 
ušt32_t
 
u32
;

742 } 
PORT
 [32U];

743 
ušt32_t
 
RESERVED0
[864U];

744 
__IOM
 
ušt32_t
 
TER
;

745 
ušt32_t
 
RESERVED1
[15U];

746 
__IOM
 
ušt32_t
 
TPR
;

747 
ušt32_t
 
RESERVED2
[15U];

748 
__IOM
 
ušt32_t
 
TCR
;

749 
ušt32_t
 
RESERVED3
[29U];

750 
__OM
 
ušt32_t
 
IWR
;

751 
__IM
 
ušt32_t
 
IRR
;

752 
__IOM
 
ušt32_t
 
IMCR
;

753 
ušt32_t
 
RESERVED4
[43U];

754 
__OM
 
ušt32_t
 
LAR
;

755 
__IM
 
ušt32_t
 
LSR
;

756 
ušt32_t
 
RESERVED5
[6U];

757 
__IM
 
ušt32_t
 
PID4
;

758 
__IM
 
ušt32_t
 
PID5
;

759 
__IM
 
ušt32_t
 
PID6
;

760 
__IM
 
ušt32_t
 
PID7
;

761 
__IM
 
ušt32_t
 
PID0
;

762 
__IM
 
ušt32_t
 
PID1
;

763 
__IM
 
ušt32_t
 
PID2
;

764 
__IM
 
ušt32_t
 
PID3
;

765 
__IM
 
ušt32_t
 
CID0
;

766 
__IM
 
ušt32_t
 
CID1
;

767 
__IM
 
ušt32_t
 
CID2
;

768 
__IM
 
ušt32_t
 
CID3
;

769 } 
	tITM_Ty³
;

772 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

773 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

776 
	#ITM_TCR_BUSY_Pos
 23U

	)

777 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

779 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

780 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

782 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

783 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

785 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

786 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

788 
	#ITM_TCR_SWOENA_Pos
 4U

	)

789 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

791 
	#ITM_TCR_DWTENA_Pos
 3U

	)

792 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

794 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

795 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

797 
	#ITM_TCR_TSENA_Pos
 1U

	)

798 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

800 
	#ITM_TCR_ITMENA_Pos
 0U

	)

801 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

804 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

805 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

808 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

809 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

812 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

813 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

816 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

817 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

819 
	#ITM_LSR_Acûss_Pos
 1U

	)

820 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

822 
	#ITM_LSR_P»£Á_Pos
 0U

	)

823 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

840 
__IOM
 
ušt32_t
 
CTRL
;

841 
__IOM
 
ušt32_t
 
CYCCNT
;

842 
__IOM
 
ušt32_t
 
CPICNT
;

843 
__IOM
 
ušt32_t
 
EXCCNT
;

844 
__IOM
 
ušt32_t
 
SLEEPCNT
;

845 
__IOM
 
ušt32_t
 
LSUCNT
;

846 
__IOM
 
ušt32_t
 
FOLDCNT
;

847 
__IM
 
ušt32_t
 
PCSR
;

848 
__IOM
 
ušt32_t
 
COMP0
;

849 
__IOM
 
ušt32_t
 
MASK0
;

850 
__IOM
 
ušt32_t
 
FUNCTION0
;

851 
ušt32_t
 
RESERVED0
[1U];

852 
__IOM
 
ušt32_t
 
COMP1
;

853 
__IOM
 
ušt32_t
 
MASK1
;

854 
__IOM
 
ušt32_t
 
FUNCTION1
;

855 
ušt32_t
 
RESERVED1
[1U];

856 
__IOM
 
ušt32_t
 
COMP2
;

857 
__IOM
 
ušt32_t
 
MASK2
;

858 
__IOM
 
ušt32_t
 
FUNCTION2
;

859 
ušt32_t
 
RESERVED2
[1U];

860 
__IOM
 
ušt32_t
 
COMP3
;

861 
__IOM
 
ušt32_t
 
MASK3
;

862 
__IOM
 
ušt32_t
 
FUNCTION3
;

863 } 
	tDWT_Ty³
;

866 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

867 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

869 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

870 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

872 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

873 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

875 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

876 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

878 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

879 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

881 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

882 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

884 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

885 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

887 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

888 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

890 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

891 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

893 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

894 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

896 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

897 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

899 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

900 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

902 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

903 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

905 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

906 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

908 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

909 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

911 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

912 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

914 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

915 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

917 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

918 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

921 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

922 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

925 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

926 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

929 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

930 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

933 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

934 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

937 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

938 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

941 
	#DWT_MASK_MASK_Pos
 0U

	)

942 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

945 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

946 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

948 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

949 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

951 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

952 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

954 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

955 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

957 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

958 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

960 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

961 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

963 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

964 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

966 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

967 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

969 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

970 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

987 
__IOM
 
ušt32_t
 
SSPSR
;

988 
__IOM
 
ušt32_t
 
CSPSR
;

989 
ušt32_t
 
RESERVED0
[2U];

990 
__IOM
 
ušt32_t
 
ACPR
;

991 
ušt32_t
 
RESERVED1
[55U];

992 
__IOM
 
ušt32_t
 
SPPR
;

993 
ušt32_t
 
RESERVED2
[131U];

994 
__IM
 
ušt32_t
 
FFSR
;

995 
__IOM
 
ušt32_t
 
FFCR
;

996 
__IM
 
ušt32_t
 
FSCR
;

997 
ušt32_t
 
RESERVED3
[759U];

998 
__IM
 
ušt32_t
 
TRIGGER
;

999 
__IM
 
ušt32_t
 
FIFO0
;

1000 
__IM
 
ušt32_t
 
ITATBCTR2
;

1001 
ušt32_t
 
RESERVED4
[1U];

1002 
__IM
 
ušt32_t
 
ITATBCTR0
;

1003 
__IM
 
ušt32_t
 
FIFO1
;

1004 
__IOM
 
ušt32_t
 
ITCTRL
;

1005 
ušt32_t
 
RESERVED5
[39U];

1006 
__IOM
 
ušt32_t
 
CLAIMSET
;

1007 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1008 
ušt32_t
 
RESERVED7
[8U];

1009 
__IM
 
ušt32_t
 
DEVID
;

1010 
__IM
 
ušt32_t
 
DEVTYPE
;

1011 } 
	tTPI_Ty³
;

1014 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1015 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1018 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1019 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1022 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1023 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1025 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1026 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1028 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1029 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1031 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1032 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1035 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1036 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1038 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1039 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1042 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1043 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1046 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1047 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1049 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1050 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1052 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1053 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1055 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1056 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1058 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1059 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1061 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1062 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1064 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1065 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1068 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1069 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1072 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1073 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1075 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1076 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1078 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1079 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1081 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1082 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1084 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1085 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1087 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1088 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1090 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1091 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1094 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1095 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1098 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1099 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1102 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1103 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1105 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1106 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1108 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1109 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1111 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1112 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1114 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1115 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1117 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1118 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1121 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1122 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1124 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1125 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1130 #ià(
__MPU_PRESENT
 == 1U)

1143 
__IM
 
ušt32_t
 
TYPE
;

1144 
__IOM
 
ušt32_t
 
CTRL
;

1145 
__IOM
 
ušt32_t
 
RNR
;

1146 
__IOM
 
ušt32_t
 
RBAR
;

1147 
__IOM
 
ušt32_t
 
RASR
;

1148 
__IOM
 
ušt32_t
 
RBAR_A1
;

1149 
__IOM
 
ušt32_t
 
RASR_A1
;

1150 
__IOM
 
ušt32_t
 
RBAR_A2
;

1151 
__IOM
 
ušt32_t
 
RASR_A2
;

1152 
__IOM
 
ušt32_t
 
RBAR_A3
;

1153 
__IOM
 
ušt32_t
 
RASR_A3
;

1154 } 
	tMPU_Ty³
;

1157 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1158 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1160 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1161 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1163 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1164 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1167 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1168 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1170 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1171 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1173 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1174 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1177 
	#MPU_RNR_REGION_Pos
 0U

	)

1178 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1181 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1182 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1184 
	#MPU_RBAR_VALID_Pos
 4U

	)

1185 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1187 
	#MPU_RBAR_REGION_Pos
 0U

	)

1188 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1191 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1192 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1194 
	#MPU_RASR_XN_Pos
 28U

	)

1195 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1197 
	#MPU_RASR_AP_Pos
 24U

	)

1198 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1200 
	#MPU_RASR_TEX_Pos
 19U

	)

1201 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1203 
	#MPU_RASR_S_Pos
 18U

	)

1204 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1206 
	#MPU_RASR_C_Pos
 17U

	)

1207 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1209 
	#MPU_RASR_B_Pos
 16U

	)

1210 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1212 
	#MPU_RASR_SRD_Pos
 8U

	)

1213 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1215 
	#MPU_RASR_SIZE_Pos
 1U

	)

1216 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1218 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1219 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1237 
__IOM
 
ušt32_t
 
DHCSR
;

1238 
__OM
 
ušt32_t
 
DCRSR
;

1239 
__IOM
 
ušt32_t
 
DCRDR
;

1240 
__IOM
 
ušt32_t
 
DEMCR
;

1241 } 
	tCÜeDebug_Ty³
;

1244 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1248 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1251 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1254 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1257 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1260 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1262 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1263 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1265 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1266 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1268 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1269 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1271 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1272 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1274 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1275 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1277 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1278 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1281 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1282 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1284 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1285 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1288 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1289 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1292 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1295 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1298 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1301 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1304 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1307 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1309 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1310 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1312 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1313 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1315 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1316 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1318 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1319 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1321 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1322 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1324 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1325 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1343 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1351 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1364 
	#SCS_BASE
 (0xE000E000ULè

	)

1365 
	#ITM_BASE
 (0xE0000000ULè

	)

1366 
	#DWT_BASE
 (0xE0001000ULè

	)

1367 
	#TPI_BASE
 (0xE0040000ULè

	)

1368 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1369 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1370 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1371 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1373 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1374 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1375 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1376 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1377 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1378 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1379 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1380 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1382 #ià(
__MPU_PRESENT
 == 1U)

1383 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1384 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1422 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1424 
ušt32_t
 
»g_v®ue
;

1425 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1427 
»g_v®ue
 = 
SCB
->
AIRCR
;

1428 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1429 
»g_v®ue
 = (reg_value |

1430 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1431 (
PriÜ™yGroupTmp
 << 8U) );

1432 
SCB
->
AIRCR
 = 
»g_v®ue
;

1441 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1443  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1452 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1454 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1463 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1465 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1476 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1478 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1487 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1489 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1498 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1500 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1511 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1513 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1524 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1526 ià((
št32_t
)(
IRQn
) < 0)

1528 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1532 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1546 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) < 0)

1551 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1555 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1571 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1573 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1574 
ušt32_t
 
P»em±PriÜ™yB™s
;

1575 
ušt32_t
 
SubPriÜ™yB™s
;

1577 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1578 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1581 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1582 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1598 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1600 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
ušt32_t
 
P»em±PriÜ™yB™s
;

1602 
ušt32_t
 
SubPriÜ™yB™s
;

1604 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1605 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1607 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1608 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1616 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1618 
__DSB
();

1620 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1621 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1622 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1623 
__DSB
();

1627 
__NOP
();

1643 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1656 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1658 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1663 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1664 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1665 
SysTick
->
VAL
 = 0UL;

1666 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1667 
SysTick_CTRL_TICKINT_Msk
 |

1668 
SysTick_CTRL_ENABLE_Msk
;

1686 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1687 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1698 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1700 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1701 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1703 
ITM
->
PORT
[0U].
u32
 == 0UL)

1705 
__NOP
();

1707 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1709  (
	gch
);

1719 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1721 
št32_t
 
	gch
 = -1;

1723 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1725 
ch
 = 
ITM_RxBufãr
;

1726 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1729  (
	gch
);

1739 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1742 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1757 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm4.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM4_H_GENERIC


42 
	#__CORE_CM4_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM4_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM4_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM4_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x04Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM4_H_DEPENDANT


223 
	#__CORE_CM4_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM4_REV


232 
	#__CM4_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__NVIC_PRIO_BITS


247 
	#__NVIC_PRIO_BITS
 4U

	)

251 #iâdeà
__V’dÜ_SysTickCÚfig


252 
	#__V’dÜ_SysTickCÚfig
 0U

	)

265 #ifdeà
__ýlu¥lus


266 
	#__I
 vÞ©ž

	)

268 
	#__I
 vÞ©žcÚ¡

	)

270 
	#__O
 vÞ©ž

	)

271 
	#__IO
 vÞ©ž

	)

274 
	#__IM
 vÞ©žcÚ¡

	)

275 
	#__OM
 vÞ©ž

	)

276 
	#__IOM
 vÞ©ž

	)

312 
ušt32_t
 
_»£rved0
:16;

313 
ušt32_t
 
GE
:4;

314 
ušt32_t
 
_»£rved1
:7;

315 
ušt32_t
 
Q
:1;

316 
ušt32_t
 
V
:1;

317 
ušt32_t
 
C
:1;

318 
ušt32_t
 
Z
:1;

319 
ušt32_t
 
N
:1;

320 } 
b
;

321 
ušt32_t
 
w
;

322 } 
	tAPSR_Ty³
;

325 
	#APSR_N_Pos
 31U

	)

326 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

328 
	#APSR_Z_Pos
 30U

	)

329 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

331 
	#APSR_C_Pos
 29U

	)

332 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

334 
	#APSR_V_Pos
 28U

	)

335 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

337 
	#APSR_Q_Pos
 27U

	)

338 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

340 
	#APSR_GE_Pos
 16U

	)

341 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

351 
ušt32_t
 
ISR
:9;

352 
ušt32_t
 
_»£rved0
:23;

353 } 
b
;

354 
ušt32_t
 
w
;

355 } 
	tIPSR_Ty³
;

358 
	#IPSR_ISR_Pos
 0U

	)

359 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

369 
ušt32_t
 
ISR
:9;

370 
ušt32_t
 
_»£rved0
:7;

371 
ušt32_t
 
GE
:4;

372 
ušt32_t
 
_»£rved1
:4;

373 
ušt32_t
 
T
:1;

374 
ušt32_t
 
IT
:2;

375 
ušt32_t
 
Q
:1;

376 
ušt32_t
 
V
:1;

377 
ušt32_t
 
C
:1;

378 
ušt32_t
 
Z
:1;

379 
ušt32_t
 
N
:1;

380 } 
b
;

381 
ušt32_t
 
w
;

382 } 
	txPSR_Ty³
;

385 
	#xPSR_N_Pos
 31U

	)

386 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

388 
	#xPSR_Z_Pos
 30U

	)

389 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

391 
	#xPSR_C_Pos
 29U

	)

392 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

394 
	#xPSR_V_Pos
 28U

	)

395 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

397 
	#xPSR_Q_Pos
 27U

	)

398 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

400 
	#xPSR_IT_Pos
 25U

	)

401 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

403 
	#xPSR_T_Pos
 24U

	)

404 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

406 
	#xPSR_GE_Pos
 16U

	)

407 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

409 
	#xPSR_ISR_Pos
 0U

	)

410 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

420 
ušt32_t
 
nPRIV
:1;

421 
ušt32_t
 
SPSEL
:1;

422 
ušt32_t
 
FPCA
:1;

423 
ušt32_t
 
_»£rved0
:29;

424 } 
b
;

425 
ušt32_t
 
w
;

426 } 
	tCONTROL_Ty³
;

429 
	#CONTROL_FPCA_Pos
 2U

	)

430 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

432 
	#CONTROL_SPSEL_Pos
 1U

	)

433 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

435 
	#CONTROL_nPRIV_Pos
 0U

	)

436 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

453 
__IOM
 
ušt32_t
 
ISER
[8U];

454 
ušt32_t
 
RESERVED0
[24U];

455 
__IOM
 
ušt32_t
 
ICER
[8U];

456 
ušt32_t
 
RSERVED1
[24U];

457 
__IOM
 
ušt32_t
 
ISPR
[8U];

458 
ušt32_t
 
RESERVED2
[24U];

459 
__IOM
 
ušt32_t
 
ICPR
[8U];

460 
ušt32_t
 
RESERVED3
[24U];

461 
__IOM
 
ušt32_t
 
IABR
[8U];

462 
ušt32_t
 
RESERVED4
[56U];

463 
__IOM
 
ušt8_t
 
IP
[240U];

464 
ušt32_t
 
RESERVED5
[644U];

465 
__OM
 
ušt32_t
 
STIR
;

466 } 
	tNVIC_Ty³
;

469 
	#NVIC_STIR_INTID_Pos
 0U

	)

470 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

487 
__IM
 
ušt32_t
 
CPUID
;

488 
__IOM
 
ušt32_t
 
ICSR
;

489 
__IOM
 
ušt32_t
 
VTOR
;

490 
__IOM
 
ušt32_t
 
AIRCR
;

491 
__IOM
 
ušt32_t
 
SCR
;

492 
__IOM
 
ušt32_t
 
CCR
;

493 
__IOM
 
ušt8_t
 
SHP
[12U];

494 
__IOM
 
ušt32_t
 
SHCSR
;

495 
__IOM
 
ušt32_t
 
CFSR
;

496 
__IOM
 
ušt32_t
 
HFSR
;

497 
__IOM
 
ušt32_t
 
DFSR
;

498 
__IOM
 
ušt32_t
 
MMFAR
;

499 
__IOM
 
ušt32_t
 
BFAR
;

500 
__IOM
 
ušt32_t
 
AFSR
;

501 
__IM
 
ušt32_t
 
PFR
[2U];

502 
__IM
 
ušt32_t
 
DFR
;

503 
__IM
 
ušt32_t
 
ADR
;

504 
__IM
 
ušt32_t
 
MMFR
[4U];

505 
__IM
 
ušt32_t
 
ISAR
[5U];

506 
ušt32_t
 
RESERVED0
[5U];

507 
__IOM
 
ušt32_t
 
CPACR
;

508 } 
	tSCB_Ty³
;

511 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

512 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

514 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

515 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

517 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

518 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

520 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

521 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

523 
	#SCB_CPUID_REVISION_Pos
 0U

	)

524 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

527 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

528 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

530 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

531 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

533 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

534 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

536 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

537 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

539 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

540 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

542 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

543 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

545 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

546 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

548 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

549 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

551 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

552 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

554 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

555 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

558 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

559 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

562 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

563 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

565 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

566 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

568 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

569 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

571 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

572 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

574 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

575 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

577 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

578 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

580 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

581 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

584 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

585 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

587 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

588 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

590 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

591 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

594 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

595 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

597 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

598 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

600 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

601 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

603 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

604 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

606 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

607 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

609 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

610 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

613 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

614 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

616 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

617 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

619 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

620 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

622 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

623 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

625 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

626 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

628 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

629 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

631 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

632 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

634 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

635 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

637 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

638 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

640 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

641 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

643 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

644 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

646 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

647 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

649 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

650 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

652 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

653 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

656 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

657 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

659 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

660 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

662 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

663 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

666 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

667 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

669 
	#SCB_HFSR_FORCED_Pos
 30U

	)

670 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

672 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

673 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

676 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

677 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

679 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

680 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

682 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

683 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

685 
	#SCB_DFSR_BKPT_Pos
 1U

	)

686 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

688 
	#SCB_DFSR_HALTED_Pos
 0U

	)

689 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

706 
ušt32_t
 
RESERVED0
[1U];

707 
__IM
 
ušt32_t
 
ICTR
;

708 
__IOM
 
ušt32_t
 
ACTLR
;

709 } 
	tSCnSCB_Ty³
;

712 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

713 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

716 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

717 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

719 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

720 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

722 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

723 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

725 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

726 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

728 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

729 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

746 
__IOM
 
ušt32_t
 
CTRL
;

747 
__IOM
 
ušt32_t
 
LOAD
;

748 
__IOM
 
ušt32_t
 
VAL
;

749 
__IM
 
ušt32_t
 
CALIB
;

750 } 
	tSysTick_Ty³
;

753 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

754 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

756 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

757 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

759 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

760 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

762 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

763 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

766 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

767 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

770 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

771 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

774 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

775 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

777 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

778 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

780 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

781 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

798 
__OM
 union

800 
__OM
 
ušt8_t
 
u8
;

801 
__OM
 
ušt16_t
 
u16
;

802 
__OM
 
ušt32_t
 
u32
;

803 } 
PORT
 [32U];

804 
ušt32_t
 
RESERVED0
[864U];

805 
__IOM
 
ušt32_t
 
TER
;

806 
ušt32_t
 
RESERVED1
[15U];

807 
__IOM
 
ušt32_t
 
TPR
;

808 
ušt32_t
 
RESERVED2
[15U];

809 
__IOM
 
ušt32_t
 
TCR
;

810 
ušt32_t
 
RESERVED3
[29U];

811 
__OM
 
ušt32_t
 
IWR
;

812 
__IM
 
ušt32_t
 
IRR
;

813 
__IOM
 
ušt32_t
 
IMCR
;

814 
ušt32_t
 
RESERVED4
[43U];

815 
__OM
 
ušt32_t
 
LAR
;

816 
__IM
 
ušt32_t
 
LSR
;

817 
ušt32_t
 
RESERVED5
[6U];

818 
__IM
 
ušt32_t
 
PID4
;

819 
__IM
 
ušt32_t
 
PID5
;

820 
__IM
 
ušt32_t
 
PID6
;

821 
__IM
 
ušt32_t
 
PID7
;

822 
__IM
 
ušt32_t
 
PID0
;

823 
__IM
 
ušt32_t
 
PID1
;

824 
__IM
 
ušt32_t
 
PID2
;

825 
__IM
 
ušt32_t
 
PID3
;

826 
__IM
 
ušt32_t
 
CID0
;

827 
__IM
 
ušt32_t
 
CID1
;

828 
__IM
 
ušt32_t
 
CID2
;

829 
__IM
 
ušt32_t
 
CID3
;

830 } 
	tITM_Ty³
;

833 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

834 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

837 
	#ITM_TCR_BUSY_Pos
 23U

	)

838 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

840 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

841 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

843 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

844 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

846 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

847 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

849 
	#ITM_TCR_SWOENA_Pos
 4U

	)

850 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

852 
	#ITM_TCR_DWTENA_Pos
 3U

	)

853 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

855 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

856 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

858 
	#ITM_TCR_TSENA_Pos
 1U

	)

859 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

861 
	#ITM_TCR_ITMENA_Pos
 0U

	)

862 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

865 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

866 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

869 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

870 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

873 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

874 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

877 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

878 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

880 
	#ITM_LSR_Acûss_Pos
 1U

	)

881 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

883 
	#ITM_LSR_P»£Á_Pos
 0U

	)

884 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

901 
__IOM
 
ušt32_t
 
CTRL
;

902 
__IOM
 
ušt32_t
 
CYCCNT
;

903 
__IOM
 
ušt32_t
 
CPICNT
;

904 
__IOM
 
ušt32_t
 
EXCCNT
;

905 
__IOM
 
ušt32_t
 
SLEEPCNT
;

906 
__IOM
 
ušt32_t
 
LSUCNT
;

907 
__IOM
 
ušt32_t
 
FOLDCNT
;

908 
__IM
 
ušt32_t
 
PCSR
;

909 
__IOM
 
ušt32_t
 
COMP0
;

910 
__IOM
 
ušt32_t
 
MASK0
;

911 
__IOM
 
ušt32_t
 
FUNCTION0
;

912 
ušt32_t
 
RESERVED0
[1U];

913 
__IOM
 
ušt32_t
 
COMP1
;

914 
__IOM
 
ušt32_t
 
MASK1
;

915 
__IOM
 
ušt32_t
 
FUNCTION1
;

916 
ušt32_t
 
RESERVED1
[1U];

917 
__IOM
 
ušt32_t
 
COMP2
;

918 
__IOM
 
ušt32_t
 
MASK2
;

919 
__IOM
 
ušt32_t
 
FUNCTION2
;

920 
ušt32_t
 
RESERVED2
[1U];

921 
__IOM
 
ušt32_t
 
COMP3
;

922 
__IOM
 
ušt32_t
 
MASK3
;

923 
__IOM
 
ušt32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty³
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IOM
 
ušt32_t
 
SSPSR
;

1049 
__IOM
 
ušt32_t
 
CSPSR
;

1050 
ušt32_t
 
RESERVED0
[2U];

1051 
__IOM
 
ušt32_t
 
ACPR
;

1052 
ušt32_t
 
RESERVED1
[55U];

1053 
__IOM
 
ušt32_t
 
SPPR
;

1054 
ušt32_t
 
RESERVED2
[131U];

1055 
__IM
 
ušt32_t
 
FFSR
;

1056 
__IOM
 
ušt32_t
 
FFCR
;

1057 
__IM
 
ušt32_t
 
FSCR
;

1058 
ušt32_t
 
RESERVED3
[759U];

1059 
__IM
 
ušt32_t
 
TRIGGER
;

1060 
__IM
 
ušt32_t
 
FIFO0
;

1061 
__IM
 
ušt32_t
 
ITATBCTR2
;

1062 
ušt32_t
 
RESERVED4
[1U];

1063 
__IM
 
ušt32_t
 
ITATBCTR0
;

1064 
__IM
 
ušt32_t
 
FIFO1
;

1065 
__IOM
 
ušt32_t
 
ITCTRL
;

1066 
ušt32_t
 
RESERVED5
[39U];

1067 
__IOM
 
ušt32_t
 
CLAIMSET
;

1068 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1069 
ušt32_t
 
RESERVED7
[8U];

1070 
__IM
 
ušt32_t
 
DEVID
;

1071 
__IM
 
ušt32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty³
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1084 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1086 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1087 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1089 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1090 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1099 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1110 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1116 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1133 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1134 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1136 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1137 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1139 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1140 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1142 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1143 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1145 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1146 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1148 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1149 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1151 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1152 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1155 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1156 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1159 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1160 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1163 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1164 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1166 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1167 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1169 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1170 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1172 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1173 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1175 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1176 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1178 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1179 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1182 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1183 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1185 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1186 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1191 #ià(
__MPU_PRESENT
 == 1U)

1204 
__IM
 
ušt32_t
 
TYPE
;

1205 
__IOM
 
ušt32_t
 
CTRL
;

1206 
__IOM
 
ušt32_t
 
RNR
;

1207 
__IOM
 
ušt32_t
 
RBAR
;

1208 
__IOM
 
ušt32_t
 
RASR
;

1209 
__IOM
 
ušt32_t
 
RBAR_A1
;

1210 
__IOM
 
ušt32_t
 
RASR_A1
;

1211 
__IOM
 
ušt32_t
 
RBAR_A2
;

1212 
__IOM
 
ušt32_t
 
RASR_A2
;

1213 
__IOM
 
ušt32_t
 
RBAR_A3
;

1214 
__IOM
 
ušt32_t
 
RASR_A3
;

1215 } 
	tMPU_Ty³
;

1218 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1219 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1221 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1222 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1224 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1225 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1228 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1229 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1231 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1232 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1234 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1235 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1238 
	#MPU_RNR_REGION_Pos
 0U

	)

1239 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1242 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1243 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1245 
	#MPU_RBAR_VALID_Pos
 4U

	)

1246 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1248 
	#MPU_RBAR_REGION_Pos
 0U

	)

1249 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1252 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1253 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1255 
	#MPU_RASR_XN_Pos
 28U

	)

1256 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1258 
	#MPU_RASR_AP_Pos
 24U

	)

1259 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1261 
	#MPU_RASR_TEX_Pos
 19U

	)

1262 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1264 
	#MPU_RASR_S_Pos
 18U

	)

1265 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1267 
	#MPU_RASR_C_Pos
 17U

	)

1268 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1270 
	#MPU_RASR_B_Pos
 16U

	)

1271 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1273 
	#MPU_RASR_SRD_Pos
 8U

	)

1274 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1276 
	#MPU_RASR_SIZE_Pos
 1U

	)

1277 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1279 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1280 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1286 #ià(
__FPU_PRESENT
 == 1U)

1299 
ušt32_t
 
RESERVED0
[1U];

1300 
__IOM
 
ušt32_t
 
FPCCR
;

1301 
__IOM
 
ušt32_t
 
FPCAR
;

1302 
__IOM
 
ušt32_t
 
FPDSCR
;

1303 
__IM
 
ušt32_t
 
MVFR0
;

1304 
__IM
 
ušt32_t
 
MVFR1
;

1305 } 
	tFPU_Ty³
;

1308 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1309 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1311 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1312 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1314 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1315 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1317 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1318 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1320 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1321 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1323 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1324 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1326 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1327 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1329 
	#FPU_FPCCR_USER_Pos
 1U

	)

1330 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1332 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1333 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1336 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1337 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1340 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1341 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1343 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1344 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1346 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1347 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1349 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1350 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1353 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1354 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1356 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1357 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1359 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1360 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1362 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1363 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1365 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1366 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1368 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1369 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1371 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1372 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1374 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1375 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1378 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1379 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1381 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1382 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1384 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1385 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1387 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1388 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1406 
__IOM
 
ušt32_t
 
DHCSR
;

1407 
__OM
 
ušt32_t
 
DCRSR
;

1408 
__IOM
 
ušt32_t
 
DCRDR
;

1409 
__IOM
 
ušt32_t
 
DEMCR
;

1410 } 
	tCÜeDebug_Ty³
;

1413 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1414 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1416 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1417 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1419 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1420 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1422 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1423 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1425 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1426 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1428 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1429 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1431 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1432 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1434 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1435 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1437 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1438 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1440 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1441 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1443 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1444 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1446 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1447 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1450 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1451 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1453 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1454 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1457 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1458 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1460 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1461 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1463 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1464 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1466 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1467 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1469 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1470 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1472 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1473 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1475 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1476 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1478 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1479 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1481 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1482 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1484 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1485 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1487 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1488 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1490 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1491 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1493 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1494 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1512 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1520 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1533 
	#SCS_BASE
 (0xE000E000ULè

	)

1534 
	#ITM_BASE
 (0xE0000000ULè

	)

1535 
	#DWT_BASE
 (0xE0001000ULè

	)

1536 
	#TPI_BASE
 (0xE0040000ULè

	)

1537 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1538 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1539 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1540 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1542 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1543 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1544 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1545 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1546 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1547 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1548 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1549 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1551 #ià(
__MPU_PRESENT
 == 1U)

1552 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1553 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1556 #ià(
__FPU_PRESENT
 == 1U)

1557 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1558 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1596 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1598 
ušt32_t
 
»g_v®ue
;

1599 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
»g_v®ue
 = 
SCB
->
AIRCR
;

1602 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1603 
»g_v®ue
 = (reg_value |

1604 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1605 (
PriÜ™yGroupTmp
 << 8U) );

1606 
SCB
->
AIRCR
 = 
»g_v®ue
;

1615 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1617  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1626 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1628 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1637 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1639 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1650 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1652 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1661 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1663 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1672 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1674 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1685 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1687 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1698 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1700 ià((
št32_t
)(
IRQn
) < 0)

1702 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1706 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1720 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1723 ià((
št32_t
)(
IRQn
) < 0)

1725 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1729 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1745 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1747 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1748 
ušt32_t
 
P»em±PriÜ™yB™s
;

1749 
ušt32_t
 
SubPriÜ™yB™s
;

1751 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1752 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1755 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1756 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1772 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1774 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1775 
ušt32_t
 
P»em±PriÜ™yB™s
;

1776 
ušt32_t
 
SubPriÜ™yB™s
;

1778 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1779 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1781 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1782 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1790 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1792 
__DSB
();

1794 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1795 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1796 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1797 
__DSB
();

1801 
__NOP
();

1817 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1830 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1832 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1837 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1838 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1839 
SysTick
->
VAL
 = 0UL;

1840 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1841 
SysTick_CTRL_TICKINT_Msk
 |

1842 
SysTick_CTRL_ENABLE_Msk
;

1860 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1861 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1872 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1874 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1875 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1877 
ITM
->
PORT
[0U].
u32
 == 0UL)

1879 
__NOP
();

1881 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1883  (
	gch
);

1893 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1895 
št32_t
 
	gch
 = -1;

1897 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1899 
ch
 = 
ITM_RxBufãr
;

1900 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1903  (
	gch
);

1913 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1916 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1931 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm7.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM7_H_GENERIC


42 
	#__CORE_CM7_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM7_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM7_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM7_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x07Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM7_H_DEPENDANT


223 
	#__CORE_CM7_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM7_REV


232 
	#__CM7_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__ICACHE_PRESENT


247 
	#__ICACHE_PRESENT
 0U

	)

251 #iâdeà
__DCACHE_PRESENT


252 
	#__DCACHE_PRESENT
 0U

	)

256 #iâdeà
__DTCM_PRESENT


257 
	#__DTCM_PRESENT
 0U

	)

261 #iâdeà
__NVIC_PRIO_BITS


262 
	#__NVIC_PRIO_BITS
 3U

	)

266 #iâdeà
__V’dÜ_SysTickCÚfig


267 
	#__V’dÜ_SysTickCÚfig
 0U

	)

280 #ifdeà
__ýlu¥lus


281 
	#__I
 vÞ©ž

	)

283 
	#__I
 vÞ©žcÚ¡

	)

285 
	#__O
 vÞ©ž

	)

286 
	#__IO
 vÞ©ž

	)

289 
	#__IM
 vÞ©žcÚ¡

	)

290 
	#__OM
 vÞ©ž

	)

291 
	#__IOM
 vÞ©ž

	)

327 
ušt32_t
 
_»£rved0
:16;

328 
ušt32_t
 
GE
:4;

329 
ušt32_t
 
_»£rved1
:7;

330 
ušt32_t
 
Q
:1;

331 
ušt32_t
 
V
:1;

332 
ušt32_t
 
C
:1;

333 
ušt32_t
 
Z
:1;

334 
ušt32_t
 
N
:1;

335 } 
b
;

336 
ušt32_t
 
w
;

337 } 
	tAPSR_Ty³
;

340 
	#APSR_N_Pos
 31U

	)

341 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

343 
	#APSR_Z_Pos
 30U

	)

344 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

346 
	#APSR_C_Pos
 29U

	)

347 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

349 
	#APSR_V_Pos
 28U

	)

350 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

352 
	#APSR_Q_Pos
 27U

	)

353 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

355 
	#APSR_GE_Pos
 16U

	)

356 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

366 
ušt32_t
 
ISR
:9;

367 
ušt32_t
 
_»£rved0
:23;

368 } 
b
;

369 
ušt32_t
 
w
;

370 } 
	tIPSR_Ty³
;

373 
	#IPSR_ISR_Pos
 0U

	)

374 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

384 
ušt32_t
 
ISR
:9;

385 
ušt32_t
 
_»£rved0
:7;

386 
ušt32_t
 
GE
:4;

387 
ušt32_t
 
_»£rved1
:4;

388 
ušt32_t
 
T
:1;

389 
ušt32_t
 
IT
:2;

390 
ušt32_t
 
Q
:1;

391 
ušt32_t
 
V
:1;

392 
ušt32_t
 
C
:1;

393 
ušt32_t
 
Z
:1;

394 
ušt32_t
 
N
:1;

395 } 
b
;

396 
ušt32_t
 
w
;

397 } 
	txPSR_Ty³
;

400 
	#xPSR_N_Pos
 31U

	)

401 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

403 
	#xPSR_Z_Pos
 30U

	)

404 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

406 
	#xPSR_C_Pos
 29U

	)

407 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

409 
	#xPSR_V_Pos
 28U

	)

410 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

412 
	#xPSR_Q_Pos
 27U

	)

413 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

415 
	#xPSR_IT_Pos
 25U

	)

416 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

418 
	#xPSR_T_Pos
 24U

	)

419 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

421 
	#xPSR_GE_Pos
 16U

	)

422 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

424 
	#xPSR_ISR_Pos
 0U

	)

425 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

435 
ušt32_t
 
nPRIV
:1;

436 
ušt32_t
 
SPSEL
:1;

437 
ušt32_t
 
FPCA
:1;

438 
ušt32_t
 
_»£rved0
:29;

439 } 
b
;

440 
ušt32_t
 
w
;

441 } 
	tCONTROL_Ty³
;

444 
	#CONTROL_FPCA_Pos
 2U

	)

445 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

447 
	#CONTROL_SPSEL_Pos
 1U

	)

448 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

450 
	#CONTROL_nPRIV_Pos
 0U

	)

451 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

468 
__IOM
 
ušt32_t
 
ISER
[8U];

469 
ušt32_t
 
RESERVED0
[24U];

470 
__IOM
 
ušt32_t
 
ICER
[8U];

471 
ušt32_t
 
RSERVED1
[24U];

472 
__IOM
 
ušt32_t
 
ISPR
[8U];

473 
ušt32_t
 
RESERVED2
[24U];

474 
__IOM
 
ušt32_t
 
ICPR
[8U];

475 
ušt32_t
 
RESERVED3
[24U];

476 
__IOM
 
ušt32_t
 
IABR
[8U];

477 
ušt32_t
 
RESERVED4
[56U];

478 
__IOM
 
ušt8_t
 
IP
[240U];

479 
ušt32_t
 
RESERVED5
[644U];

480 
__OM
 
ušt32_t
 
STIR
;

481 } 
	tNVIC_Ty³
;

484 
	#NVIC_STIR_INTID_Pos
 0U

	)

485 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

502 
__IM
 
ušt32_t
 
CPUID
;

503 
__IOM
 
ušt32_t
 
ICSR
;

504 
__IOM
 
ušt32_t
 
VTOR
;

505 
__IOM
 
ušt32_t
 
AIRCR
;

506 
__IOM
 
ušt32_t
 
SCR
;

507 
__IOM
 
ušt32_t
 
CCR
;

508 
__IOM
 
ušt8_t
 
SHPR
[12U];

509 
__IOM
 
ušt32_t
 
SHCSR
;

510 
__IOM
 
ušt32_t
 
CFSR
;

511 
__IOM
 
ušt32_t
 
HFSR
;

512 
__IOM
 
ušt32_t
 
DFSR
;

513 
__IOM
 
ušt32_t
 
MMFAR
;

514 
__IOM
 
ušt32_t
 
BFAR
;

515 
__IOM
 
ušt32_t
 
AFSR
;

516 
__IM
 
ušt32_t
 
ID_PFR
[2U];

517 
__IM
 
ušt32_t
 
ID_DFR
;

518 
__IM
 
ušt32_t
 
ID_AFR
;

519 
__IM
 
ušt32_t
 
ID_MFR
[4U];

520 
__IM
 
ušt32_t
 
ID_ISAR
[5U];

521 
ušt32_t
 
RESERVED0
[1U];

522 
__IM
 
ušt32_t
 
CLIDR
;

523 
__IM
 
ušt32_t
 
CTR
;

524 
__IM
 
ušt32_t
 
CCSIDR
;

525 
__IOM
 
ušt32_t
 
CSSELR
;

526 
__IOM
 
ušt32_t
 
CPACR
;

527 
ušt32_t
 
RESERVED3
[93U];

528 
__OM
 
ušt32_t
 
STIR
;

529 
ušt32_t
 
RESERVED4
[15U];

530 
__IM
 
ušt32_t
 
MVFR0
;

531 
__IM
 
ušt32_t
 
MVFR1
;

532 
__IM
 
ušt32_t
 
MVFR2
;

533 
ušt32_t
 
RESERVED5
[1U];

534 
__OM
 
ušt32_t
 
ICIALLU
;

535 
ušt32_t
 
RESERVED6
[1U];

536 
__OM
 
ušt32_t
 
ICIMVAU
;

537 
__OM
 
ušt32_t
 
DCIMVAC
;

538 
__OM
 
ušt32_t
 
DCISW
;

539 
__OM
 
ušt32_t
 
DCCMVAU
;

540 
__OM
 
ušt32_t
 
DCCMVAC
;

541 
__OM
 
ušt32_t
 
DCCSW
;

542 
__OM
 
ušt32_t
 
DCCIMVAC
;

543 
__OM
 
ušt32_t
 
DCCISW
;

544 
ušt32_t
 
RESERVED7
[6U];

545 
__IOM
 
ušt32_t
 
ITCMCR
;

546 
__IOM
 
ušt32_t
 
DTCMCR
;

547 
__IOM
 
ušt32_t
 
AHBPCR
;

548 
__IOM
 
ušt32_t
 
CACR
;

549 
__IOM
 
ušt32_t
 
AHBSCR
;

550 
ušt32_t
 
RESERVED8
[1U];

551 
__IOM
 
ušt32_t
 
ABFSR
;

552 } 
	tSCB_Ty³
;

555 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

556 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

558 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

559 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

561 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

562 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

564 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

565 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

567 
	#SCB_CPUID_REVISION_Pos
 0U

	)

568 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

571 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

572 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

574 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

575 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

577 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

578 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

580 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

581 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

583 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

584 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

586 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

587 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

589 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

590 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

592 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

593 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

595 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

596 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

598 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

599 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

602 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

603 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

606 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

607 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

609 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

610 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

612 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

613 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

615 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

616 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

618 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

619 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

621 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

622 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

624 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

625 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

628 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

629 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

631 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

632 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

634 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

635 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

638 
	#SCB_CCR_BP_Pos
 18U

	)

639 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

641 
	#SCB_CCR_IC_Pos
 17U

	)

642 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

644 
	#SCB_CCR_DC_Pos
 16U

	)

645 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

647 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

648 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

650 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

651 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

653 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

654 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

656 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

657 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

659 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

660 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

662 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

663 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

666 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

667 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

669 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

670 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

672 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

673 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

675 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

676 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

678 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

679 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

681 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

682 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

684 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

685 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

687 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

688 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

690 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

691 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

693 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

694 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

696 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

697 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

699 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

700 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

702 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

703 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

705 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

706 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

709 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

710 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

712 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

713 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

715 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

716 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

719 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

720 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

722 
	#SCB_HFSR_FORCED_Pos
 30U

	)

723 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

725 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

726 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

729 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

730 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

732 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

733 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

735 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

736 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

738 
	#SCB_DFSR_BKPT_Pos
 1U

	)

739 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

741 
	#SCB_DFSR_HALTED_Pos
 0U

	)

742 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

745 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

746 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

748 
	#SCB_CLIDR_LOC_Pos
 24U

	)

749 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

752 
	#SCB_CTR_FORMAT_Pos
 29U

	)

753 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

755 
	#SCB_CTR_CWG_Pos
 24U

	)

756 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

758 
	#SCB_CTR_ERG_Pos
 20U

	)

759 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

761 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

762 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

764 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

765 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

768 
	#SCB_CCSIDR_WT_Pos
 31U

	)

769 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

771 
	#SCB_CCSIDR_WB_Pos
 30U

	)

772 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

774 
	#SCB_CCSIDR_RA_Pos
 29U

	)

775 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

777 
	#SCB_CCSIDR_WA_Pos
 28U

	)

778 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

780 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

781 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

783 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

784 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

786 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

787 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

790 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

791 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

793 
	#SCB_CSSELR_IND_Pos
 0U

	)

794 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

797 
	#SCB_STIR_INTID_Pos
 0U

	)

798 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

801 
	#SCB_DCISW_WAY_Pos
 30U

	)

802 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

804 
	#SCB_DCISW_SET_Pos
 5U

	)

805 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

808 
	#SCB_DCCSW_WAY_Pos
 30U

	)

809 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

811 
	#SCB_DCCSW_SET_Pos
 5U

	)

812 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

815 
	#SCB_DCCISW_WAY_Pos
 30U

	)

816 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

818 
	#SCB_DCCISW_SET_Pos
 5U

	)

819 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

822 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

823 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

825 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

826 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

828 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

829 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

831 
	#SCB_ITCMCR_EN_Pos
 0U

	)

832 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

835 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

836 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

838 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

839 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

841 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

842 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

844 
	#SCB_DTCMCR_EN_Pos
 0U

	)

845 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

848 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

849 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

851 
	#SCB_AHBPCR_EN_Pos
 0U

	)

852 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

855 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

856 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

858 
	#SCB_CACR_ECCEN_Pos
 1U

	)

859 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

861 
	#SCB_CACR_SIWT_Pos
 0U

	)

862 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

865 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

866 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

868 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

869 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

871 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

872 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

875 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

876 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

878 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

879 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

881 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

882 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

884 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

885 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

887 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

888 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

890 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

891 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

908 
ušt32_t
 
RESERVED0
[1U];

909 
__IM
 
ušt32_t
 
ICTR
;

910 
__IOM
 
ušt32_t
 
ACTLR
;

911 } 
	tSCnSCB_Ty³
;

914 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

915 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

918 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12U

	)

919 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos
è

	)

921 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11U

	)

922 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos
è

	)

924 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10U

	)

925 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos
è

	)

927 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

928 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

930 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

931 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

948 
__IOM
 
ušt32_t
 
CTRL
;

949 
__IOM
 
ušt32_t
 
LOAD
;

950 
__IOM
 
ušt32_t
 
VAL
;

951 
__IM
 
ušt32_t
 
CALIB
;

952 } 
	tSysTick_Ty³
;

955 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

956 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

958 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

959 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

961 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

962 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

964 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

965 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

968 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

969 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

972 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

973 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

976 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

977 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

979 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

980 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

982 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

983 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1000 
__OM
 union

1002 
__OM
 
ušt8_t
 
u8
;

1003 
__OM
 
ušt16_t
 
u16
;

1004 
__OM
 
ušt32_t
 
u32
;

1005 } 
PORT
 [32U];

1006 
ušt32_t
 
RESERVED0
[864U];

1007 
__IOM
 
ušt32_t
 
TER
;

1008 
ušt32_t
 
RESERVED1
[15U];

1009 
__IOM
 
ušt32_t
 
TPR
;

1010 
ušt32_t
 
RESERVED2
[15U];

1011 
__IOM
 
ušt32_t
 
TCR
;

1012 
ušt32_t
 
RESERVED3
[29U];

1013 
__OM
 
ušt32_t
 
IWR
;

1014 
__IM
 
ušt32_t
 
IRR
;

1015 
__IOM
 
ušt32_t
 
IMCR
;

1016 
ušt32_t
 
RESERVED4
[43U];

1017 
__OM
 
ušt32_t
 
LAR
;

1018 
__IM
 
ušt32_t
 
LSR
;

1019 
ušt32_t
 
RESERVED5
[6U];

1020 
__IM
 
ušt32_t
 
PID4
;

1021 
__IM
 
ušt32_t
 
PID5
;

1022 
__IM
 
ušt32_t
 
PID6
;

1023 
__IM
 
ušt32_t
 
PID7
;

1024 
__IM
 
ušt32_t
 
PID0
;

1025 
__IM
 
ušt32_t
 
PID1
;

1026 
__IM
 
ušt32_t
 
PID2
;

1027 
__IM
 
ušt32_t
 
PID3
;

1028 
__IM
 
ušt32_t
 
CID0
;

1029 
__IM
 
ušt32_t
 
CID1
;

1030 
__IM
 
ušt32_t
 
CID2
;

1031 
__IM
 
ušt32_t
 
CID3
;

1032 } 
	tITM_Ty³
;

1035 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1036 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

1039 
	#ITM_TCR_BUSY_Pos
 23U

	)

1040 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1042 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

1043 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

1045 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1046 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1048 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

1049 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

1051 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1052 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1054 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1055 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1057 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1058 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1060 
	#ITM_TCR_TSENA_Pos
 1U

	)

1061 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1063 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1064 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1067 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1068 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1071 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1072 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1075 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1076 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1079 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1080 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1082 
	#ITM_LSR_Acûss_Pos
 1U

	)

1083 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1085 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1086 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1103 
__IOM
 
ušt32_t
 
CTRL
;

1104 
__IOM
 
ušt32_t
 
CYCCNT
;

1105 
__IOM
 
ušt32_t
 
CPICNT
;

1106 
__IOM
 
ušt32_t
 
EXCCNT
;

1107 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1108 
__IOM
 
ušt32_t
 
LSUCNT
;

1109 
__IOM
 
ušt32_t
 
FOLDCNT
;

1110 
__IM
 
ušt32_t
 
PCSR
;

1111 
__IOM
 
ušt32_t
 
COMP0
;

1112 
__IOM
 
ušt32_t
 
MASK0
;

1113 
__IOM
 
ušt32_t
 
FUNCTION0
;

1114 
ušt32_t
 
RESERVED0
[1U];

1115 
__IOM
 
ušt32_t
 
COMP1
;

1116 
__IOM
 
ušt32_t
 
MASK1
;

1117 
__IOM
 
ušt32_t
 
FUNCTION1
;

1118 
ušt32_t
 
RESERVED1
[1U];

1119 
__IOM
 
ušt32_t
 
COMP2
;

1120 
__IOM
 
ušt32_t
 
MASK2
;

1121 
__IOM
 
ušt32_t
 
FUNCTION2
;

1122 
ušt32_t
 
RESERVED2
[1U];

1123 
__IOM
 
ušt32_t
 
COMP3
;

1124 
__IOM
 
ušt32_t
 
MASK3
;

1125 
__IOM
 
ušt32_t
 
FUNCTION3
;

1126 
ušt32_t
 
RESERVED3
[981U];

1127 
__OM
 
ušt32_t
 
LAR
;

1128 
__IM
 
ušt32_t
 
LSR
;

1129 } 
	tDWT_Ty³
;

1132 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1133 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1135 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1136 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1138 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1139 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1141 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1142 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1144 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1145 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1147 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1148 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1150 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1151 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1153 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1154 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1156 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1157 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1159 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1160 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1162 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1163 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1165 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1166 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1168 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1169 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1171 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1172 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1174 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1175 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1177 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1178 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1180 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1181 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1183 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1184 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1187 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1188 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1191 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1192 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1195 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1196 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1199 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1200 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1203 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1204 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1207 
	#DWT_MASK_MASK_Pos
 0U

	)

1208 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1211 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1212 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1214 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1215 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1217 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1218 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1220 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1221 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1223 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1224 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1226 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1227 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1229 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1230 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1232 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1233 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1235 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1236 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1253 
__IOM
 
ušt32_t
 
SSPSR
;

1254 
__IOM
 
ušt32_t
 
CSPSR
;

1255 
ušt32_t
 
RESERVED0
[2U];

1256 
__IOM
 
ušt32_t
 
ACPR
;

1257 
ušt32_t
 
RESERVED1
[55U];

1258 
__IOM
 
ušt32_t
 
SPPR
;

1259 
ušt32_t
 
RESERVED2
[131U];

1260 
__IM
 
ušt32_t
 
FFSR
;

1261 
__IOM
 
ušt32_t
 
FFCR
;

1262 
__IM
 
ušt32_t
 
FSCR
;

1263 
ušt32_t
 
RESERVED3
[759U];

1264 
__IM
 
ušt32_t
 
TRIGGER
;

1265 
__IM
 
ušt32_t
 
FIFO0
;

1266 
__IM
 
ušt32_t
 
ITATBCTR2
;

1267 
ušt32_t
 
RESERVED4
[1U];

1268 
__IM
 
ušt32_t
 
ITATBCTR0
;

1269 
__IM
 
ušt32_t
 
FIFO1
;

1270 
__IOM
 
ušt32_t
 
ITCTRL
;

1271 
ušt32_t
 
RESERVED5
[39U];

1272 
__IOM
 
ušt32_t
 
CLAIMSET
;

1273 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1274 
ušt32_t
 
RESERVED7
[8U];

1275 
__IM
 
ušt32_t
 
DEVID
;

1276 
__IM
 
ušt32_t
 
DEVTYPE
;

1277 } 
	tTPI_Ty³
;

1280 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1281 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1284 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1285 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1288 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1289 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1291 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1292 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1294 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1295 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1297 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1298 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1301 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1302 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1304 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1305 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1308 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1309 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1312 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1313 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1315 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1316 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1318 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1319 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1321 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1322 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1324 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1325 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1327 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1328 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1330 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1331 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1334 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1335 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1338 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1339 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1341 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1342 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1344 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1345 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1347 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1348 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1350 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1351 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1353 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1354 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1356 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1357 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1360 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1361 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1364 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1365 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1368 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1369 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1371 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1372 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1374 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1375 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1377 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1378 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1380 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1381 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1383 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1384 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1387 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1388 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1390 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1391 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1396 #ià(
__MPU_PRESENT
 == 1U)

1409 
__IM
 
ušt32_t
 
TYPE
;

1410 
__IOM
 
ušt32_t
 
CTRL
;

1411 
__IOM
 
ušt32_t
 
RNR
;

1412 
__IOM
 
ušt32_t
 
RBAR
;

1413 
__IOM
 
ušt32_t
 
RASR
;

1414 
__IOM
 
ušt32_t
 
RBAR_A1
;

1415 
__IOM
 
ušt32_t
 
RASR_A1
;

1416 
__IOM
 
ušt32_t
 
RBAR_A2
;

1417 
__IOM
 
ušt32_t
 
RASR_A2
;

1418 
__IOM
 
ušt32_t
 
RBAR_A3
;

1419 
__IOM
 
ušt32_t
 
RASR_A3
;

1420 } 
	tMPU_Ty³
;

1423 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1424 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1426 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1427 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1429 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1430 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1433 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1434 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1436 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1437 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1439 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1440 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1443 
	#MPU_RNR_REGION_Pos
 0U

	)

1444 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1447 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1448 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1450 
	#MPU_RBAR_VALID_Pos
 4U

	)

1451 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1453 
	#MPU_RBAR_REGION_Pos
 0U

	)

1454 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1457 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1458 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1460 
	#MPU_RASR_XN_Pos
 28U

	)

1461 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1463 
	#MPU_RASR_AP_Pos
 24U

	)

1464 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1466 
	#MPU_RASR_TEX_Pos
 19U

	)

1467 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1469 
	#MPU_RASR_S_Pos
 18U

	)

1470 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1472 
	#MPU_RASR_C_Pos
 17U

	)

1473 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1475 
	#MPU_RASR_B_Pos
 16U

	)

1476 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1478 
	#MPU_RASR_SRD_Pos
 8U

	)

1479 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1481 
	#MPU_RASR_SIZE_Pos
 1U

	)

1482 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1484 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1485 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1491 #ià(
__FPU_PRESENT
 == 1U)

1504 
ušt32_t
 
RESERVED0
[1U];

1505 
__IOM
 
ušt32_t
 
FPCCR
;

1506 
__IOM
 
ušt32_t
 
FPCAR
;

1507 
__IOM
 
ušt32_t
 
FPDSCR
;

1508 
__IM
 
ušt32_t
 
MVFR0
;

1509 
__IM
 
ušt32_t
 
MVFR1
;

1510 
__IM
 
ušt32_t
 
MVFR2
;

1511 } 
	tFPU_Ty³
;

1514 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1515 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1517 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1518 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1520 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1521 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1523 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1524 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1526 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1527 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1529 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1530 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1532 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1533 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1535 
	#FPU_FPCCR_USER_Pos
 1U

	)

1536 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1538 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1539 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1542 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1543 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1546 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1547 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1549 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1550 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1552 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1553 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1555 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1556 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1559 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1560 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1562 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1563 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1565 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1566 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1568 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1569 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1571 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1572 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1574 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1575 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1577 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1578 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1580 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1581 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1584 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1585 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1587 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1588 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1590 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1591 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1593 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1594 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1614 
__IOM
 
ušt32_t
 
DHCSR
;

1615 
__OM
 
ušt32_t
 
DCRSR
;

1616 
__IOM
 
ušt32_t
 
DCRDR
;

1617 
__IOM
 
ušt32_t
 
DEMCR
;

1618 } 
	tCÜeDebug_Ty³
;

1621 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1622 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1624 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1625 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1627 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1628 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1630 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1631 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1633 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1634 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1636 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1637 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1639 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1640 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1642 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1643 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1645 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1646 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1648 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1649 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1651 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1652 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1654 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1655 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1658 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1659 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1661 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1662 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1665 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1666 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1668 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1669 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1671 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1672 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1674 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1675 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1677 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1678 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1680 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1681 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1683 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1684 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1686 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1687 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1689 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1690 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1692 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1693 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1695 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1696 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1698 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1699 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1701 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1702 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1720 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1728 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1741 
	#SCS_BASE
 (0xE000E000ULè

	)

1742 
	#ITM_BASE
 (0xE0000000ULè

	)

1743 
	#DWT_BASE
 (0xE0001000ULè

	)

1744 
	#TPI_BASE
 (0xE0040000ULè

	)

1745 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1746 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1747 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1748 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1750 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1751 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1752 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1753 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1754 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1755 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1756 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1757 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1759 #ià(
__MPU_PRESENT
 == 1U)

1760 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1761 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1764 #ià(
__FPU_PRESENT
 == 1U)

1765 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1766 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1806 
ušt32_t
 
»g_v®ue
;

1807 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1809 
»g_v®ue
 = 
SCB
->
AIRCR
;

1810 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1811 
»g_v®ue
 = (reg_value |

1812 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1813 (
PriÜ™yGroupTmp
 << 8U) );

1814 
SCB
->
AIRCR
 = 
»g_v®ue
;

1823 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1825  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1834 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1836 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1845 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1847 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1858 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1860 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1869 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1871 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1880 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1882 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1893 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1895 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1906 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1908 ià((
št32_t
)(
IRQn
) < 0)

1910 
SCB
->
SHPR
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1914 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1928 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1931 ià((
št32_t
)(
IRQn
) < 0)

1933 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1937 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1953 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1955 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1956 
ušt32_t
 
P»em±PriÜ™yB™s
;

1957 
ušt32_t
 
SubPriÜ™yB™s
;

1959 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1960 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1963 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1964 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1980 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1982 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1983 
ušt32_t
 
P»em±PriÜ™yB™s
;

1984 
ušt32_t
 
SubPriÜ™yB™s
;

1986 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1987 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1989 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1990 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1998 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

2000 
__DSB
();

2002 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2003 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2004 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2005 
__DSB
();

2009 
__NOP
();

2032 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2034 
ušt32_t
 
mvä0
;

2036 
mvä0
 = 
SCB
->
MVFR0
;

2037 ià((
mvä0
 & 0x00000FF0UL) == 0x220UL)

2041 ià((
mvä0
 & 0x00000FF0UL) == 0x020UL)

2065 
	#CCSIDR_WAYS
(
x
è(((xè& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
è>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

2066 
	#CCSIDR_SETS
(
x
è(((xè& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

2073 
__STATIC_INLINE
 
SCB_EÇbËICache
 ()

2075 #ià(
__ICACHE_PRESENT
 == 1U)

2076 
__DSB
();

2077 
__ISB
();

2078 
SCB
->
ICIALLU
 = 0UL;

2079 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_IC_Msk
;

2080 
__DSB
();

2081 
__ISB
();

2090 
__STATIC_INLINE
 
SCB_Di§bËICache
 ()

2092 #ià(
__ICACHE_PRESENT
 == 1U)

2093 
__DSB
();

2094 
__ISB
();

2095 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_IC_Msk
;

2096 
SCB
->
ICIALLU
 = 0UL;

2097 
__DSB
();

2098 
__ISB
();

2107 
__STATIC_INLINE
 
SCB_Inv®id©eICache
 ()

2109 #ià(
__ICACHE_PRESENT
 == 1U)

2110 
__DSB
();

2111 
__ISB
();

2112 
SCB
->
ICIALLU
 = 0UL;

2113 
__DSB
();

2114 
__ISB
();

2123 
__STATIC_INLINE
 
SCB_EÇbËDCache
 ()

2125 #ià(
__DCACHE_PRESENT
 == 1U)

2126 
ušt32_t
 
ccsidr
;

2127 
ušt32_t
 
£ts
;

2128 
ušt32_t
 
ways
;

2130 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2131 
__DSB
();

2133 
ccsidr
 = 
SCB
->
CCSIDR
;

2136 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2138 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2140 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2141 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2142 #ià
defšed
 ( 
__CC_ARM
 )

2143 
__scheduË_b¬r›r
();

2145 } 
ways
--);

2146 } 
£ts
--);

2147 
__DSB
();

2149 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_DC_Msk
;

2151 
__DSB
();

2152 
__ISB
();

2161 
__STATIC_INLINE
 
SCB_Di§bËDCache
 ()

2163 #ià(
__DCACHE_PRESENT
 == 1U)

2164 
ušt32_t
 
ccsidr
;

2165 
ušt32_t
 
£ts
;

2166 
ušt32_t
 
ways
;

2168 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2169 
__DSB
();

2171 
ccsidr
 = 
SCB
->
CCSIDR
;

2173 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_DC_Msk
;

2176 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2178 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2180 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2181 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2182 #ià
defšed
 ( 
__CC_ARM
 )

2183 
__scheduË_b¬r›r
();

2185 } 
ways
--);

2186 } 
£ts
--);

2188 
__DSB
();

2189 
__ISB
();

2198 
__STATIC_INLINE
 
SCB_Inv®id©eDCache
 ()

2200 #ià(
__DCACHE_PRESENT
 == 1U)

2201 
ušt32_t
 
ccsidr
;

2202 
ušt32_t
 
£ts
;

2203 
ušt32_t
 
ways
;

2205 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2206 
__DSB
();

2208 
ccsidr
 = 
SCB
->
CCSIDR
;

2211 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2213 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2215 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2216 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2217 #ià
defšed
 ( 
__CC_ARM
 )

2218 
__scheduË_b¬r›r
();

2220 } 
ways
--);

2221 } 
£ts
--);

2223 
__DSB
();

2224 
__ISB
();

2233 
__STATIC_INLINE
 
SCB_CËªDCache
 ()

2235 #ià(
__DCACHE_PRESENT
 == 1U)

2236 
ušt32_t
 
ccsidr
;

2237 
ušt32_t
 
£ts
;

2238 
ušt32_t
 
ways
;

2240 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2241 
__DSB
();

2243 
ccsidr
 = 
SCB
->
CCSIDR
;

2246 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2248 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2250 
SCB
->
DCCSW
 = (((
£ts
 << 
SCB_DCCSW_SET_Pos
è& 
SCB_DCCSW_SET_Msk
) |

2251 ((
ways
 << 
SCB_DCCSW_WAY_Pos
è& 
SCB_DCCSW_WAY_Msk
) );

2252 #ià
defšed
 ( 
__CC_ARM
 )

2253 
__scheduË_b¬r›r
();

2255 } 
ways
--);

2256 } 
£ts
--);

2258 
__DSB
();

2259 
__ISB
();

2268 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache
 ()

2270 #ià(
__DCACHE_PRESENT
 == 1U)

2271 
ušt32_t
 
ccsidr
;

2272 
ušt32_t
 
£ts
;

2273 
ušt32_t
 
ways
;

2275 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2276 
__DSB
();

2278 
ccsidr
 = 
SCB
->
CCSIDR
;

2281 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2283 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2285 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2286 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2287 #ià
defšed
 ( 
__CC_ARM
 )

2288 
__scheduË_b¬r›r
();

2290 } 
ways
--);

2291 } 
£ts
--);

2293 
__DSB
();

2294 
__ISB
();

2305 
__STATIC_INLINE
 
SCB_Inv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2307 #ià(
__DCACHE_PRESENT
 == 1U)

2308 
št32_t
 
Ý_size
 = 
dsize
;

2309 
ušt32_t
 
Ý_addr
 = (ušt32_t)
addr
;

2310 
št32_t
 
lšesize
 = 32U;

2312 
__DSB
();

2314 
Ý_size
 > 0) {

2315 
SCB
->
DCIMVAC
 = 
Ý_addr
;

2316 
Ý_addr
 +ð
lšesize
;

2317 
Ý_size
 -ð
lšesize
;

2320 
__DSB
();

2321 
__ISB
();

2332 
__STATIC_INLINE
 
SCB_CËªDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2334 #ià(
__DCACHE_PRESENT
 == 1)

2335 
št32_t
 
Ý_size
 = 
dsize
;

2336 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2337 
št32_t
 
lšesize
 = 32U;

2339 
__DSB
();

2341 
Ý_size
 > 0) {

2342 
SCB
->
DCCMVAC
 = 
Ý_addr
;

2343 
Ý_addr
 +ð
lšesize
;

2344 
Ý_size
 -ð
lšesize
;

2347 
__DSB
();

2348 
__ISB
();

2359 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2361 #ià(
__DCACHE_PRESENT
 == 1U)

2362 
št32_t
 
Ý_size
 = 
dsize
;

2363 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2364 
št32_t
 
lšesize
 = 32U;

2366 
__DSB
();

2368 
Ý_size
 > 0) {

2369 
SCB
->
DCCIMVAC
 = 
Ý_addr
;

2370 
Ý_addr
 +ð
lšesize
;

2371 
Ý_size
 -ð
lšesize
;

2374 
__DSB
();

2375 
__ISB
();

2392 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

2405 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2407 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2412 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2413 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2414 
SysTick
->
VAL
 = 0UL;

2415 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2416 
SysTick_CTRL_TICKINT_Msk
 |

2417 
SysTick_CTRL_ENABLE_Msk
;

2435 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2436 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

2447 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2449 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2450 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2452 
ITM
->
PORT
[0U].
u32
 == 0UL)

2454 
__NOP
();

2456 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2458  (
	gch
);

2468 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2470 
št32_t
 
	gch
 = -1;

2472 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2474 
ch
 = 
ITM_RxBufãr
;

2475 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2478  (
	gch
);

2488 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2491 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2506 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cmFunc.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMFUNC_H


42 
	#__CORE_CMFUNC_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@Drivers/CMSIS/Include/core_cmInstr.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMINSTR_H


42 
	#__CORE_CMINSTR_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@Drivers/CMSIS/Include/core_cmSimd.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMSIMD_H


42 
	#__CORE_CMSIMD_H


	)

44 #ifdeà
__ýlu¥lus


56 #ià 
defšed
 ( 
__CC_ARM
 )

57 
	~"cmsis_¬mcc.h
"

60 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

61 
	~"cmsis_¬mcc_V6.h
"

64 #–ià
defšed
 ( 
__GNUC__
 )

65 
	~"cmsis_gcc.h
"

68 #–ià
defšed
 ( 
__ICCARM__
 )

69 
	~<cmsis_Ÿr.h
>

72 #–ià
defšed
 ( 
__TMS470__
 )

73 
	~<cmsis_ccs.h
>

76 #–ià
defšed
 ( 
__TASKING__
 )

84 #–ià
defšed
 ( 
__CSMC__
 )

85 
	~<cmsis_csm.h
>

92 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_sc000.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC000_H_GENERIC


42 
	#__CORE_SC000_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC000_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC000_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__SC000_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_SC
 (000Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC000_H_DEPENDANT


175 
	#__CORE_SC000_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC000_REV


184 
	#__SC000_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 2U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

257 
ušt32_t
 
_»£rved0
:28;

258 
ušt32_t
 
V
:1;

259 
ušt32_t
 
C
:1;

260 
ušt32_t
 
Z
:1;

261 
ušt32_t
 
N
:1;

262 } 
b
;

263 
ušt32_t
 
w
;

264 } 
	tAPSR_Ty³
;

267 
	#APSR_N_Pos
 31U

	)

268 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

270 
	#APSR_Z_Pos
 30U

	)

271 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

273 
	#APSR_C_Pos
 29U

	)

274 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

276 
	#APSR_V_Pos
 28U

	)

277 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

287 
ušt32_t
 
ISR
:9;

288 
ušt32_t
 
_»£rved0
:23;

289 } 
b
;

290 
ušt32_t
 
w
;

291 } 
	tIPSR_Ty³
;

294 
	#IPSR_ISR_Pos
 0U

	)

295 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

305 
ušt32_t
 
ISR
:9;

306 
ušt32_t
 
_»£rved0
:15;

307 
ušt32_t
 
T
:1;

308 
ušt32_t
 
_»£rved1
:3;

309 
ušt32_t
 
V
:1;

310 
ušt32_t
 
C
:1;

311 
ušt32_t
 
Z
:1;

312 
ušt32_t
 
N
:1;

313 } 
b
;

314 
ušt32_t
 
w
;

315 } 
	txPSR_Ty³
;

318 
	#xPSR_N_Pos
 31U

	)

319 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

321 
	#xPSR_Z_Pos
 30U

	)

322 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

324 
	#xPSR_C_Pos
 29U

	)

325 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

327 
	#xPSR_V_Pos
 28U

	)

328 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

330 
	#xPSR_T_Pos
 24U

	)

331 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

333 
	#xPSR_ISR_Pos
 0U

	)

334 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

344 
ušt32_t
 
_»£rved0
:1;

345 
ušt32_t
 
SPSEL
:1;

346 
ušt32_t
 
_»£rved1
:30;

347 } 
b
;

348 
ušt32_t
 
w
;

349 } 
	tCONTROL_Ty³
;

352 
	#CONTROL_SPSEL_Pos
 1U

	)

353 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

370 
__IOM
 
ušt32_t
 
ISER
[1U];

371 
ušt32_t
 
RESERVED0
[31U];

372 
__IOM
 
ušt32_t
 
ICER
[1U];

373 
ušt32_t
 
RSERVED1
[31U];

374 
__IOM
 
ušt32_t
 
ISPR
[1U];

375 
ušt32_t
 
RESERVED2
[31U];

376 
__IOM
 
ušt32_t
 
ICPR
[1U];

377 
ušt32_t
 
RESERVED3
[31U];

378 
ušt32_t
 
RESERVED4
[64U];

379 
__IOM
 
ušt32_t
 
IP
[8U];

380 } 
	tNVIC_Ty³
;

397 
__IM
 
ušt32_t
 
CPUID
;

398 
__IOM
 
ušt32_t
 
ICSR
;

399 
__IOM
 
ušt32_t
 
VTOR
;

400 
__IOM
 
ušt32_t
 
AIRCR
;

401 
__IOM
 
ušt32_t
 
SCR
;

402 
__IOM
 
ušt32_t
 
CCR
;

403 
ušt32_t
 
RESERVED0
[1U];

404 
__IOM
 
ušt32_t
 
SHP
[2U];

405 
__IOM
 
ušt32_t
 
SHCSR
;

406 
ušt32_t
 
RESERVED1
[154U];

407 
__IOM
 
ušt32_t
 
SFCR
;

408 } 
	tSCB_Ty³
;

411 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

412 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

414 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

415 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

417 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

418 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

420 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

421 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

423 
	#SCB_CPUID_REVISION_Pos
 0U

	)

424 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

427 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

428 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

430 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

431 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

433 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

434 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

436 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

437 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

439 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

440 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

442 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

443 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

445 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

446 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

448 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

449 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

451 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

452 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

455 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

456 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

462 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

463 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

465 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

466 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

468 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

469 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

471 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

472 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

475 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

476 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

478 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

479 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

481 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

482 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

485 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

486 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

488 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

489 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

492 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

493 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

510 
ušt32_t
 
RESERVED0
[2U];

511 
__IOM
 
ušt32_t
 
ACTLR
;

512 } 
	tSCnSCB_Ty³
;

515 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

516 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

533 
__IOM
 
ušt32_t
 
CTRL
;

534 
__IOM
 
ušt32_t
 
LOAD
;

535 
__IOM
 
ušt32_t
 
VAL
;

536 
__IM
 
ušt32_t
 
CALIB
;

537 } 
	tSysTick_Ty³
;

540 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

541 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

543 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

544 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

546 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

547 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

549 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

550 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

553 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

554 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

557 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

558 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

561 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

562 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

564 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

565 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

567 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

568 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

572 #ià(
__MPU_PRESENT
 == 1U)

585 
__IM
 
ušt32_t
 
TYPE
;

586 
__IOM
 
ušt32_t
 
CTRL
;

587 
__IOM
 
ušt32_t
 
RNR
;

588 
__IOM
 
ušt32_t
 
RBAR
;

589 
__IOM
 
ušt32_t
 
RASR
;

590 } 
	tMPU_Ty³
;

593 
	#MPU_TYPE_IREGION_Pos
 16U

	)

594 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

596 
	#MPU_TYPE_DREGION_Pos
 8U

	)

597 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

599 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

600 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

603 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

604 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

606 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

607 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

609 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

610 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

613 
	#MPU_RNR_REGION_Pos
 0U

	)

614 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

617 
	#MPU_RBAR_ADDR_Pos
 8U

	)

618 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

620 
	#MPU_RBAR_VALID_Pos
 4U

	)

621 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

623 
	#MPU_RBAR_REGION_Pos
 0U

	)

624 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

627 
	#MPU_RASR_ATTRS_Pos
 16U

	)

628 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

630 
	#MPU_RASR_XN_Pos
 28U

	)

631 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

633 
	#MPU_RASR_AP_Pos
 24U

	)

634 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

636 
	#MPU_RASR_TEX_Pos
 19U

	)

637 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

639 
	#MPU_RASR_S_Pos
 18U

	)

640 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

642 
	#MPU_RASR_C_Pos
 17U

	)

643 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

645 
	#MPU_RASR_B_Pos
 16U

	)

646 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

648 
	#MPU_RASR_SRD_Pos
 8U

	)

649 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

651 
	#MPU_RASR_SIZE_Pos
 1U

	)

652 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

654 
	#MPU_RASR_ENABLE_Pos
 0U

	)

655 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

684 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

692 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

705 
	#SCS_BASE
 (0xE000E000ULè

	)

706 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

707 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

708 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

710 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

711 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

712 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

713 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

715 #ià(
__MPU_PRESENT
 == 1U)

716 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

717 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

747 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

748 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

749 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

757 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

759 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

768 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

770 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

781 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

783 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

792 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

794 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

803 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

805 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

816 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

818 ià((
št32_t
)(
IRQn
) < 0)

820 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

821 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

825 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

826 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

840 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

843 ià((
št32_t
)(
IRQn
) < 0)

845 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

849 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

858 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

860 
__DSB
();

862 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

863 
SCB_AIRCR_SYSRESETREQ_Msk
);

864 
__DSB
();

868 
__NOP
();

884 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

897 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

899 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

904 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

905 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

906 
SysTick
->
VAL
 = 0UL;

907 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

908 
SysTick_CTRL_TICKINT_Msk
 |

909 
SysTick_CTRL_ENABLE_Msk
;

920 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_sc300.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC300_H_GENERIC


42 
	#__CORE_SC300_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC300_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC300_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__SC300_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_SC
 (300Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC300_H_DEPENDANT


175 
	#__CORE_SC300_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC300_REV


184 
	#__SC300_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 
ušt32_t
 
RESERVED1
[129U];

441 
__IOM
 
ušt32_t
 
SFCR
;

442 } 
	tSCB_Ty³
;

445 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

446 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

448 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

449 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

451 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

452 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

454 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

455 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

457 
	#SCB_CPUID_REVISION_Pos
 0U

	)

458 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

461 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

462 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

464 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

465 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

467 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

468 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

470 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

471 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

473 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

474 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

476 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

477 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

479 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

480 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

482 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

483 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

485 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

486 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

488 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

489 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

492 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

493 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

495 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

496 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

499 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

500 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

505 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

506 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

508 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

509 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

511 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

512 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

514 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

515 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

517 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

518 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

521 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

522 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

524 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

525 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

527 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

528 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

531 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

532 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

534 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

535 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

537 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

538 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

540 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

541 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

543 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

544 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

546 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

547 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

550 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

551 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

553 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

554 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

557 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

560 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

562 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

563 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

565 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

566 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

569 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

572 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

574 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

575 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

577 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

578 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

580 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

581 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

583 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

584 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

586 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

587 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

590 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

593 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

594 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

596 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

597 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

600 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

603 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

604 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

606 
	#SCB_HFSR_FORCED_Pos
 30U

	)

607 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

609 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

610 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

613 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

614 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

616 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

617 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

619 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

620 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

622 
	#SCB_DFSR_BKPT_Pos
 1U

	)

623 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

625 
	#SCB_DFSR_HALTED_Pos
 0U

	)

626 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

643 
ušt32_t
 
RESERVED0
[1U];

644 
__IM
 
ušt32_t
 
ICTR
;

645 
ušt32_t
 
RESERVED1
[1U];

646 } 
	tSCnSCB_Ty³
;

649 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

650 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

667 
__IOM
 
ušt32_t
 
CTRL
;

668 
__IOM
 
ušt32_t
 
LOAD
;

669 
__IOM
 
ušt32_t
 
VAL
;

670 
__IM
 
ušt32_t
 
CALIB
;

671 } 
	tSysTick_Ty³
;

674 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

675 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

677 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

678 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

680 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

681 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

683 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

684 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

687 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

688 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

691 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

692 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

695 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

696 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

698 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

699 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

701 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

702 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

719 
__OM
 union

721 
__OM
 
ušt8_t
 
u8
;

722 
__OM
 
ušt16_t
 
u16
;

723 
__OM
 
ušt32_t
 
u32
;

724 } 
PORT
 [32U];

725 
ušt32_t
 
RESERVED0
[864U];

726 
__IOM
 
ušt32_t
 
TER
;

727 
ušt32_t
 
RESERVED1
[15U];

728 
__IOM
 
ušt32_t
 
TPR
;

729 
ušt32_t
 
RESERVED2
[15U];

730 
__IOM
 
ušt32_t
 
TCR
;

731 
ušt32_t
 
RESERVED3
[29U];

732 
__OM
 
ušt32_t
 
IWR
;

733 
__IM
 
ušt32_t
 
IRR
;

734 
__IOM
 
ušt32_t
 
IMCR
;

735 
ušt32_t
 
RESERVED4
[43U];

736 
__OM
 
ušt32_t
 
LAR
;

737 
__IM
 
ušt32_t
 
LSR
;

738 
ušt32_t
 
RESERVED5
[6U];

739 
__IM
 
ušt32_t
 
PID4
;

740 
__IM
 
ušt32_t
 
PID5
;

741 
__IM
 
ušt32_t
 
PID6
;

742 
__IM
 
ušt32_t
 
PID7
;

743 
__IM
 
ušt32_t
 
PID0
;

744 
__IM
 
ušt32_t
 
PID1
;

745 
__IM
 
ušt32_t
 
PID2
;

746 
__IM
 
ušt32_t
 
PID3
;

747 
__IM
 
ušt32_t
 
CID0
;

748 
__IM
 
ušt32_t
 
CID1
;

749 
__IM
 
ušt32_t
 
CID2
;

750 
__IM
 
ušt32_t
 
CID3
;

751 } 
	tITM_Ty³
;

754 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

755 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

758 
	#ITM_TCR_BUSY_Pos
 23U

	)

759 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

761 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

762 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

764 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

765 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

767 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

768 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

770 
	#ITM_TCR_SWOENA_Pos
 4U

	)

771 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

773 
	#ITM_TCR_DWTENA_Pos
 3U

	)

774 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

776 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

777 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

779 
	#ITM_TCR_TSENA_Pos
 1U

	)

780 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

782 
	#ITM_TCR_ITMENA_Pos
 0U

	)

783 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

786 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

787 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

790 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

791 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

794 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

795 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

798 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

799 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

801 
	#ITM_LSR_Acûss_Pos
 1U

	)

802 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

804 
	#ITM_LSR_P»£Á_Pos
 0U

	)

805 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

822 
__IOM
 
ušt32_t
 
CTRL
;

823 
__IOM
 
ušt32_t
 
CYCCNT
;

824 
__IOM
 
ušt32_t
 
CPICNT
;

825 
__IOM
 
ušt32_t
 
EXCCNT
;

826 
__IOM
 
ušt32_t
 
SLEEPCNT
;

827 
__IOM
 
ušt32_t
 
LSUCNT
;

828 
__IOM
 
ušt32_t
 
FOLDCNT
;

829 
__IM
 
ušt32_t
 
PCSR
;

830 
__IOM
 
ušt32_t
 
COMP0
;

831 
__IOM
 
ušt32_t
 
MASK0
;

832 
__IOM
 
ušt32_t
 
FUNCTION0
;

833 
ušt32_t
 
RESERVED0
[1U];

834 
__IOM
 
ušt32_t
 
COMP1
;

835 
__IOM
 
ušt32_t
 
MASK1
;

836 
__IOM
 
ušt32_t
 
FUNCTION1
;

837 
ušt32_t
 
RESERVED1
[1U];

838 
__IOM
 
ušt32_t
 
COMP2
;

839 
__IOM
 
ušt32_t
 
MASK2
;

840 
__IOM
 
ušt32_t
 
FUNCTION2
;

841 
ušt32_t
 
RESERVED2
[1U];

842 
__IOM
 
ušt32_t
 
COMP3
;

843 
__IOM
 
ušt32_t
 
MASK3
;

844 
__IOM
 
ušt32_t
 
FUNCTION3
;

845 } 
	tDWT_Ty³
;

848 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

849 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

851 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

852 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

854 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

855 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

857 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

858 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

860 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

861 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

863 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

864 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

866 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

867 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

869 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

870 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

872 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

873 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

875 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

876 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

878 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

879 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

881 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

882 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

884 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

885 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

887 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

888 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

890 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

891 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

893 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

894 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

896 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

897 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

899 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

900 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

903 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

904 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

907 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

908 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

911 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

912 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

915 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

916 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

919 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

920 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

923 
	#DWT_MASK_MASK_Pos
 0U

	)

924 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

927 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

928 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

930 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

931 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

933 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

934 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

936 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

937 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

939 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

940 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

942 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

943 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

945 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

946 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

948 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

949 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

951 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

952 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

969 
__IOM
 
ušt32_t
 
SSPSR
;

970 
__IOM
 
ušt32_t
 
CSPSR
;

971 
ušt32_t
 
RESERVED0
[2U];

972 
__IOM
 
ušt32_t
 
ACPR
;

973 
ušt32_t
 
RESERVED1
[55U];

974 
__IOM
 
ušt32_t
 
SPPR
;

975 
ušt32_t
 
RESERVED2
[131U];

976 
__IM
 
ušt32_t
 
FFSR
;

977 
__IOM
 
ušt32_t
 
FFCR
;

978 
__IM
 
ušt32_t
 
FSCR
;

979 
ušt32_t
 
RESERVED3
[759U];

980 
__IM
 
ušt32_t
 
TRIGGER
;

981 
__IM
 
ušt32_t
 
FIFO0
;

982 
__IM
 
ušt32_t
 
ITATBCTR2
;

983 
ušt32_t
 
RESERVED4
[1U];

984 
__IM
 
ušt32_t
 
ITATBCTR0
;

985 
__IM
 
ušt32_t
 
FIFO1
;

986 
__IOM
 
ušt32_t
 
ITCTRL
;

987 
ušt32_t
 
RESERVED5
[39U];

988 
__IOM
 
ušt32_t
 
CLAIMSET
;

989 
__IOM
 
ušt32_t
 
CLAIMCLR
;

990 
ušt32_t
 
RESERVED7
[8U];

991 
__IM
 
ušt32_t
 
DEVID
;

992 
__IM
 
ušt32_t
 
DEVTYPE
;

993 } 
	tTPI_Ty³
;

996 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

997 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1000 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1001 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1004 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1005 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1007 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1008 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1010 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1011 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1013 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1014 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1017 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1018 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1020 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1021 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1024 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1025 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1028 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1029 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1031 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1032 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1034 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1035 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1037 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1038 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1040 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1041 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1043 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1044 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1046 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1047 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1050 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1051 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1054 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1055 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1057 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1058 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1060 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1061 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1063 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1064 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1066 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1067 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1069 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1070 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1072 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1073 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1076 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1077 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1080 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1081 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1084 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1085 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1087 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1088 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1090 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1091 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1093 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1094 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1096 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1097 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1099 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1100 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1103 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1104 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1106 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1107 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1112 #ià(
__MPU_PRESENT
 == 1U)

1125 
__IM
 
ušt32_t
 
TYPE
;

1126 
__IOM
 
ušt32_t
 
CTRL
;

1127 
__IOM
 
ušt32_t
 
RNR
;

1128 
__IOM
 
ušt32_t
 
RBAR
;

1129 
__IOM
 
ušt32_t
 
RASR
;

1130 
__IOM
 
ušt32_t
 
RBAR_A1
;

1131 
__IOM
 
ušt32_t
 
RASR_A1
;

1132 
__IOM
 
ušt32_t
 
RBAR_A2
;

1133 
__IOM
 
ušt32_t
 
RASR_A2
;

1134 
__IOM
 
ušt32_t
 
RBAR_A3
;

1135 
__IOM
 
ušt32_t
 
RASR_A3
;

1136 } 
	tMPU_Ty³
;

1139 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1140 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1142 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1143 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1145 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1146 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1149 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1150 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1152 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1153 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1155 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1156 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1159 
	#MPU_RNR_REGION_Pos
 0U

	)

1160 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1163 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1164 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1166 
	#MPU_RBAR_VALID_Pos
 4U

	)

1167 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1169 
	#MPU_RBAR_REGION_Pos
 0U

	)

1170 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1173 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1174 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1176 
	#MPU_RASR_XN_Pos
 28U

	)

1177 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1179 
	#MPU_RASR_AP_Pos
 24U

	)

1180 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1182 
	#MPU_RASR_TEX_Pos
 19U

	)

1183 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1185 
	#MPU_RASR_S_Pos
 18U

	)

1186 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1188 
	#MPU_RASR_C_Pos
 17U

	)

1189 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1191 
	#MPU_RASR_B_Pos
 16U

	)

1192 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1194 
	#MPU_RASR_SRD_Pos
 8U

	)

1195 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1197 
	#MPU_RASR_SIZE_Pos
 1U

	)

1198 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1200 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1201 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1219 
__IOM
 
ušt32_t
 
DHCSR
;

1220 
__OM
 
ušt32_t
 
DCRSR
;

1221 
__IOM
 
ušt32_t
 
DCRDR
;

1222 
__IOM
 
ušt32_t
 
DEMCR
;

1223 } 
	tCÜeDebug_Ty³
;

1226 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1227 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1229 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1230 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1232 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1233 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1235 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1236 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1238 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1239 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1241 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1242 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1244 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1248 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1251 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1254 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1257 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1260 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1263 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1264 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1266 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1267 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1270 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1271 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1273 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1274 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1276 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1277 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1279 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1280 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1282 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1283 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1285 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1286 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1288 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1289 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1292 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1295 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1298 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1301 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1304 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1307 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1325 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1333 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1346 
	#SCS_BASE
 (0xE000E000ULè

	)

1347 
	#ITM_BASE
 (0xE0000000ULè

	)

1348 
	#DWT_BASE
 (0xE0001000ULè

	)

1349 
	#TPI_BASE
 (0xE0040000ULè

	)

1350 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1351 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1352 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1353 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1355 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1356 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1357 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1358 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1359 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1360 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1361 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1362 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1364 #ià(
__MPU_PRESENT
 == 1U)

1365 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1366 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1404 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1406 
ušt32_t
 
»g_v®ue
;

1407 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1409 
»g_v®ue
 = 
SCB
->
AIRCR
;

1410 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1411 
»g_v®ue
 = (reg_value |

1412 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1413 (
PriÜ™yGroupTmp
 << 8U) );

1414 
SCB
->
AIRCR
 = 
»g_v®ue
;

1423 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1425  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1434 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1436 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1445 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1447 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1458 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1460 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1469 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1471 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1480 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1482 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1493 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1495 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1506 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1508 ià((
št32_t
)(
IRQn
) < 0)

1510 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1514 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1528 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1531 ià((
št32_t
)(
IRQn
) < 0)

1533 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1537 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1553 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1555 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1556 
ušt32_t
 
P»em±PriÜ™yB™s
;

1557 
ušt32_t
 
SubPriÜ™yB™s
;

1559 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1560 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1563 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1564 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1580 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1582 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1583 
ušt32_t
 
P»em±PriÜ™yB™s
;

1584 
ušt32_t
 
SubPriÜ™yB™s
;

1586 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1587 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1589 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1590 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1598 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1600 
__DSB
();

1602 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1603 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1604 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1605 
__DSB
();

1609 
__NOP
();

1625 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1638 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1640 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1645 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1646 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1647 
SysTick
->
VAL
 = 0UL;

1648 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1649 
SysTick_CTRL_TICKINT_Msk
 |

1650 
SysTick_CTRL_ENABLE_Msk
;

1668 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1669 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1680 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1682 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1683 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1685 
ITM
->
PORT
[0U].
u32
 == 0UL)

1687 
__NOP
();

1689 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1691  (
	gch
);

1701 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1703 
št32_t
 
	gch
 = -1;

1705 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1707 
ch
 = 
ITM_RxBufãr
;

1708 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1711  (
	gch
);

1721 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1724 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1739 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h

40 #iâdeà
__STM32_HAL_LEGACY


41 
	#__STM32_HAL_LEGACY


	)

43 #ifdeà
__ýlu¥lus


54 
	#AES_FLAG_RDERR
 
CRYP_FLAG_RDERR


	)

55 
	#AES_FLAG_WRERR
 
CRYP_FLAG_WRERR


	)

56 
	#AES_CLEARFLAG_CCF
 
CRYP_CLEARFLAG_CCF


	)

57 
	#AES_CLEARFLAG_RDERR
 
CRYP_CLEARFLAG_RDERR


	)

58 
	#AES_CLEARFLAG_WRERR
 
CRYP_CLEARFLAG_WRERR


	)

67 
	#ADC_RESOLUTION12b
 
ADC_RESOLUTION_12B


	)

68 
	#ADC_RESOLUTION10b
 
ADC_RESOLUTION_10B


	)

69 
	#ADC_RESOLUTION8b
 
ADC_RESOLUTION_8B


	)

70 
	#ADC_RESOLUTION6b
 
ADC_RESOLUTION_6B


	)

71 
	#OVR_DATA_OVERWRITTEN
 
ADC_OVR_DATA_OVERWRITTEN


	)

72 
	#OVR_DATA_PRESERVED
 
ADC_OVR_DATA_PRESERVED


	)

73 
	#EOC_SINGLE_CONV
 
ADC_EOC_SINGLE_CONV


	)

74 
	#EOC_SEQ_CONV
 
ADC_EOC_SEQ_CONV


	)

75 
	#EOC_SINGLE_SEQ_CONV
 
ADC_EOC_SINGLE_SEQ_CONV


	)

76 
	#REGULAR_GROUP
 
ADC_REGULAR_GROUP


	)

77 
	#INJECTED_GROUP
 
ADC_INJECTED_GROUP


	)

78 
	#REGULAR_INJECTED_GROUP
 
ADC_REGULAR_INJECTED_GROUP


	)

79 
	#AWD_EVENT
 
ADC_AWD_EVENT


	)

80 
	#AWD1_EVENT
 
ADC_AWD1_EVENT


	)

81 
	#AWD2_EVENT
 
ADC_AWD2_EVENT


	)

82 
	#AWD3_EVENT
 
ADC_AWD3_EVENT


	)

83 
	#OVR_EVENT
 
ADC_OVR_EVENT


	)

84 
	#JQOVF_EVENT
 
ADC_JQOVF_EVENT


	)

85 
	#ALL_CHANNELS
 
ADC_ALL_CHANNELS


	)

86 
	#REGULAR_CHANNELS
 
ADC_REGULAR_CHANNELS


	)

87 
	#INJECTED_CHANNELS
 
ADC_INJECTED_CHANNELS


	)

88 
	#SYSCFG_FLAG_SENSOR_ADC
 
ADC_FLAG_SENSOR


	)

89 
	#SYSCFG_FLAG_VREF_ADC
 
ADC_FLAG_VREFINT


	)

90 
	#ADC_CLOCKPRESCALER_PCLK_DIV1
 
ADC_CLOCK_SYNC_PCLK_DIV1


	)

91 
	#ADC_CLOCKPRESCALER_PCLK_DIV2
 
ADC_CLOCK_SYNC_PCLK_DIV2


	)

92 
	#ADC_CLOCKPRESCALER_PCLK_DIV4
 
ADC_CLOCK_SYNC_PCLK_DIV4


	)

93 
	#ADC_CLOCKPRESCALER_PCLK_DIV6
 
ADC_CLOCK_SYNC_PCLK_DIV6


	)

94 
	#ADC_CLOCKPRESCALER_PCLK_DIV8
 
ADC_CLOCK_SYNC_PCLK_DIV8


	)

95 
	#ADC_EXTERNALTRIG0_T6_TRGO
 
ADC_EXTERNALTRIGCONV_T6_TRGO


	)

96 
	#ADC_EXTERNALTRIG1_T21_CC2
 
ADC_EXTERNALTRIGCONV_T21_CC2


	)

97 
	#ADC_EXTERNALTRIG2_T2_TRGO
 
ADC_EXTERNALTRIGCONV_T2_TRGO


	)

98 
	#ADC_EXTERNALTRIG3_T2_CC4
 
ADC_EXTERNALTRIGCONV_T2_CC4


	)

99 
	#ADC_EXTERNALTRIG4_T22_TRGO
 
ADC_EXTERNALTRIGCONV_T22_TRGO


	)

100 
	#ADC_EXTERNALTRIG7_EXT_IT11
 
ADC_EXTERNALTRIGCONV_EXT_IT11


	)

101 
	#ADC_CLOCK_ASYNC
 
ADC_CLOCK_ASYNC_DIV1


	)

102 
	#ADC_EXTERNALTRIG_EDGE_NONE
 
ADC_EXTERNALTRIGCONVEDGE_NONE


	)

103 
	#ADC_EXTERNALTRIG_EDGE_RISING
 
ADC_EXTERNALTRIGCONVEDGE_RISING


	)

104 
	#ADC_EXTERNALTRIG_EDGE_FALLING
 
ADC_EXTERNALTRIGCONVEDGE_FALLING


	)

105 
	#ADC_EXTERNALTRIG_EDGE_RISINGFALLING
 
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING


	)

106 
	#ADC_SAMPLETIME_2CYCLE_5
 
ADC_SAMPLETIME_2CYCLES_5


	)

108 
	#HAL_ADC_STATE_BUSY_REG
 
HAL_ADC_STATE_REG_BUSY


	)

109 
	#HAL_ADC_STATE_BUSY_INJ
 
HAL_ADC_STATE_INJ_BUSY


	)

110 
	#HAL_ADC_STATE_EOC_REG
 
HAL_ADC_STATE_REG_EOC


	)

111 
	#HAL_ADC_STATE_EOC_INJ
 
HAL_ADC_STATE_INJ_EOC


	)

112 
	#HAL_ADC_STATE_ERROR
 
HAL_ADC_STATE_ERROR_INTERNAL


	)

113 
	#HAL_ADC_STATE_BUSY
 
HAL_ADC_STATE_BUSY_INTERNAL


	)

114 
	#HAL_ADC_STATE_AWD
 
HAL_ADC_STATE_AWD1


	)

123 
	#__HAL_CEC_GET_IT
 
__HAL_CEC_GET_FLAG


	)

132 
	#COMP_WINDOWMODE_DISABLED
 
COMP_WINDOWMODE_DISABLE


	)

133 
	#COMP_WINDOWMODE_ENABLED
 
COMP_WINDOWMODE_ENABLE


	)

134 
	#COMP_EXTI_LINE_COMP1_EVENT
 
COMP_EXTI_LINE_COMP1


	)

135 
	#COMP_EXTI_LINE_COMP2_EVENT
 
COMP_EXTI_LINE_COMP2


	)

136 
	#COMP_EXTI_LINE_COMP3_EVENT
 
COMP_EXTI_LINE_COMP3


	)

137 
	#COMP_EXTI_LINE_COMP4_EVENT
 
COMP_EXTI_LINE_COMP4


	)

138 
	#COMP_EXTI_LINE_COMP5_EVENT
 
COMP_EXTI_LINE_COMP5


	)

139 
	#COMP_EXTI_LINE_COMP6_EVENT
 
COMP_EXTI_LINE_COMP6


	)

140 
	#COMP_EXTI_LINE_COMP7_EVENT
 
COMP_EXTI_LINE_COMP7


	)

141 
	#COMP_LPTIMCONNECTION_ENABLED
 
COMP_LPTIMCONNECTION_IN1_ENABLED


	)

142 
	#COMP_OUTPUT_COMP6TIM2OCREFCLR
 
COMP_OUTPUT_COMP6_TIM2OCREFCLR


	)

143 #ià
defšed
(
STM32F373xC
è|| defšed(
STM32F378xx
)

144 
	#COMP_OUTPUT_TIM3IC1
 
COMP_OUTPUT_COMP1_TIM3IC1


	)

145 
	#COMP_OUTPUT_TIM3OCREFCLR
 
COMP_OUTPUT_COMP1_TIM3OCREFCLR


	)

148 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

149 
	#COMP_WINDOWMODE_ENABLE
 
COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON


	)

151 
	#COMP_NONINVERTINGINPUT_IO1
 
COMP_INPUT_PLUS_IO1


	)

152 
	#COMP_NONINVERTINGINPUT_IO2
 
COMP_INPUT_PLUS_IO2


	)

153 
	#COMP_NONINVERTINGINPUT_IO3
 
COMP_INPUT_PLUS_IO3


	)

154 
	#COMP_NONINVERTINGINPUT_IO4
 
COMP_INPUT_PLUS_IO4


	)

155 
	#COMP_NONINVERTINGINPUT_IO5
 
COMP_INPUT_PLUS_IO5


	)

156 
	#COMP_NONINVERTINGINPUT_IO6
 
COMP_INPUT_PLUS_IO6


	)

158 
	#COMP_INVERTINGINPUT_1_4VREFINT
 
COMP_INPUT_MINUS_1_4VREFINT


	)

159 
	#COMP_INVERTINGINPUT_1_2VREFINT
 
COMP_INPUT_MINUS_1_2VREFINT


	)

160 
	#COMP_INVERTINGINPUT_3_4VREFINT
 
COMP_INPUT_MINUS_3_4VREFINT


	)

161 
	#COMP_INVERTINGINPUT_VREFINT
 
COMP_INPUT_MINUS_VREFINT


	)

162 
	#COMP_INVERTINGINPUT_DAC1_CH1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

163 
	#COMP_INVERTINGINPUT_DAC1_CH2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

164 
	#COMP_INVERTINGINPUT_DAC1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

165 
	#COMP_INVERTINGINPUT_DAC2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

166 
	#COMP_INVERTINGINPUT_IO1
 
COMP_INPUT_MINUS_IO1


	)

167 #ià
defšed
(
STM32L0
)

171 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

172 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO2


	)

174 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_IO2


	)

175 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO3


	)

177 
	#COMP_INVERTINGINPUT_IO4
 
COMP_INPUT_MINUS_IO4


	)

178 
	#COMP_INVERTINGINPUT_IO5
 
COMP_INPUT_MINUS_IO5


	)

180 
	#COMP_OUTPUTLEVEL_LOW
 
COMP_OUTPUT_LEVEL_LOW


	)

181 
	#COMP_OUTPUTLEVEL_HIGH
 
COMP_OUTPUT_LEVEL_HIGH


	)

185 #ià
defšed
(
COMP_CSR_LOCK
)

186 
	#COMP_FLAG_LOCK
 
COMP_CSR_LOCK


	)

187 #–ià
defšed
(
COMP_CSR_COMP1LOCK
)

188 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMP1LOCK


	)

189 #–ià
defšed
(
COMP_CSR_COMPxLOCK
)

190 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMPxLOCK


	)

193 #ià
defšed
(
STM32L4
)

194 
	#COMP_BLANKINGSRCE_TIM1OC5
 
COMP_BLANKINGSRC_TIM1_OC5_COMP1


	)

195 
	#COMP_BLANKINGSRCE_TIM2OC3
 
COMP_BLANKINGSRC_TIM2_OC3_COMP1


	)

196 
	#COMP_BLANKINGSRCE_TIM3OC3
 
COMP_BLANKINGSRC_TIM3_OC3_COMP1


	)

197 
	#COMP_BLANKINGSRCE_TIM3OC4
 
COMP_BLANKINGSRC_TIM3_OC4_COMP2


	)

198 
	#COMP_BLANKINGSRCE_TIM8OC5
 
COMP_BLANKINGSRC_TIM8_OC5_COMP2


	)

199 
	#COMP_BLANKINGSRCE_TIM15OC1
 
COMP_BLANKINGSRC_TIM15_OC1_COMP2


	)

200 
	#COMP_BLANKINGSRCE_NONE
 
COMP_BLANKINGSRC_NONE


	)

203 #ià
defšed
(
STM32L0
)

204 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

205 
	#COMP_MODE_LOWSPEED
 
COMP_POWERMODE_ULTRALOWPOWER


	)

207 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_HIGHSPEED


	)

208 
	#COMP_MODE_MEDIUMSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

209 
	#COMP_MODE_LOWPOWER
 
COMP_POWERMODE_LOWPOWER


	)

210 
	#COMP_MODE_ULTRALOWPOWER
 
COMP_POWERMODE_ULTRALOWPOWER


	)

221 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
 
HAL_SYSTICK_CLKSourûCÚfig


	)

230 
	#CRC_OUTPUTDATA_INVERSION_DISABLED
 
CRC_OUTPUTDATA_INVERSION_DISABLE


	)

231 
	#CRC_OUTPUTDATA_INVERSION_ENABLED
 
CRC_OUTPUTDATA_INVERSION_ENABLE


	)

241 
	#DAC1_CHANNEL_1
 
DAC_CHANNEL_1


	)

242 
	#DAC1_CHANNEL_2
 
DAC_CHANNEL_2


	)

243 
	#DAC2_CHANNEL_1
 
DAC_CHANNEL_1


	)

244 
	#DAC_WAVE_NONE
 0x00000000U

	)

245 
	#DAC_WAVE_NOISE
 
DAC_CR_WAVE1_0


	)

246 
	#DAC_WAVE_TRIANGLE
 
DAC_CR_WAVE1_1


	)

247 
	#DAC_WAVEGENERATION_NONE
 
DAC_WAVE_NONE


	)

248 
	#DAC_WAVEGENERATION_NOISE
 
DAC_WAVE_NOISE


	)

249 
	#DAC_WAVEGENERATION_TRIANGLE
 
DAC_WAVE_TRIANGLE


	)

258 
	#HAL_REMAPDMA_ADC_DMA_CH2
 
DMA_REMAP_ADC_DMA_CH2


	)

259 
	#HAL_REMAPDMA_USART1_TX_DMA_CH4
 
DMA_REMAP_USART1_TX_DMA_CH4


	)

260 
	#HAL_REMAPDMA_USART1_RX_DMA_CH5
 
DMA_REMAP_USART1_RX_DMA_CH5


	)

261 
	#HAL_REMAPDMA_TIM16_DMA_CH4
 
DMA_REMAP_TIM16_DMA_CH4


	)

262 
	#HAL_REMAPDMA_TIM17_DMA_CH2
 
DMA_REMAP_TIM17_DMA_CH2


	)

263 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

264 
	#HAL_REMAPDMA_TIM16_DMA_CH6
 
DMA_REMAP_TIM16_DMA_CH6


	)

265 
	#HAL_REMAPDMA_TIM17_DMA_CH7
 
DMA_REMAP_TIM17_DMA_CH7


	)

266 
	#HAL_REMAPDMA_SPI2_DMA_CH67
 
DMA_REMAP_SPI2_DMA_CH67


	)

267 
	#HAL_REMAPDMA_USART2_DMA_CH67
 
DMA_REMAP_USART2_DMA_CH67


	)

268 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

269 
	#HAL_REMAPDMA_I2C1_DMA_CH76
 
DMA_REMAP_I2C1_DMA_CH76


	)

270 
	#HAL_REMAPDMA_TIM1_DMA_CH6
 
DMA_REMAP_TIM1_DMA_CH6


	)

271 
	#HAL_REMAPDMA_TIM2_DMA_CH7
 
DMA_REMAP_TIM2_DMA_CH7


	)

272 
	#HAL_REMAPDMA_TIM3_DMA_CH6
 
DMA_REMAP_TIM3_DMA_CH6


	)

274 
	#IS_HAL_REMAPDMA
 
IS_DMA_REMAP


	)

275 
	#__HAL_REMAPDMA_CHANNEL_ENABLE
 
__HAL_DMA_REMAP_CHANNEL_ENABLE


	)

276 
	#__HAL_REMAPDMA_CHANNEL_DISABLE
 
__HAL_DMA_REMAP_CHANNEL_DISABLE


	)

288 
	#TYPEPROGRAM_BYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

289 
	#TYPEPROGRAM_HALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

290 
	#TYPEPROGRAM_WORD
 
FLASH_TYPEPROGRAM_WORD


	)

291 
	#TYPEPROGRAM_DOUBLEWORD
 
FLASH_TYPEPROGRAM_DOUBLEWORD


	)

292 
	#TYPEERASE_SECTORS
 
FLASH_TYPEERASE_SECTORS


	)

293 
	#TYPEERASE_PAGES
 
FLASH_TYPEERASE_PAGES


	)

294 
	#TYPEERASE_PAGEERASE
 
FLASH_TYPEERASE_PAGES


	)

295 
	#TYPEERASE_MASSERASE
 
FLASH_TYPEERASE_MASSERASE


	)

296 
	#WRPSTATE_DISABLE
 
OB_WRPSTATE_DISABLE


	)

297 
	#WRPSTATE_ENABLE
 
OB_WRPSTATE_ENABLE


	)

298 
	#HAL_FLASH_TIMEOUT_VALUE
 
FLASH_TIMEOUT_VALUE


	)

299 
	#OBEX_PCROP
 
OPTIONBYTE_PCROP


	)

300 
	#OBEX_BOOTCONFIG
 
OPTIONBYTE_BOOTCONFIG


	)

301 
	#PCROPSTATE_DISABLE
 
OB_PCROP_STATE_DISABLE


	)

302 
	#PCROPSTATE_ENABLE
 
OB_PCROP_STATE_ENABLE


	)

303 
	#TYPEERASEDATA_BYTE
 
FLASH_TYPEERASEDATA_BYTE


	)

304 
	#TYPEERASEDATA_HALFWORD
 
FLASH_TYPEERASEDATA_HALFWORD


	)

305 
	#TYPEERASEDATA_WORD
 
FLASH_TYPEERASEDATA_WORD


	)

306 
	#TYPEPROGRAMDATA_BYTE
 
FLASH_TYPEPROGRAMDATA_BYTE


	)

307 
	#TYPEPROGRAMDATA_HALFWORD
 
FLASH_TYPEPROGRAMDATA_HALFWORD


	)

308 
	#TYPEPROGRAMDATA_WORD
 
FLASH_TYPEPROGRAMDATA_WORD


	)

309 
	#TYPEPROGRAMDATA_FASTBYTE
 
FLASH_TYPEPROGRAMDATA_FASTBYTE


	)

310 
	#TYPEPROGRAMDATA_FASTHALFWORD
 
FLASH_TYPEPROGRAMDATA_FASTHALFWORD


	)

311 
	#TYPEPROGRAMDATA_FASTWORD
 
FLASH_TYPEPROGRAMDATA_FASTWORD


	)

312 
	#PAGESIZE
 
FLASH_PAGE_SIZE


	)

313 
	#TYPEPROGRAM_FASTBYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

314 
	#TYPEPROGRAM_FASTHALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

315 
	#TYPEPROGRAM_FASTWORD
 
FLASH_TYPEPROGRAM_WORD


	)

316 
	#VOLTAGE_RANGE_1
 
FLASH_VOLTAGE_RANGE_1


	)

317 
	#VOLTAGE_RANGE_2
 
FLASH_VOLTAGE_RANGE_2


	)

318 
	#VOLTAGE_RANGE_3
 
FLASH_VOLTAGE_RANGE_3


	)

319 
	#VOLTAGE_RANGE_4
 
FLASH_VOLTAGE_RANGE_4


	)

320 
	#TYPEPROGRAM_FAST
 
FLASH_TYPEPROGRAM_FAST


	)

321 
	#TYPEPROGRAM_FAST_AND_LAST
 
FLASH_TYPEPROGRAM_FAST_AND_LAST


	)

322 
	#WRPAREA_BANK1_AREAA
 
OB_WRPAREA_BANK1_AREAA


	)

323 
	#WRPAREA_BANK1_AREAB
 
OB_WRPAREA_BANK1_AREAB


	)

324 
	#WRPAREA_BANK2_AREAA
 
OB_WRPAREA_BANK2_AREAA


	)

325 
	#WRPAREA_BANK2_AREAB
 
OB_WRPAREA_BANK2_AREAB


	)

326 
	#IWDG_STDBY_FREEZE
 
OB_IWDG_STDBY_FREEZE


	)

327 
	#IWDG_STDBY_ACTIVE
 
OB_IWDG_STDBY_RUN


	)

328 
	#IWDG_STOP_FREEZE
 
OB_IWDG_STOP_FREEZE


	)

329 
	#IWDG_STOP_ACTIVE
 
OB_IWDG_STOP_RUN


	)

330 
	#FLASH_ERROR_NONE
 
HAL_FLASH_ERROR_NONE


	)

331 
	#FLASH_ERROR_RD
 
HAL_FLASH_ERROR_RD


	)

332 
	#FLASH_ERROR_PG
 
HAL_FLASH_ERROR_PROG


	)

333 
	#FLASH_ERROR_PGP
 
HAL_FLASH_ERROR_PGS


	)

334 
	#FLASH_ERROR_WRP
 
HAL_FLASH_ERROR_WRP


	)

335 
	#FLASH_ERROR_OPTV
 
HAL_FLASH_ERROR_OPTV


	)

336 
	#FLASH_ERROR_OPTVUSR
 
HAL_FLASH_ERROR_OPTVUSR


	)

337 
	#FLASH_ERROR_PROG
 
HAL_FLASH_ERROR_PROG


	)

338 
	#FLASH_ERROR_OP
 
HAL_FLASH_ERROR_OPERATION


	)

339 
	#FLASH_ERROR_PGA
 
HAL_FLASH_ERROR_PGA


	)

340 
	#FLASH_ERROR_SIZE
 
HAL_FLASH_ERROR_SIZE


	)

341 
	#FLASH_ERROR_SIZ
 
HAL_FLASH_ERROR_SIZE


	)

342 
	#FLASH_ERROR_PGS
 
HAL_FLASH_ERROR_PGS


	)

343 
	#FLASH_ERROR_MIS
 
HAL_FLASH_ERROR_MIS


	)

344 
	#FLASH_ERROR_FAST
 
HAL_FLASH_ERROR_FAST


	)

345 
	#FLASH_ERROR_FWWERR
 
HAL_FLASH_ERROR_FWWERR


	)

346 
	#FLASH_ERROR_NOTZERO
 
HAL_FLASH_ERROR_NOTZERO


	)

347 
	#FLASH_ERROR_OPERATION
 
HAL_FLASH_ERROR_OPERATION


	)

348 
	#FLASH_ERROR_ERS
 
HAL_FLASH_ERROR_ERS


	)

349 
	#OB_WDG_SW
 
OB_IWDG_SW


	)

350 
	#OB_WDG_HW
 
OB_IWDG_HW


	)

351 
	#OB_SDADC12_VDD_MONITOR_SET
 
OB_SDACD_VDD_MONITOR_SET


	)

352 
	#OB_SDADC12_VDD_MONITOR_RESET
 
OB_SDACD_VDD_MONITOR_RESET


	)

353 
	#OB_RAM_PARITY_CHECK_SET
 
OB_SRAM_PARITY_SET


	)

354 
	#OB_RAM_PARITY_CHECK_RESET
 
OB_SRAM_PARITY_RESET


	)

355 
	#IS_OB_SDADC12_VDD_MONITOR
 
IS_OB_SDACD_VDD_MONITOR


	)

356 
	#OB_RDP_LEVEL0
 
OB_RDP_LEVEL_0


	)

357 
	#OB_RDP_LEVEL1
 
OB_RDP_LEVEL_1


	)

358 
	#OB_RDP_LEVEL2
 
OB_RDP_LEVEL_2


	)

368 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
 
I2C_FASTMODEPLUS_PA9


	)

369 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
 
I2C_FASTMODEPLUS_PA10


	)

370 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
 
I2C_FASTMODEPLUS_PB6


	)

371 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
 
I2C_FASTMODEPLUS_PB7


	)

372 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
 
I2C_FASTMODEPLUS_PB8


	)

373 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
 
I2C_FASTMODEPLUS_PB9


	)

374 
	#HAL_SYSCFG_FASTMODEPLUS_I2C1
 
I2C_FASTMODEPLUS_I2C1


	)

375 
	#HAL_SYSCFG_FASTMODEPLUS_I2C2
 
I2C_FASTMODEPLUS_I2C2


	)

376 
	#HAL_SYSCFG_FASTMODEPLUS_I2C3
 
I2C_FASTMODEPLUS_I2C3


	)

385 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32H7
)

386 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 
FMC_NAND_WAIT_FEATURE_DISABLE


	)

387 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 
FMC_NAND_WAIT_FEATURE_ENABLE


	)

388 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 
FMC_NAND_MEM_BUS_WIDTH_8


	)

389 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 
FMC_NAND_MEM_BUS_WIDTH_16


	)

391 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 
FMC_NAND_PCC_WAIT_FEATURE_DISABLE


	)

392 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 
FMC_NAND_PCC_WAIT_FEATURE_ENABLE


	)

393 
	#FMC_NAND_MEM_BUS_WIDTH_8
 
FMC_NAND_PCC_MEM_BUS_WIDTH_8


	)

394 
	#FMC_NAND_MEM_BUS_WIDTH_16
 
FMC_NAND_PCC_MEM_BUS_WIDTH_16


	)

404 
	#FSMC_NORSRAM_TYPEDEF
 
FSMC_NORSRAM_Ty³Def


	)

405 
	#FSMC_NORSRAM_EXTENDED_TYPEDEF
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

413 
	#GET_GPIO_SOURCE
 
GPIO_GET_INDEX


	)

414 
	#GET_GPIO_INDEX
 
GPIO_GET_INDEX


	)

416 #ià
defšed
(
STM32F4
)

417 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDIO


	)

418 
	#GPIO_AF12_SDMMC1
 
GPIO_AF12_SDIO


	)

421 #ià
defšed
(
STM32F7
)

422 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

423 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

426 #ià
defšed
(
STM32L4
)

427 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

428 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

431 
	#GPIO_AF0_LPTIM
 
GPIO_AF0_LPTIM1


	)

432 
	#GPIO_AF1_LPTIM
 
GPIO_AF1_LPTIM1


	)

433 
	#GPIO_AF2_LPTIM
 
GPIO_AF2_LPTIM1


	)

435 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
è|| defšed(
STM32F4
è|| defšed(
STM32F2
è|| defšed(
STM32F7
)

436 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

437 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

438 
	#GPIO_SPEED_FAST
 
GPIO_SPEED_FREQ_HIGH


	)

439 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

442 #ià
defšed
(
STM32L1
)

443 
	#GPIO_SPEED_VERY_LOW
 
GPIO_SPEED_FREQ_LOW


	)

444 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_MEDIUM


	)

445 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_HIGH


	)

446 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

449 #ià
defšed
(
STM32F0
è|| defšed(
STM32F3
è|| defšed(
STM32F1
)

450 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

451 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

452 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_HIGH


	)

455 
	#GPIO_AF6_DFSDM
 
GPIO_AF6_DFSDM1


	)

464 #ià
defšed
(
STM32H7
)

465 
	#__HAL_RCC_JPEG_CLK_ENABLE
 
__HAL_RCC_JPGDECEN_CLK_ENABLE


	)

466 
	#__HAL_RCC_JPEG_CLK_DISABLE
 
__HAL_RCC_JPGDECEN_CLK_DISABLE


	)

467 
	#__HAL_RCC_JPEG_FORCE_RESET
 
__HAL_RCC_JPGDECRST_FORCE_RESET


	)

468 
	#__HAL_RCC_JPEG_RELEASE_RESET
 
__HAL_RCC_JPGDECRST_RELEASE_RESET


	)

469 
	#__HAL_RCC_JPEG_CLK_SLEEP_ENABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE


	)

470 
	#__HAL_RCC_JPEG_CLK_SLEEP_DISABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE


	)

482 
	#HRTIM_TIMDELAYEDPROTECTION_DISABLED
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED


	)

483 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6


	)

484 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6


	)

485 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6


	)

486 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6


	)

487 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7


	)

488 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7


	)

489 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7


	)

490 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


	)

492 
	#__HAL_HRTIM_S‘CouÁ”
 
__HAL_HRTIM_SETCOUNTER


	)

493 
	#__HAL_HRTIM_G‘CouÁ”
 
__HAL_HRTIM_GETCOUNTER


	)

494 
	#__HAL_HRTIM_S‘P”iod
 
__HAL_HRTIM_SETPERIOD


	)

495 
	#__HAL_HRTIM_G‘P”iod
 
__HAL_HRTIM_GETPERIOD


	)

496 
	#__HAL_HRTIM_S‘ClockP»sÿËr
 
__HAL_HRTIM_SETCLOCKPRESCALER


	)

497 
	#__HAL_HRTIM_G‘ClockP»sÿËr
 
__HAL_HRTIM_GETCLOCKPRESCALER


	)

498 
	#__HAL_HRTIM_S‘Com·»
 
__HAL_HRTIM_SETCOMPARE


	)

499 
	#__HAL_HRTIM_G‘Com·»
 
__HAL_HRTIM_GETCOMPARE


	)

507 
	#I2C_DUALADDRESS_DISABLED
 
I2C_DUALADDRESS_DISABLE


	)

508 
	#I2C_DUALADDRESS_ENABLED
 
I2C_DUALADDRESS_ENABLE


	)

509 
	#I2C_GENERALCALL_DISABLED
 
I2C_GENERALCALL_DISABLE


	)

510 
	#I2C_GENERALCALL_ENABLED
 
I2C_GENERALCALL_ENABLE


	)

511 
	#I2C_NOSTRETCH_DISABLED
 
I2C_NOSTRETCH_DISABLE


	)

512 
	#I2C_NOSTRETCH_ENABLED
 
I2C_NOSTRETCH_ENABLE


	)

513 
	#I2C_ANALOGFILTER_ENABLED
 
I2C_ANALOGFILTER_ENABLE


	)

514 
	#I2C_ANALOGFILTER_DISABLED
 
I2C_ANALOGFILTER_DISABLE


	)

515 #ià
defšed
(
STM32F0
è|| defšed(
STM32F1
è|| defšed(
STM32F3
è|| defšed(
STM32G0
è|| defšed(
STM32L4
è|| defšed(
STM32L1
è|| defšed(
STM32F7
)

516 
	#HAL_I2C_STATE_MEM_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

517 
	#HAL_I2C_STATE_MEM_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

518 
	#HAL_I2C_STATE_MASTER_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

519 
	#HAL_I2C_STATE_MASTER_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

520 
	#HAL_I2C_STATE_SLAVE_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

521 
	#HAL_I2C_STATE_SLAVE_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

530 
	#IRDA_ONE_BIT_SAMPLE_DISABLED
 
IRDA_ONE_BIT_SAMPLE_DISABLE


	)

531 
	#IRDA_ONE_BIT_SAMPLE_ENABLED
 
IRDA_ONE_BIT_SAMPLE_ENABLE


	)

540 
	#KR_KEY_RELOAD
 
IWDG_KEY_RELOAD


	)

541 
	#KR_KEY_ENABLE
 
IWDG_KEY_ENABLE


	)

542 
	#KR_KEY_EWA
 
IWDG_KEY_WRITE_ACCESS_ENABLE


	)

543 
	#KR_KEY_DWA
 
IWDG_KEY_WRITE_ACCESS_DISABLE


	)

552 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION


	)

553 
	#LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS


	)

554 
	#LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS


	)

555 
	#LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


	)

557 
	#LPTIM_CLOCKPOLARITY_RISINGEDGE
 
LPTIM_CLOCKPOLARITY_RISING


	)

558 
	#LPTIM_CLOCKPOLARITY_FALLINGEDGE
 
LPTIM_CLOCKPOLARITY_FALLING


	)

559 
	#LPTIM_CLOCKPOLARITY_BOTHEDGES
 
LPTIM_CLOCKPOLARITY_RISING_FALLING


	)

561 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION


	)

562 
	#LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

563 
	#LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

564 
	#LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

568 
	#LPTIM_TRIGSAMPLETIME_2TRANSITION
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

569 
	#LPTIM_TRIGSAMPLETIME_4TRANSITION
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

570 
	#LPTIM_TRIGSAMPLETIME_8TRANSITION
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

579 
	#HAL_NAND_R—d_Page
 
HAL_NAND_R—d_Page_8b


	)

580 
	#HAL_NAND_Wr™e_Page
 
HAL_NAND_Wr™e_Page_8b


	)

581 
	#HAL_NAND_R—d_S·»A»a
 
HAL_NAND_R—d_S·»A»a_8b


	)

582 
	#HAL_NAND_Wr™e_S·»A»a
 
HAL_NAND_Wr™e_S·»A»a_8b


	)

584 
	#NAND_Add»ssTy³def
 
NAND_Add»ssTy³Def


	)

586 
	#__ARRAY_ADDRESS
 
ARRAY_ADDRESS


	)

587 
	#__ADDR_1¡_CYCLE
 
ADDR_1ST_CYCLE


	)

588 
	#__ADDR_2nd_CYCLE
 
ADDR_2ND_CYCLE


	)

589 
	#__ADDR_3rd_CYCLE
 
ADDR_3RD_CYCLE


	)

590 
	#__ADDR_4th_CYCLE
 
ADDR_4TH_CYCLE


	)

598 
	#NOR_StusTy³def
 
HAL_NOR_StusTy³Def


	)

599 
	#NOR_SUCCESS
 
HAL_NOR_STATUS_SUCCESS


	)

600 
	#NOR_ONGOING
 
HAL_NOR_STATUS_ONGOING


	)

601 
	#NOR_ERROR
 
HAL_NOR_STATUS_ERROR


	)

602 
	#NOR_TIMEOUT
 
HAL_NOR_STATUS_TIMEOUT


	)

604 
	#__NOR_WRITE
 
NOR_WRITE


	)

605 
	#__NOR_ADDR_SHIFT
 
NOR_ADDR_SHIFT


	)

614 
	#OPAMP_NONINVERTINGINPUT_VP0
 
OPAMP_NONINVERTINGINPUT_IO0


	)

615 
	#OPAMP_NONINVERTINGINPUT_VP1
 
OPAMP_NONINVERTINGINPUT_IO1


	)

616 
	#OPAMP_NONINVERTINGINPUT_VP2
 
OPAMP_NONINVERTINGINPUT_IO2


	)

617 
	#OPAMP_NONINVERTINGINPUT_VP3
 
OPAMP_NONINVERTINGINPUT_IO3


	)

619 
	#OPAMP_SEC_NONINVERTINGINPUT_VP0
 
OPAMP_SEC_NONINVERTINGINPUT_IO0


	)

620 
	#OPAMP_SEC_NONINVERTINGINPUT_VP1
 
OPAMP_SEC_NONINVERTINGINPUT_IO1


	)

621 
	#OPAMP_SEC_NONINVERTINGINPUT_VP2
 
OPAMP_SEC_NONINVERTINGINPUT_IO2


	)

622 
	#OPAMP_SEC_NONINVERTINGINPUT_VP3
 
OPAMP_SEC_NONINVERTINGINPUT_IO3


	)

624 
	#OPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

625 
	#OPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

627 
	#IOPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

628 
	#IOPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

630 
	#OPAMP_SEC_INVERTINGINPUT_VM0
 
OPAMP_SEC_INVERTINGINPUT_IO0


	)

631 
	#OPAMP_SEC_INVERTINGINPUT_VM1
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

633 
	#OPAMP_INVERTINGINPUT_VINM
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

635 
	#OPAMP_PGACONNECT_NO
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_NO


	)

636 
	#OPAMP_PGACONNECT_VM0
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0


	)

637 
	#OPAMP_PGACONNECT_VM1
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


	)

646 
	#I2S_STANDARD_PHILLIPS
 
I2S_STANDARD_PHILIPS


	)

647 #ià
defšed
(
STM32F7
)

648 
	#I2S_CLOCK_SYSCLK
 
I2S_CLOCK_PLL


	)

659 
	#CF_DATA
 
ATA_DATA


	)

660 
	#CF_SECTOR_COUNT
 
ATA_SECTOR_COUNT


	)

661 
	#CF_SECTOR_NUMBER
 
ATA_SECTOR_NUMBER


	)

662 
	#CF_CYLINDER_LOW
 
ATA_CYLINDER_LOW


	)

663 
	#CF_CYLINDER_HIGH
 
ATA_CYLINDER_HIGH


	)

664 
	#CF_CARD_HEAD
 
ATA_CARD_HEAD


	)

665 
	#CF_STATUS_CMD
 
ATA_STATUS_CMD


	)

666 
	#CF_STATUS_CMD_ALTERNATE
 
ATA_STATUS_CMD_ALTERNATE


	)

667 
	#CF_COMMON_DATA_AREA
 
ATA_COMMON_DATA_AREA


	)

670 
	#CF_READ_SECTOR_CMD
 
ATA_READ_SECTOR_CMD


	)

671 
	#CF_WRITE_SECTOR_CMD
 
ATA_WRITE_SECTOR_CMD


	)

672 
	#CF_ERASE_SECTOR_CMD
 
ATA_ERASE_SECTOR_CMD


	)

673 
	#CF_IDENTIFY_CMD
 
ATA_IDENTIFY_CMD


	)

675 
	#PCCARD_StusTy³def
 
HAL_PCCARD_StusTy³Def


	)

676 
	#PCCARD_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

677 
	#PCCARD_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

678 
	#PCCARD_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

679 
	#PCCARD_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

688 
	#FORMAT_BIN
 
RTC_FORMAT_BIN


	)

689 
	#FORMAT_BCD
 
RTC_FORMAT_BCD


	)

691 
	#RTC_ALARMSUBSECONDMASK_NÚe
 
RTC_ALARMSUBSECONDMASK_NONE


	)

692 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

693 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

694 
	#RTC_TAMPERMASK_FLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

695 
	#RTC_TAMPERMASK_FLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

697 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

698 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

699 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

700 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

701 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

702 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

703 
	#RTC_TAMPER1_2_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

704 
	#RTC_TAMPER1_2_3_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

706 
	#RTC_TIMESTAMPPIN_PC13
 
RTC_TIMESTAMPPIN_DEFAULT


	)

707 
	#RTC_TIMESTAMPPIN_PA0
 
RTC_TIMESTAMPPIN_POS1


	)

708 
	#RTC_TIMESTAMPPIN_PI8
 
RTC_TIMESTAMPPIN_POS1


	)

709 
	#RTC_TIMESTAMPPIN_PC1
 
RTC_TIMESTAMPPIN_POS2


	)

711 
	#RTC_OUTPUT_REMAP_PC13
 
RTC_OUTPUT_REMAP_NONE


	)

712 
	#RTC_OUTPUT_REMAP_PB14
 
RTC_OUTPUT_REMAP_POS1


	)

713 
	#RTC_OUTPUT_REMAP_PB2
 
RTC_OUTPUT_REMAP_POS1


	)

715 
	#RTC_TAMPERPIN_PC13
 
RTC_TAMPERPIN_DEFAULT


	)

716 
	#RTC_TAMPERPIN_PA0
 
RTC_TAMPERPIN_POS1


	)

717 
	#RTC_TAMPERPIN_PI8
 
RTC_TAMPERPIN_POS1


	)

727 
	#SMARTCARD_NACK_ENABLED
 
SMARTCARD_NACK_ENABLE


	)

728 
	#SMARTCARD_NACK_DISABLED
 
SMARTCARD_NACK_DISABLE


	)

730 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLED
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

731 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLED
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

732 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLE
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

733 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLE
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

735 
	#SMARTCARD_TIMEOUT_DISABLED
 
SMARTCARD_TIMEOUT_DISABLE


	)

736 
	#SMARTCARD_TIMEOUT_ENABLED
 
SMARTCARD_TIMEOUT_ENABLE


	)

738 
	#SMARTCARD_LASTBIT_DISABLED
 
SMARTCARD_LASTBIT_DISABLE


	)

739 
	#SMARTCARD_LASTBIT_ENABLED
 
SMARTCARD_LASTBIT_ENABLE


	)

748 
	#SMBUS_DUALADDRESS_DISABLED
 
SMBUS_DUALADDRESS_DISABLE


	)

749 
	#SMBUS_DUALADDRESS_ENABLED
 
SMBUS_DUALADDRESS_ENABLE


	)

750 
	#SMBUS_GENERALCALL_DISABLED
 
SMBUS_GENERALCALL_DISABLE


	)

751 
	#SMBUS_GENERALCALL_ENABLED
 
SMBUS_GENERALCALL_ENABLE


	)

752 
	#SMBUS_NOSTRETCH_DISABLED
 
SMBUS_NOSTRETCH_DISABLE


	)

753 
	#SMBUS_NOSTRETCH_ENABLED
 
SMBUS_NOSTRETCH_ENABLE


	)

754 
	#SMBUS_ANALOGFILTER_ENABLED
 
SMBUS_ANALOGFILTER_ENABLE


	)

755 
	#SMBUS_ANALOGFILTER_DISABLED
 
SMBUS_ANALOGFILTER_DISABLE


	)

756 
	#SMBUS_PEC_DISABLED
 
SMBUS_PEC_DISABLE


	)

757 
	#SMBUS_PEC_ENABLED
 
SMBUS_PEC_ENABLE


	)

758 
	#HAL_SMBUS_STATE_SLAVE_LISTEN
 
HAL_SMBUS_STATE_LISTEN


	)

766 
	#SPI_TIMODE_DISABLED
 
SPI_TIMODE_DISABLE


	)

767 
	#SPI_TIMODE_ENABLED
 
SPI_TIMODE_ENABLE


	)

769 
	#SPI_CRCCALCULATION_DISABLED
 
SPI_CRCCALCULATION_DISABLE


	)

770 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CRCCALCULATION_ENABLE


	)

772 
	#SPI_NSS_PULSE_DISABLED
 
SPI_NSS_PULSE_DISABLE


	)

773 
	#SPI_NSS_PULSE_ENABLED
 
SPI_NSS_PULSE_ENABLE


	)

782 
	#CCER_CCxE_MASK
 
TIM_CCER_CCxE_MASK


	)

783 
	#CCER_CCxNE_MASK
 
TIM_CCER_CCxNE_MASK


	)

785 
	#TIM_DMABa£_CR1
 
TIM_DMABASE_CR1


	)

786 
	#TIM_DMABa£_CR2
 
TIM_DMABASE_CR2


	)

787 
	#TIM_DMABa£_SMCR
 
TIM_DMABASE_SMCR


	)

788 
	#TIM_DMABa£_DIER
 
TIM_DMABASE_DIER


	)

789 
	#TIM_DMABa£_SR
 
TIM_DMABASE_SR


	)

790 
	#TIM_DMABa£_EGR
 
TIM_DMABASE_EGR


	)

791 
	#TIM_DMABa£_CCMR1
 
TIM_DMABASE_CCMR1


	)

792 
	#TIM_DMABa£_CCMR2
 
TIM_DMABASE_CCMR2


	)

793 
	#TIM_DMABa£_CCER
 
TIM_DMABASE_CCER


	)

794 
	#TIM_DMABa£_CNT
 
TIM_DMABASE_CNT


	)

795 
	#TIM_DMABa£_PSC
 
TIM_DMABASE_PSC


	)

796 
	#TIM_DMABa£_ARR
 
TIM_DMABASE_ARR


	)

797 
	#TIM_DMABa£_RCR
 
TIM_DMABASE_RCR


	)

798 
	#TIM_DMABa£_CCR1
 
TIM_DMABASE_CCR1


	)

799 
	#TIM_DMABa£_CCR2
 
TIM_DMABASE_CCR2


	)

800 
	#TIM_DMABa£_CCR3
 
TIM_DMABASE_CCR3


	)

801 
	#TIM_DMABa£_CCR4
 
TIM_DMABASE_CCR4


	)

802 
	#TIM_DMABa£_BDTR
 
TIM_DMABASE_BDTR


	)

803 
	#TIM_DMABa£_DCR
 
TIM_DMABASE_DCR


	)

804 
	#TIM_DMABa£_DMAR
 
TIM_DMABASE_DMAR


	)

805 
	#TIM_DMABa£_OR1
 
TIM_DMABASE_OR1


	)

806 
	#TIM_DMABa£_CCMR3
 
TIM_DMABASE_CCMR3


	)

807 
	#TIM_DMABa£_CCR5
 
TIM_DMABASE_CCR5


	)

808 
	#TIM_DMABa£_CCR6
 
TIM_DMABASE_CCR6


	)

809 
	#TIM_DMABa£_OR2
 
TIM_DMABASE_OR2


	)

810 
	#TIM_DMABa£_OR3
 
TIM_DMABASE_OR3


	)

811 
	#TIM_DMABa£_OR
 
TIM_DMABASE_OR


	)

813 
	#TIM_Ev’tSourû_Upd©e
 
TIM_EVENTSOURCE_UPDATE


	)

814 
	#TIM_Ev’tSourû_CC1
 
TIM_EVENTSOURCE_CC1


	)

815 
	#TIM_Ev’tSourû_CC2
 
TIM_EVENTSOURCE_CC2


	)

816 
	#TIM_Ev’tSourû_CC3
 
TIM_EVENTSOURCE_CC3


	)

817 
	#TIM_Ev’tSourû_CC4
 
TIM_EVENTSOURCE_CC4


	)

818 
	#TIM_Ev’tSourû_COM
 
TIM_EVENTSOURCE_COM


	)

819 
	#TIM_Ev’tSourû_Trigg”
 
TIM_EVENTSOURCE_TRIGGER


	)

820 
	#TIM_Ev’tSourû_B»ak
 
TIM_EVENTSOURCE_BREAK


	)

821 
	#TIM_Ev’tSourû_B»ak2
 
TIM_EVENTSOURCE_BREAK2


	)

823 
	#TIM_DMABur¡L’gth_1T¿nsãr
 
TIM_DMABURSTLENGTH_1TRANSFER


	)

824 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 
TIM_DMABURSTLENGTH_2TRANSFERS


	)

825 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 
TIM_DMABURSTLENGTH_3TRANSFERS


	)

826 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 
TIM_DMABURSTLENGTH_4TRANSFERS


	)

827 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 
TIM_DMABURSTLENGTH_5TRANSFERS


	)

828 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 
TIM_DMABURSTLENGTH_6TRANSFERS


	)

829 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 
TIM_DMABURSTLENGTH_7TRANSFERS


	)

830 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 
TIM_DMABURSTLENGTH_8TRANSFERS


	)

831 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 
TIM_DMABURSTLENGTH_9TRANSFERS


	)

832 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 
TIM_DMABURSTLENGTH_10TRANSFERS


	)

833 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 
TIM_DMABURSTLENGTH_11TRANSFERS


	)

834 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 
TIM_DMABURSTLENGTH_12TRANSFERS


	)

835 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 
TIM_DMABURSTLENGTH_13TRANSFERS


	)

836 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 
TIM_DMABURSTLENGTH_14TRANSFERS


	)

837 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 
TIM_DMABURSTLENGTH_15TRANSFERS


	)

838 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 
TIM_DMABURSTLENGTH_16TRANSFERS


	)

839 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 
TIM_DMABURSTLENGTH_17TRANSFERS


	)

840 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 
TIM_DMABURSTLENGTH_18TRANSFERS


	)

849 
	#TSC_SYNC_POL_FALL
 
TSC_SYNC_POLARITY_FALLING


	)

850 
	#TSC_SYNC_POL_RISE_HIGH
 
TSC_SYNC_POLARITY_RISING


	)

858 
	#UART_ONEBIT_SAMPLING_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

859 
	#UART_ONEBIT_SAMPLING_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

860 
	#UART_ONE_BIT_SAMPLE_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

861 
	#UART_ONE_BIT_SAMPLE_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

863 
	#__HAL_UART_ONEBIT_ENABLE
 
__HAL_UART_ONE_BIT_SAMPLE_ENABLE


	)

864 
	#__HAL_UART_ONEBIT_DISABLE
 
__HAL_UART_ONE_BIT_SAMPLE_DISABLE


	)

866 
	#__DIV_SAMPLING16
 
UART_DIV_SAMPLING16


	)

867 
	#__DIVMANT_SAMPLING16
 
UART_DIVMANT_SAMPLING16


	)

868 
	#__DIVFRAQ_SAMPLING16
 
UART_DIVFRAQ_SAMPLING16


	)

869 
	#__UART_BRR_SAMPLING16
 
UART_BRR_SAMPLING16


	)

871 
	#__DIV_SAMPLING8
 
UART_DIV_SAMPLING8


	)

872 
	#__DIVMANT_SAMPLING8
 
UART_DIVMANT_SAMPLING8


	)

873 
	#__DIVFRAQ_SAMPLING8
 
UART_DIVFRAQ_SAMPLING8


	)

874 
	#__UART_BRR_SAMPLING8
 
UART_BRR_SAMPLING8


	)

876 
	#__DIV_LPUART
 
UART_DIV_LPUART


	)

878 
	#UART_WAKEUPMETHODE_IDLELINE
 
UART_WAKEUPMETHOD_IDLELINE


	)

879 
	#UART_WAKEUPMETHODE_ADDRESSMARK
 
UART_WAKEUPMETHOD_ADDRESSMARK


	)

890 
	#USART_CLOCK_DISABLED
 
USART_CLOCK_DISABLE


	)

891 
	#USART_CLOCK_ENABLED
 
USART_CLOCK_ENABLE


	)

893 
	#USARTNACK_ENABLED
 
USART_NACK_ENABLE


	)

894 
	#USARTNACK_DISABLED
 
USART_NACK_DISABLE


	)

902 
	#CFR_BASE
 
WWDG_CFR_BASE


	)

911 
	#CAN_Fž‹rFIFO0
 
CAN_FILTER_FIFO0


	)

912 
	#CAN_Fž‹rFIFO1
 
CAN_FILTER_FIFO1


	)

913 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

914 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

915 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

916 
	#INAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

917 
	#SLAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

918 
	#CAN_TXSTATUS_FAILED
 ((
ušt8_t
)0x00)

	)

919 
	#CAN_TXSTATUS_OK
 ((
ušt8_t
)0x01)

	)

920 
	#CAN_TXSTATUS_PENDING
 ((
ušt8_t
)0x02)

	)

930 
	#VLAN_TAG
 
ETH_VLAN_TAG


	)

931 
	#MIN_ETH_PAYLOAD
 
ETH_MIN_ETH_PAYLOAD


	)

932 
	#MAX_ETH_PAYLOAD
 
ETH_MAX_ETH_PAYLOAD


	)

933 
	#JUMBO_FRAME_PAYLOAD
 
ETH_JUMBO_FRAME_PAYLOAD


	)

934 
	#MACMIIAR_CR_MASK
 
ETH_MACMIIAR_CR_MASK


	)

935 
	#MACCR_CLEAR_MASK
 
ETH_MACCR_CLEAR_MASK


	)

936 
	#MACFCR_CLEAR_MASK
 
ETH_MACFCR_CLEAR_MASK


	)

937 
	#DMAOMR_CLEAR_MASK
 
ETH_DMAOMR_CLEAR_MASK


	)

939 
	#ETH_MMCCR
 0x00000100U

	)

940 
	#ETH_MMCRIR
 0x00000104U

	)

941 
	#ETH_MMCTIR
 0x00000108U

	)

942 
	#ETH_MMCRIMR
 0x0000010CU

	)

943 
	#ETH_MMCTIMR
 0x00000110U

	)

944 
	#ETH_MMCTGFSCCR
 0x0000014CU

	)

945 
	#ETH_MMCTGFMSCCR
 0x00000150U

	)

946 
	#ETH_MMCTGFCR
 0x00000168U

	)

947 
	#ETH_MMCRFCECR
 0x00000194U

	)

948 
	#ETH_MMCRFAECR
 0x00000198U

	)

949 
	#ETH_MMCRGUFCR
 0x000001C4U

	)

951 
	#ETH_MAC_TXFIFO_FULL
 0x02000000U

	)

952 
	#ETH_MAC_TXFIFONOT_EMPTY
 0x01000000U

	)

953 
	#ETH_MAC_TXFIFO_WRITE_ACTIVE
 0x00400000U

	)

954 
	#ETH_MAC_TXFIFO_IDLE
 0x00000000U

	)

955 
	#ETH_MAC_TXFIFO_READ
 0x00100000U

	)

956 
	#ETH_MAC_TXFIFO_WAITING
 0x00200000U

	)

957 
	#ETH_MAC_TXFIFO_WRITING
 0x00300000U

	)

958 
	#ETH_MAC_TRANSMISSION_PAUSE
 0x00080000U

	)

959 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
 0x00000000U

	)

960 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
 0x00020000U

	)

961 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
 0x00040000U

	)

962 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
 0x00060000U

	)

963 
	#ETH_MAC_MII_TRANSMIT_ACTIVE
 0x00010000U

	)

964 
	#ETH_MAC_RXFIFO_EMPTY
 0x00000000U

	)

965 
	#ETH_MAC_RXFIFO_BELOW_THRESHOLD
 0x00000100U

	)

966 
	#ETH_MAC_RXFIFO_ABOVE_THRESHOLD
 0x00000200U

	)

967 
	#ETH_MAC_RXFIFO_FULL
 0x00000300U

	)

968 
	#ETH_MAC_READCONTROLLER_IDLE
 0x00000000U

	)

969 
	#ETH_MAC_READCONTROLLER_READING_DATA
 0x00000020U

	)

970 
	#ETH_MAC_READCONTROLLER_READING_STATUS
 0x00000040U

	)

971 
	#ETH_MAC_READCONTROLLER_FLUSHING
 0x00000060U

	)

972 
	#ETH_MAC_RXFIFO_WRITE_ACTIVE
 0x00000010U

	)

973 
	#ETH_MAC_SMALL_FIFO_NOTACTIVE
 0x00000000U

	)

974 
	#ETH_MAC_SMALL_FIFO_READ_ACTIVE
 0x00000002U

	)

975 
	#ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
 0x00000004U

	)

976 
	#ETH_MAC_SMALL_FIFO_RW_ACTIVE
 0x00000006U

	)

977 
	#ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
 0x00000001U

	)

986 
	#HAL_DCMI_ERROR_OVF
 
HAL_DCMI_ERROR_OVR


	)

987 
	#DCMI_IT_OVF
 
DCMI_IT_OVR


	)

988 
	#DCMI_FLAG_OVFRI
 
DCMI_FLAG_OVRRI


	)

989 
	#DCMI_FLAG_OVFMI
 
DCMI_FLAG_OVRMI


	)

991 
	#HAL_DCMI_CÚfigCROP
 
HAL_DCMI_CÚfigCrÝ


	)

992 
	#HAL_DCMI_EÇbËCROP
 
HAL_DCMI_EÇbËCrÝ


	)

993 
	#HAL_DCMI_Di§bËCROP
 
HAL_DCMI_Di§bËCrÝ


	)

999 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

1000 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1004 
	#DMA2D_ARGB8888
 
DMA2D_OUTPUT_ARGB8888


	)

1005 
	#DMA2D_RGB888
 
DMA2D_OUTPUT_RGB888


	)

1006 
	#DMA2D_RGB565
 
DMA2D_OUTPUT_RGB565


	)

1007 
	#DMA2D_ARGB1555
 
DMA2D_OUTPUT_ARGB1555


	)

1008 
	#DMA2D_ARGB4444
 
DMA2D_OUTPUT_ARGB4444


	)

1010 
	#CM_ARGB8888
 
DMA2D_INPUT_ARGB8888


	)

1011 
	#CM_RGB888
 
DMA2D_INPUT_RGB888


	)

1012 
	#CM_RGB565
 
DMA2D_INPUT_RGB565


	)

1013 
	#CM_ARGB1555
 
DMA2D_INPUT_ARGB1555


	)

1014 
	#CM_ARGB4444
 
DMA2D_INPUT_ARGB4444


	)

1015 
	#CM_L8
 
DMA2D_INPUT_L8


	)

1016 
	#CM_AL44
 
DMA2D_INPUT_AL44


	)

1017 
	#CM_AL88
 
DMA2D_INPUT_AL88


	)

1018 
	#CM_L4
 
DMA2D_INPUT_L4


	)

1019 
	#CM_A8
 
DMA2D_INPUT_A8


	)

1020 
	#CM_A4
 
DMA2D_INPUT_A4


	)

1039 
	#HAL_CRYP_ComputiÚC¶tC®lback
 
HAL_CRYPEx_ComputiÚC¶tC®lback


	)

1047 
	#HAL_HASH_STATETy³Def
 
HAL_HASH_S‹Ty³Def


	)

1048 
	#HAL_HASHPha£Ty³Def
 
HAL_HASH_Pha£Ty³Def


	)

1049 
	#HAL_HMAC_MD5_Fšish
 
HAL_HASH_MD5_Fšish


	)

1050 
	#HAL_HMAC_SHA1_Fšish
 
HAL_HASH_SHA1_Fšish


	)

1051 
	#HAL_HMAC_SHA224_Fšish
 
HAL_HASH_SHA224_Fšish


	)

1052 
	#HAL_HMAC_SHA256_Fšish
 
HAL_HASH_SHA256_Fšish


	)

1056 
	#HASH_AlgoS–eùiÚ_SHA1
 
HASH_ALGOSELECTION_SHA1


	)

1057 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_ALGOSELECTION_SHA224


	)

1058 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_ALGOSELECTION_SHA256


	)

1059 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_ALGOSELECTION_MD5


	)

1061 
	#HASH_AlgoMode_HASH
 
HASH_ALGOMODE_HASH


	)

1062 
	#HASH_AlgoMode_HMAC
 
HASH_ALGOMODE_HMAC


	)

1064 
	#HASH_HMACKeyTy³_ShÜtKey
 
HASH_HMAC_KEYTYPE_SHORTKEY


	)

1065 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_HMAC_KEYTYPE_LONGKEY


	)

1073 
	#HAL_EÇbËDBGSË•Mode
 
HAL_DBGMCU_EÇbËDBGSË•Mode


	)

1074 
	#HAL_Di§bËDBGSË•Mode
 
HAL_DBGMCU_Di§bËDBGSË•Mode


	)

1075 
	#HAL_EÇbËDBGStÝMode
 
HAL_DBGMCU_EÇbËDBGStÝMode


	)

1076 
	#HAL_Di§bËDBGStÝMode
 
HAL_DBGMCU_Di§bËDBGStÝMode


	)

1077 
	#HAL_EÇbËDBGSndbyMode
 
HAL_DBGMCU_EÇbËDBGSndbyMode


	)

1078 
	#HAL_Di§bËDBGSndbyMode
 
HAL_DBGMCU_Di§bËDBGSndbyMode


	)

1079 
	#HAL_DBG_LowPow”CÚfig
(
P”h
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(P”hè: 
	`HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(P”h))

	)

1080 
	#HAL_VREFINT_OuutS–eù
 
HAL_SYSCFG_VREFINT_OuutS–eù


	)

1081 
	#HAL_Lock_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_SYSCFG_EÇbË_Lock_VREFINT
(è: 
	`HAL_SYSCFG_Di§bË_Lock_VREFINT
())

	)

1082 #ià
defšed
(
STM32L0
)

1084 
	#HAL_VREFINT_Cmd
(
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_SYSCFG_EÇbËVREFINT
(è: 
	`HAL_SYSCFG_Di§bËVREFINT
())

	)

1086 
	#HAL_ADC_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINT
(è: 
	`HAL_ADCEx_Di§bËVREFINT
())

	)

1087 
	#HAL_ADC_EÇbËBufãrS’sÜ_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINTTempS’sÜ
(è: 
	`HAL_ADCEx_Di§bËVREFINTTempS’sÜ
())

	)

1095 
	#FLASH_H®fPageProg¿m
 
HAL_FLASHEx_H®fPageProg¿m


	)

1096 
	#FLASH_EÇbËRunPow”Down
 
HAL_FLASHEx_EÇbËRunPow”Down


	)

1097 
	#FLASH_Di§bËRunPow”Down
 
HAL_FLASHEx_Di§bËRunPow”Down


	)

1098 
	#HAL_DATA_EEPROMEx_UÆock
 
HAL_FLASHEx_DATAEEPROM_UÆock


	)

1099 
	#HAL_DATA_EEPROMEx_Lock
 
HAL_FLASHEx_DATAEEPROM_Lock


	)

1100 
	#HAL_DATA_EEPROMEx_E¿£
 
HAL_FLASHEx_DATAEEPROM_E¿£


	)

1101 
	#HAL_DATA_EEPROMEx_Prog¿m
 
HAL_FLASHEx_DATAEEPROM_Prog¿m


	)

1110 
	#HAL_I2CEx_AÇlogFž‹r_CÚfig
 
HAL_I2CEx_CÚfigAÇlogFž‹r


	)

1111 
	#HAL_I2CEx_Dig™®Fž‹r_CÚfig
 
HAL_I2CEx_CÚfigDig™®Fž‹r


	)

1112 
	#HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigAÇlogFž‹r


	)

1113 
	#HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigDig™®Fž‹r


	)

1115 
	#HAL_I2CFa¡ModePlusCÚfig
(
SYSCFG_I2CFa¡ModePlus
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_I2CEx_EÇbËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus): 
	`HAL_I2CEx_Di§bËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus))

	)

1123 
	#HAL_PWR_PVDCÚfig
 
HAL_PWR_CÚfigPVD


	)

1124 
	#HAL_PWR_Di§bËBkUpReg
 
HAL_PWREx_Di§bËBkUpReg


	)

1125 
	#HAL_PWR_Di§bËFÏshPow”Down
 
HAL_PWREx_Di§bËFÏshPow”Down


	)

1126 
	#HAL_PWR_Di§bËVddio2MÚ™Ü
 
HAL_PWREx_Di§bËVddio2MÚ™Ü


	)

1127 
	#HAL_PWR_EÇbËBkUpReg
 
HAL_PWREx_EÇbËBkUpReg


	)

1128 
	#HAL_PWR_EÇbËFÏshPow”Down
 
HAL_PWREx_EÇbËFÏshPow”Down


	)

1129 
	#HAL_PWR_EÇbËVddio2MÚ™Ü
 
HAL_PWREx_EÇbËVddio2MÚ™Ü


	)

1130 
	#HAL_PWR_PVD_PVM_IRQHªdËr
 
HAL_PWREx_PVD_PVM_IRQHªdËr


	)

1131 
	#HAL_PWR_PVDLev–CÚfig
 
HAL_PWR_CÚfigPVD


	)

1132 
	#HAL_PWR_Vddio2MÚ™Ü_IRQHªdËr
 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr


	)

1133 
	#HAL_PWR_Vddio2MÚ™ÜC®lback
 
HAL_PWREx_Vddio2MÚ™ÜC®lback


	)

1134 
	#HAL_PWREx_Aùiv©eOv”Drive
 
HAL_PWREx_EÇbËOv”Drive


	)

1135 
	#HAL_PWREx_D—ùiv©eOv”Drive
 
HAL_PWREx_Di§bËOv”Drive


	)

1136 
	#HAL_PWREx_Di§bËSDADCAÇlog
 
HAL_PWREx_Di§bËSDADC


	)

1137 
	#HAL_PWREx_EÇbËSDADCAÇlog
 
HAL_PWREx_EÇbËSDADC


	)

1138 
	#HAL_PWREx_PVMCÚfig
 
HAL_PWREx_CÚfigPVM


	)

1140 
	#PWR_MODE_NORMAL
 
PWR_PVD_MODE_NORMAL


	)

1141 
	#PWR_MODE_IT_RISING
 
PWR_PVD_MODE_IT_RISING


	)

1142 
	#PWR_MODE_IT_FALLING
 
PWR_PVD_MODE_IT_FALLING


	)

1143 
	#PWR_MODE_IT_RISING_FALLING
 
PWR_PVD_MODE_IT_RISING_FALLING


	)

1144 
	#PWR_MODE_EVENT_RISING
 
PWR_PVD_MODE_EVENT_RISING


	)

1145 
	#PWR_MODE_EVENT_FALLING
 
PWR_PVD_MODE_EVENT_FALLING


	)

1146 
	#PWR_MODE_EVENT_RISING_FALLING
 
PWR_PVD_MODE_EVENT_RISING_FALLING


	)

1148 
	#CR_OFFSET_BB
 
PWR_CR_OFFSET_BB


	)

1149 
	#CSR_OFFSET_BB
 
PWR_CSR_OFFSET_BB


	)

1151 
	#DBP_B™Numb”
 
DBP_BIT_NUMBER


	)

1152 
	#PVDE_B™Numb”
 
PVDE_BIT_NUMBER


	)

1153 
	#PMODE_B™Numb”
 
PMODE_BIT_NUMBER


	)

1154 
	#EWUP_B™Numb”
 
EWUP_BIT_NUMBER


	)

1155 
	#FPDS_B™Numb”
 
FPDS_BIT_NUMBER


	)

1156 
	#ODEN_B™Numb”
 
ODEN_BIT_NUMBER


	)

1157 
	#ODSWEN_B™Numb”
 
ODSWEN_BIT_NUMBER


	)

1158 
	#MRLVDS_B™Numb”
 
MRLVDS_BIT_NUMBER


	)

1159 
	#LPLVDS_B™Numb”
 
LPLVDS_BIT_NUMBER


	)

1160 
	#BRE_B™Numb”
 
BRE_BIT_NUMBER


	)

1162 
	#PWR_MODE_EVT
 
PWR_PVD_MODE_NORMAL


	)

1171 
	#HAL_SMBUS_SÏve_Li¡’_IT
 
HAL_SMBUS_EÇbËLi¡’_IT


	)

1172 
	#HAL_SMBUS_SÏveAddrC®lback
 
HAL_SMBUS_AddrC®lback


	)

1173 
	#HAL_SMBUS_SÏveLi¡’C¶tC®lback
 
HAL_SMBUS_Li¡’C¶tC®lback


	)

1181 
	#HAL_SPI_FlushRxFifo
 
HAL_SPIEx_FlushRxFifo


	)

1189 
	#HAL_TIM_DMAD–ayPul£C¶t
 
TIM_DMAD–ayPul£C¶t


	)

1190 
	#HAL_TIM_DMAE¼Ü
 
TIM_DMAE¼Ü


	)

1191 
	#HAL_TIM_DMAC­tu»C¶t
 
TIM_DMAC­tu»C¶t


	)

1192 
	#HAL_TIMEx_DMACommutiÚC¶t
 
TIMEx_DMACommutiÚC¶t


	)

1200 
	#HAL_UART_WakeupC®lback
 
HAL_UARTEx_WakeupC®lback


	)

1208 
	#HAL_LTDC_LšeEv’C®lback
 
HAL_LTDC_LšeEv’tC®lback


	)

1209 
	#HAL_LTDC_R–aod
 
HAL_LTDC_R–ßd


	)

1210 
	#HAL_LTDC_SŒuùIn™FromVideoCÚfig
 
HAL_LTDCEx_SŒuùIn™FromVideoCÚfig


	)

1211 
	#HAL_LTDC_SŒuùIn™FromAd­‹dCommªdCÚfig
 
HAL_LTDCEx_SŒuùIn™FromAd­‹dCommªdCÚfig


	)

1230 
	#AES_IT_CC
 
CRYP_IT_CC


	)

1231 
	#AES_IT_ERR
 
CRYP_IT_ERR


	)

1232 
	#AES_FLAG_CCF
 
CRYP_FLAG_CCF


	)

1240 
	#__HAL_GET_BOOT_MODE
 
__HAL_SYSCFG_GET_BOOT_MODE


	)

1241 
	#__HAL_REMAPMEMORY_FLASH
 
__HAL_SYSCFG_REMAPMEMORY_FLASH


	)

1242 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH


	)

1243 
	#__HAL_REMAPMEMORY_SRAM
 
__HAL_SYSCFG_REMAPMEMORY_SRAM


	)

1244 
	#__HAL_REMAPMEMORY_FMC
 
__HAL_SYSCFG_REMAPMEMORY_FMC


	)

1245 
	#__HAL_REMAPMEMORY_FMC_SDRAM
 
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM


	)

1246 
	#__HAL_REMAPMEMORY_FSMC
 
__HAL_SYSCFG_REMAPMEMORY_FSMC


	)

1247 
	#__HAL_REMAPMEMORY_QUADSPI
 
__HAL_SYSCFG_REMAPMEMORY_QUADSPI


	)

1248 
	#__HAL_FMC_BANK
 
__HAL_SYSCFG_FMC_BANK


	)

1249 
	#__HAL_GET_FLAG
 
__HAL_SYSCFG_GET_FLAG


	)

1250 
	#__HAL_CLEAR_FLAG
 
__HAL_SYSCFG_CLEAR_FLAG


	)

1251 
	#__HAL_VREFINT_OUT_ENABLE
 
__HAL_SYSCFG_VREFINT_OUT_ENABLE


	)

1252 
	#__HAL_VREFINT_OUT_DISABLE
 
__HAL_SYSCFG_VREFINT_OUT_DISABLE


	)

1253 
	#__HAL_SYSCFG_SRAM2_WRP_ENABLE
 
__HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE


	)

1255 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_FLAG_VREFINT_READY


	)

1256 
	#SYSCFG_FLAG_RC48
 
RCC_FLAG_HSI48


	)

1257 
	#IS_SYSCFG_FASTMODEPLUS_CONFIG
 
IS_I2C_FASTMODEPLUS


	)

1258 
	#UFB_MODE_B™Numb”
 
UFB_MODE_BIT_NUMBER


	)

1259 
	#CMP_PD_B™Numb”
 
CMP_PD_BIT_NUMBER


	)

1269 
	#__ADC_ENABLE
 
__HAL_ADC_ENABLE


	)

1270 
	#__ADC_DISABLE
 
__HAL_ADC_DISABLE


	)

1271 
	#__HAL_ADC_ENABLING_CONDITIONS
 
ADC_ENABLING_CONDITIONS


	)

1272 
	#__HAL_ADC_DISABLING_CONDITIONS
 
ADC_DISABLING_CONDITIONS


	)

1273 
	#__HAL_ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1274 
	#__ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1275 
	#__HAL_ADC_IS_SOFTWARE_START_REGULAR
 
ADC_IS_SOFTWARE_START_REGULAR


	)

1276 
	#__HAL_ADC_IS_SOFTWARE_START_INJECTED
 
ADC_IS_SOFTWARE_START_INJECTED


	)

1277 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 
ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED


	)

1278 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
 
ADC_IS_CONVERSION_ONGOING_REGULAR


	)

1279 
	#__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
 
ADC_IS_CONVERSION_ONGOING_INJECTED


	)

1280 
	#__HAL_ADC_IS_CONVERSION_ONGOING
 
ADC_IS_CONVERSION_ONGOING


	)

1281 
	#__HAL_ADC_CLEAR_ERRORCODE
 
ADC_CLEAR_ERRORCODE


	)

1283 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1284 
	#__HAL_ADC_JSQR_RK
 
ADC_JSQR_RK


	)

1285 
	#__HAL_ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_SHIFT


	)

1286 
	#__HAL_ADC_CFGR_AWD23CR
 
ADC_CFGR_AWD23CR


	)

1287 
	#__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
 
ADC_CFGR_INJECT_AUTO_CONVERSION


	)

1288 
	#__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
 
ADC_CFGR_INJECT_CONTEXT_QUEUE


	)

1289 
	#__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
 
ADC_CFGR_INJECT_DISCCONTINUOUS


	)

1290 
	#__HAL_ADC_CFGR_REG_DISCCONTINUOUS
 
ADC_CFGR_REG_DISCCONTINUOUS


	)

1291 
	#__HAL_ADC_CFGR_DISCONTINUOUS_NUM
 
ADC_CFGR_DISCONTINUOUS_NUM


	)

1292 
	#__HAL_ADC_CFGR_AUTOWAIT
 
ADC_CFGR_AUTOWAIT


	)

1293 
	#__HAL_ADC_CFGR_CONTINUOUS
 
ADC_CFGR_CONTINUOUS


	)

1294 
	#__HAL_ADC_CFGR_OVERRUN
 
ADC_CFGR_OVERRUN


	)

1295 
	#__HAL_ADC_CFGR_DMACONTREQ
 
ADC_CFGR_DMACONTREQ


	)

1296 
	#__HAL_ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_SET


	)

1297 
	#__HAL_ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_SET


	)

1298 
	#__HAL_ADC_OFR_CHANNEL
 
ADC_OFR_CHANNEL


	)

1299 
	#__HAL_ADC_DIFSEL_CHANNEL
 
ADC_DIFSEL_CHANNEL


	)

1300 
	#__HAL_ADC_CALFACT_DIFF_SET
 
ADC_CALFACT_DIFF_SET


	)

1301 
	#__HAL_ADC_CALFACT_DIFF_GET
 
ADC_CALFACT_DIFF_GET


	)

1302 
	#__HAL_ADC_TRX_HIGHTHRESHOLD
 
ADC_TRX_HIGHTHRESHOLD


	)

1304 
	#__HAL_ADC_OFFSET_SHIFT_RESOLUTION
 
ADC_OFFSET_SHIFT_RESOLUTION


	)

1305 
	#__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION


	)

1306 
	#__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD23THRESHOLD_SHIFT_RESOLUTION


	)

1307 
	#__HAL_ADC_COMMON_REGISTER
 
ADC_COMMON_REGISTER


	)

1308 
	#__HAL_ADC_COMMON_CCR_MULTI
 
ADC_COMMON_CCR_MULTI


	)

1309 
	#__HAL_ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1310 
	#__ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1311 
	#__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 
ADC_NONMULTIMODE_OR_MULTIMODEMASTER


	)

1312 
	#__HAL_ADC_COMMON_ADC_OTHER
 
ADC_COMMON_ADC_OTHER


	)

1313 
	#__HAL_ADC_MULTI_SLAVE
 
ADC_MULTI_SLAVE


	)

1315 
	#__HAL_ADC_SQR1_L
 
ADC_SQR1_L_SHIFT


	)

1316 
	#__HAL_ADC_JSQR_JL
 
ADC_JSQR_JL_SHIFT


	)

1317 
	#__HAL_ADC_JSQR_RK_JL
 
ADC_JSQR_RK_JL


	)

1318 
	#__HAL_ADC_CR1_DISCONTINUOUS_NUM
 
ADC_CR1_DISCONTINUOUS_NUM


	)

1319 
	#__HAL_ADC_CR1_SCAN
 
ADC_CR1_SCAN_SET


	)

1320 
	#__HAL_ADC_CONVCYCLES_MAX_RANGE
 
ADC_CONVCYCLES_MAX_RANGE


	)

1321 
	#__HAL_ADC_CLOCK_PRESCALER_RANGE
 
ADC_CLOCK_PRESCALER_RANGE


	)

1322 
	#__HAL_ADC_GET_CLOCK_PRESCALER
 
ADC_GET_CLOCK_PRESCALER


	)

1324 
	#__HAL_ADC_SQR1
 
ADC_SQR1


	)

1325 
	#__HAL_ADC_SMPR1
 
ADC_SMPR1


	)

1326 
	#__HAL_ADC_SMPR2
 
ADC_SMPR2


	)

1327 
	#__HAL_ADC_SQR3_RK
 
ADC_SQR3_RK


	)

1328 
	#__HAL_ADC_SQR2_RK
 
ADC_SQR2_RK


	)

1329 
	#__HAL_ADC_SQR1_RK
 
ADC_SQR1_RK


	)

1330 
	#__HAL_ADC_CR2_CONTINUOUS
 
ADC_CR2_CONTINUOUS


	)

1331 
	#__HAL_ADC_CR1_DISCONTINUOUS
 
ADC_CR1_DISCONTINUOUS


	)

1332 
	#__HAL_ADC_CR1_SCANCONV
 
ADC_CR1_SCANCONV


	)

1333 
	#__HAL_ADC_CR2_EOCS–eùiÚ
 
ADC_CR2_EOCS–eùiÚ


	)

1334 
	#__HAL_ADC_CR2_DMACÚtReq
 
ADC_CR2_DMACÚtReq


	)

1335 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1336 
	#__HAL_ADC_JSQR
 
ADC_JSQR


	)

1338 
	#__HAL_ADC_CHSELR_CHANNEL
 
ADC_CHSELR_CHANNEL


	)

1339 
	#__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
 
ADC_CFGR1_REG_DISCCONTINUOUS


	)

1340 
	#__HAL_ADC_CFGR1_AUTOOFF
 
ADC_CFGR1_AUTOOFF


	)

1341 
	#__HAL_ADC_CFGR1_AUTOWAIT
 
ADC_CFGR1_AUTOWAIT


	)

1342 
	#__HAL_ADC_CFGR1_CONTINUOUS
 
ADC_CFGR1_CONTINUOUS


	)

1343 
	#__HAL_ADC_CFGR1_OVERRUN
 
ADC_CFGR1_OVERRUN


	)

1344 
	#__HAL_ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR


	)

1345 
	#__HAL_ADC_CFGR1_DMACONTREQ
 
ADC_CFGR1_DMACONTREQ


	)

1354 
	#__HAL_DHR12R1_ALIGNEMENT
 
DAC_DHR12R1_ALIGNMENT


	)

1355 
	#__HAL_DHR12R2_ALIGNEMENT
 
DAC_DHR12R2_ALIGNMENT


	)

1356 
	#__HAL_DHR12RD_ALIGNEMENT
 
DAC_DHR12RD_ALIGNMENT


	)

1357 
	#IS_DAC_GENERATE_WAVE
 
IS_DAC_WAVE


	)

1366 
	#__HAL_FREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM1


	)

1367 
	#__HAL_UNFREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM1


	)

1368 
	#__HAL_FREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM2


	)

1369 
	#__HAL_UNFREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM2


	)

1370 
	#__HAL_FREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM3


	)

1371 
	#__HAL_UNFREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM3


	)

1372 
	#__HAL_FREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM4


	)

1373 
	#__HAL_UNFREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM4


	)

1374 
	#__HAL_FREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM5


	)

1375 
	#__HAL_UNFREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM5


	)

1376 
	#__HAL_FREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM6


	)

1377 
	#__HAL_UNFREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM6


	)

1378 
	#__HAL_FREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM7


	)

1379 
	#__HAL_UNFREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM7


	)

1380 
	#__HAL_FREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM8


	)

1381 
	#__HAL_UNFREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM8


	)

1383 
	#__HAL_FREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM9


	)

1384 
	#__HAL_UNFREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM9


	)

1385 
	#__HAL_FREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM10


	)

1386 
	#__HAL_UNFREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM10


	)

1387 
	#__HAL_FREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM11


	)

1388 
	#__HAL_UNFREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM11


	)

1389 
	#__HAL_FREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM12


	)

1390 
	#__HAL_UNFREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM12


	)

1391 
	#__HAL_FREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM13


	)

1392 
	#__HAL_UNFREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM13


	)

1393 
	#__HAL_FREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM14


	)

1394 
	#__HAL_UNFREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM14


	)

1395 
	#__HAL_FREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN2


	)

1396 
	#__HAL_UNFREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN2


	)

1399 
	#__HAL_FREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM15


	)

1400 
	#__HAL_UNFREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM15


	)

1401 
	#__HAL_FREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM16


	)

1402 
	#__HAL_UNFREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM16


	)

1403 
	#__HAL_FREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM17


	)

1404 
	#__HAL_UNFREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM17


	)

1405 
	#__HAL_FREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_FREEZE_RTC


	)

1406 
	#__HAL_UNFREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_RTC


	)

1407 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG


	)

1408 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_WWDG


	)

1409 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG


	)

1410 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_IWDG


	)

1411 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT


	)

1412 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT


	)

1413 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT


	)

1414 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT


	)

1415 
	#__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT


	)

1416 
	#__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT


	)

1417 
	#__HAL_FREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN1


	)

1418 
	#__HAL_UNFREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN1


	)

1419 
	#__HAL_FREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM1


	)

1420 
	#__HAL_UNFREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM1


	)

1421 
	#__HAL_FREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM2


	)

1422 
	#__HAL_UNFREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM2


	)

1431 #ià
defšed
(
STM32F3
)

1432 
	#COMP_START
 
__HAL_COMP_ENABLE


	)

1433 
	#COMP_STOP
 
__HAL_COMP_DISABLE


	)

1434 
	#COMP_LOCK
 
__HAL_COMP_LOCK


	)

1436 #ià
defšed
(
STM32F301x8
è|| defšed(
STM32F302x8
è|| defšed(
STM32F318xx
è|| defšed(
STM32F303x8
è|| defšed(
STM32F334x8
è|| defšed(
STM32F328xx
)

1437 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1438 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1439 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

	)

1440 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1441 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1442 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

	)

1443 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1444 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1445 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

	)

1446 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1447 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1448 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

	)

1449 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1450 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1451 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

	)

1452 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1453 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1454 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

	)

1455 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1456 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1457 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
())

	)

1458 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1459 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1460 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

	)

1462 #ià
defšed
(
STM32F302xE
è|| defšed(
STM32F302xC
)

1463 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1464 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1465 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1466 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

	)

1467 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1468 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1469 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1470 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

	)

1471 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1472 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1473 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1474 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

	)

1475 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1476 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1477 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1478 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

	)

1479 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1480 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1481 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1482 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

	)

1483 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1484 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1485 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1486 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

	)

1487 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1488 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1489 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1490 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
())

	)

1491 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1492 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1493 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1494 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

	)

1496 #ià
defšed
(
STM32F303xE
è|| defšed(
STM32F398xx
è|| defšed(
STM32F303xC
è|| defšed(
STM32F358xx
)

1497 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1498 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1499 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE
() : \

1500 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1501 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE
() : \

1502 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
() : \

1503 
	`__HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE
())

	)

1504 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1505 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1506 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE
() : \

1507 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1508 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE
() : \

1509 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
() : \

1510 
	`__HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE
())

	)

1511 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1512 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1513 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE
() : \

1514 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1515 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE
() : \

1516 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
() : \

1517 
	`__HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE
())

	)

1518 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1519 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1520 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE
() : \

1521 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1522 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE
() : \

1523 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
() : \

1524 
	`__HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE
())

	)

1525 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1526 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1527 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_IT
() : \

1528 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1529 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_IT
() : \

1530 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
() : \

1531 
	`__HAL_COMP_COMP7_EXTI_ENABLE_IT
())

	)

1532 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1533 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1534 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_IT
() : \

1535 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1536 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_IT
() : \

1537 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
() : \

1538 
	`__HAL_COMP_COMP7_EXTI_DISABLE_IT
())

	)

1539 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1540 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1541 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_GET_FLAG
() : \

1542 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1543 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_GET_FLAG
() : \

1544 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
() : \

1545 
	`__HAL_COMP_COMP7_EXTI_GET_FLAG
())

	)

1546 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1547 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1548 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_CLEAR_FLAG
() : \

1549 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1550 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_CLEAR_FLAG
() : \

1551 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
() : \

1552 
	`__HAL_COMP_COMP7_EXTI_CLEAR_FLAG
())

	)

1554 #ià
defšed
(
STM32F373xC
è||defšed(
STM32F378xx
)

1555 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1556 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

	)

1557 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1558 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

	)

1559 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1560 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

	)

1561 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1562 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

	)

1563 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1564 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

	)

1565 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1566 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

	)

1567 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1568 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
())

	)

1569 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1570 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

	)

1573 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1574 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

	)

1575 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1576 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

	)

1577 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1578 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

	)

1579 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1580 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

	)

1581 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1582 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

	)

1583 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1584 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

	)

1585 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1586 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
())

	)

1587 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1588 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

	)

1591 
	#__HAL_COMP_GET_EXTI_LINE
 
COMP_GET_EXTI_LINE


	)

1593 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1598 
	#__HAL_COMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`__HAL_COMP_IS_LOCKED
(__HANDLE__))

	)

1604 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1608 
	#HAL_COMP_S¹_IT
 
HAL_COMP_S¹


	)

1609 
	#HAL_COMP_StÝ_IT
 
HAL_COMP_StÝ


	)

1619 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WAVE_NONE
) || \

1620 ((
WAVE
è=ð
DAC_WAVE_NOISE
)|| \

1621 ((
WAVE
è=ð
DAC_WAVE_TRIANGLE
))

	)

1631 
	#IS_WRPAREA
 
IS_OB_WRPAREA


	)

1632 
	#IS_TYPEPROGRAM
 
IS_FLASH_TYPEPROGRAM


	)

1633 
	#IS_TYPEPROGRAMFLASH
 
IS_FLASH_TYPEPROGRAM


	)

1634 
	#IS_TYPEERASE
 
IS_FLASH_TYPEERASE


	)

1635 
	#IS_NBSECTORS
 
IS_FLASH_NBSECTORS


	)

1636 
	#IS_OB_WDG_SOURCE
 
IS_OB_IWDG_SOURCE


	)

1646 
	#__HAL_I2C_RESET_CR2
 
I2C_RESET_CR2


	)

1647 
	#__HAL_I2C_GENERATE_START
 
I2C_GENERATE_START


	)

1648 #ià
defšed
(
STM32F1
)

1649 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQRANGE


	)

1651 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQ_RANGE


	)

1653 
	#__HAL_I2C_RISE_TIME
 
I2C_RISE_TIME


	)

1654 
	#__HAL_I2C_SPEED_STANDARD
 
I2C_SPEED_STANDARD


	)

1655 
	#__HAL_I2C_SPEED_FAST
 
I2C_SPEED_FAST


	)

1656 
	#__HAL_I2C_SPEED
 
I2C_SPEED


	)

1657 
	#__HAL_I2C_7BIT_ADD_WRITE
 
I2C_7BIT_ADD_WRITE


	)

1658 
	#__HAL_I2C_7BIT_ADD_READ
 
I2C_7BIT_ADD_READ


	)

1659 
	#__HAL_I2C_10BIT_ADDRESS
 
I2C_10BIT_ADDRESS


	)

1660 
	#__HAL_I2C_10BIT_HEADER_WRITE
 
I2C_10BIT_HEADER_WRITE


	)

1661 
	#__HAL_I2C_10BIT_HEADER_READ
 
I2C_10BIT_HEADER_READ


	)

1662 
	#__HAL_I2C_MEM_ADD_MSB
 
I2C_MEM_ADD_MSB


	)

1663 
	#__HAL_I2C_MEM_ADD_LSB
 
I2C_MEM_ADD_LSB


	)

1664 
	#__HAL_I2C_FREQRANGE
 
I2C_FREQRANGE


	)

1673 
	#IS_I2S_INSTANCE
 
IS_I2S_ALL_INSTANCE


	)

1674 
	#IS_I2S_INSTANCE_EXT
 
IS_I2S_ALL_INSTANCE_EXT


	)

1684 
	#__IRDA_DISABLE
 
__HAL_IRDA_DISABLE


	)

1685 
	#__IRDA_ENABLE
 
__HAL_IRDA_ENABLE


	)

1687 
	#__HAL_IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1688 
	#__HAL_IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1689 
	#__IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1690 
	#__IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1692 
	#IS_IRDA_ONEBIT_SAMPLE
 
IS_IRDA_ONE_BIT_SAMPLE


	)

1703 
	#__HAL_IWDG_ENABLE_WRITE_ACCESS
 
IWDG_ENABLE_WRITE_ACCESS


	)

1704 
	#__HAL_IWDG_DISABLE_WRITE_ACCESS
 
IWDG_DISABLE_WRITE_ACCESS


	)

1714 
	#__HAL_LPTIM_ENABLE_INTERRUPT
 
__HAL_LPTIM_ENABLE_IT


	)

1715 
	#__HAL_LPTIM_DISABLE_INTERRUPT
 
__HAL_LPTIM_DISABLE_IT


	)

1716 
	#__HAL_LPTIM_GET_ITSTATUS
 
__HAL_LPTIM_GET_IT_SOURCE


	)

1726 
	#__OPAMP_CSR_OPAXPD
 
OPAMP_CSR_OPAXPD


	)

1727 
	#__OPAMP_CSR_S3SELX
 
OPAMP_CSR_S3SELX


	)

1728 
	#__OPAMP_CSR_S4SELX
 
OPAMP_CSR_S4SELX


	)

1729 
	#__OPAMP_CSR_S5SELX
 
OPAMP_CSR_S5SELX


	)

1730 
	#__OPAMP_CSR_S6SELX
 
OPAMP_CSR_S6SELX


	)

1731 
	#__OPAMP_CSR_OPAXCAL_L
 
OPAMP_CSR_OPAXCAL_L


	)

1732 
	#__OPAMP_CSR_OPAXCAL_H
 
OPAMP_CSR_OPAXCAL_H


	)

1733 
	#__OPAMP_CSR_OPAXLPM
 
OPAMP_CSR_OPAXLPM


	)

1734 
	#__OPAMP_CSR_ALL_SWITCHES
 
OPAMP_CSR_ALL_SWITCHES


	)

1735 
	#__OPAMP_CSR_ANAWSELX
 
OPAMP_CSR_ANAWSELX


	)

1736 
	#__OPAMP_CSR_OPAXCALOUT
 
OPAMP_CSR_OPAXCALOUT


	)

1737 
	#__OPAMP_OFFSET_TRIM_BITSPOSITION
 
OPAMP_OFFSET_TRIM_BITSPOSITION


	)

1738 
	#__OPAMP_OFFSET_TRIM_SET
 
OPAMP_OFFSET_TRIM_SET


	)

1748 
	#__HAL_PVD_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1749 
	#__HAL_PVD_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1750 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1751 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1752 
	#__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1753 
	#__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1754 
	#__HAL_PVM_EVENT_DISABLE
 
__HAL_PWR_PVM_EVENT_DISABLE


	)

1755 
	#__HAL_PVM_EVENT_ENABLE
 
__HAL_PWR_PVM_EVENT_ENABLE


	)

1756 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE


	)

1757 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE


	)

1758 
	#__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE


	)

1759 
	#__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE


	)

1760 
	#__HAL_PWR_INTERNALWAKEUP_DISABLE
 
HAL_PWREx_Di§bËIÁ”ÇlWakeUpLše


	)

1761 
	#__HAL_PWR_INTERNALWAKEUP_ENABLE
 
HAL_PWREx_EÇbËIÁ”ÇlWakeUpLše


	)

1762 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
 
HAL_PWREx_Di§bËPuÎUpPuÎDownCÚfig


	)

1763 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
 
HAL_PWREx_EÇbËPuÎUpPuÎDownCÚfig


	)

1764 
	#__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(); } 0)

	)

1765 
	#__HAL_PWR_PVD_EXTI_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1766 
	#__HAL_PWR_PVD_EXTI_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1767 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1768 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1769 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1770 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1771 
	#__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1772 
	#__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1773 
	#__HAL_PWR_PVM_DISABLE
(èdØ{ 
	`HAL_PWREx_Di§bËPVM1
();
	`HAL_PWREx_Di§bËPVM2
();
	`HAL_PWREx_Di§bËPVM3
();
	`HAL_PWREx_Di§bËPVM4
(); } 0)

	)

1774 
	#__HAL_PWR_PVM_ENABLE
(èdØ{ 
	`HAL_PWREx_EÇbËPVM1
();
	`HAL_PWREx_EÇbËPVM2
();
	`HAL_PWREx_EÇbËPVM3
();
	`HAL_PWREx_EÇbËPVM4
(); } 0)

	)

1775 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
 
HAL_PWREx_Di§bËSRAM2CÚ‹ÁR‘’tiÚ


	)

1776 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
 
HAL_PWREx_EÇbËSRAM2CÚ‹ÁR‘’tiÚ


	)

1777 
	#__HAL_PWR_VDDIO2_DISABLE
 
HAL_PWREx_Di§bËVddIO2


	)

1778 
	#__HAL_PWR_VDDIO2_ENABLE
 
HAL_PWREx_EÇbËVddIO2


	)

1779 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE


	)

1780 
	#__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE


	)

1781 
	#__HAL_PWR_VDDUSB_DISABLE
 
HAL_PWREx_Di§bËVddUSB


	)

1782 
	#__HAL_PWR_VDDUSB_ENABLE
 
HAL_PWREx_EÇbËVddUSB


	)

1784 #ià
defšed
 (
STM32F4
)

1785 
	#__HAL_PVD_EXTI_ENABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
()

	)

1786 
	#__HAL_PVD_EXTI_DISABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
()

	)

1787 
	#__HAL_PVD_EXTI_GET_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GET_FLAG
()

	)

1788 
	#__HAL_PVD_EXTI_CLEAR_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
()

	)

1789 
	#__HAL_PVD_EXTI_GENERATE_SWIT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GENERATE_SWIT
()

	)

1791 
	#__HAL_PVD_EXTI_CLEAR_FLAG
 
__HAL_PWR_PVD_EXTI_CLEAR_FLAG


	)

1792 
	#__HAL_PVD_EXTI_DISABLE_IT
 
__HAL_PWR_PVD_EXTI_DISABLE_IT


	)

1793 
	#__HAL_PVD_EXTI_ENABLE_IT
 
__HAL_PWR_PVD_EXTI_ENABLE_IT


	)

1794 
	#__HAL_PVD_EXTI_GENERATE_SWIT
 
__HAL_PWR_PVD_EXTI_GENERATE_SWIT


	)

1795 
	#__HAL_PVD_EXTI_GET_FLAG
 
__HAL_PWR_PVD_EXTI_GET_FLAG


	)

1806 
	#RCC_StÝWakeUpClock_MSI
 
RCC_STOP_WAKEUPCLOCK_MSI


	)

1807 
	#RCC_StÝWakeUpClock_HSI
 
RCC_STOP_WAKEUPCLOCK_HSI


	)

1809 
	#HAL_RCC_CCSC®lback
 
HAL_RCC_CSSC®lback


	)

1810 
	#HAL_RC48_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_RCCEx_EÇbËHSI48_VREFINT
(è: 
	`HAL_RCCEx_Di§bËHSI48_VREFINT
())

	)

1812 
	#__ADC_CLK_DISABLE
 
__HAL_RCC_ADC_CLK_DISABLE


	)

1813 
	#__ADC_CLK_ENABLE
 
__HAL_RCC_ADC_CLK_ENABLE


	)

1814 
	#__ADC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC_CLK_SLEEP_DISABLE


	)

1815 
	#__ADC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC_CLK_SLEEP_ENABLE


	)

1816 
	#__ADC_FORCE_RESET
 
__HAL_RCC_ADC_FORCE_RESET


	)

1817 
	#__ADC_RELEASE_RESET
 
__HAL_RCC_ADC_RELEASE_RESET


	)

1818 
	#__ADC1_CLK_DISABLE
 
__HAL_RCC_ADC1_CLK_DISABLE


	)

1819 
	#__ADC1_CLK_ENABLE
 
__HAL_RCC_ADC1_CLK_ENABLE


	)

1820 
	#__ADC1_FORCE_RESET
 
__HAL_RCC_ADC1_FORCE_RESET


	)

1821 
	#__ADC1_RELEASE_RESET
 
__HAL_RCC_ADC1_RELEASE_RESET


	)

1822 
	#__ADC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE


	)

1823 
	#__ADC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE


	)

1824 
	#__ADC2_CLK_DISABLE
 
__HAL_RCC_ADC2_CLK_DISABLE


	)

1825 
	#__ADC2_CLK_ENABLE
 
__HAL_RCC_ADC2_CLK_ENABLE


	)

1826 
	#__ADC2_FORCE_RESET
 
__HAL_RCC_ADC2_FORCE_RESET


	)

1827 
	#__ADC2_RELEASE_RESET
 
__HAL_RCC_ADC2_RELEASE_RESET


	)

1828 
	#__ADC3_CLK_DISABLE
 
__HAL_RCC_ADC3_CLK_DISABLE


	)

1829 
	#__ADC3_CLK_ENABLE
 
__HAL_RCC_ADC3_CLK_ENABLE


	)

1830 
	#__ADC3_FORCE_RESET
 
__HAL_RCC_ADC3_FORCE_RESET


	)

1831 
	#__ADC3_RELEASE_RESET
 
__HAL_RCC_ADC3_RELEASE_RESET


	)

1832 
	#__AES_CLK_DISABLE
 
__HAL_RCC_AES_CLK_DISABLE


	)

1833 
	#__AES_CLK_ENABLE
 
__HAL_RCC_AES_CLK_ENABLE


	)

1834 
	#__AES_CLK_SLEEP_DISABLE
 
__HAL_RCC_AES_CLK_SLEEP_DISABLE


	)

1835 
	#__AES_CLK_SLEEP_ENABLE
 
__HAL_RCC_AES_CLK_SLEEP_ENABLE


	)

1836 
	#__AES_FORCE_RESET
 
__HAL_RCC_AES_FORCE_RESET


	)

1837 
	#__AES_RELEASE_RESET
 
__HAL_RCC_AES_RELEASE_RESET


	)

1838 
	#__CRYP_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE


	)

1839 
	#__CRYP_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE


	)

1840 
	#__CRYP_CLK_ENABLE
 
__HAL_RCC_CRYP_CLK_ENABLE


	)

1841 
	#__CRYP_CLK_DISABLE
 
__HAL_RCC_CRYP_CLK_DISABLE


	)

1842 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

1843 
	#__CRYP_RELEASE_RESET
 
__HAL_RCC_CRYP_RELEASE_RESET


	)

1844 
	#__AFIO_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1845 
	#__AFIO_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1846 
	#__AFIO_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1847 
	#__AFIO_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1848 
	#__AHB_FORCE_RESET
 
__HAL_RCC_AHB_FORCE_RESET


	)

1849 
	#__AHB_RELEASE_RESET
 
__HAL_RCC_AHB_RELEASE_RESET


	)

1850 
	#__AHB1_FORCE_RESET
 
__HAL_RCC_AHB1_FORCE_RESET


	)

1851 
	#__AHB1_RELEASE_RESET
 
__HAL_RCC_AHB1_RELEASE_RESET


	)

1852 
	#__AHB2_FORCE_RESET
 
__HAL_RCC_AHB2_FORCE_RESET


	)

1853 
	#__AHB2_RELEASE_RESET
 
__HAL_RCC_AHB2_RELEASE_RESET


	)

1854 
	#__AHB3_FORCE_RESET
 
__HAL_RCC_AHB3_FORCE_RESET


	)

1855 
	#__AHB3_RELEASE_RESET
 
__HAL_RCC_AHB3_RELEASE_RESET


	)

1856 
	#__APB1_FORCE_RESET
 
__HAL_RCC_APB1_FORCE_RESET


	)

1857 
	#__APB1_RELEASE_RESET
 
__HAL_RCC_APB1_RELEASE_RESET


	)

1858 
	#__APB2_FORCE_RESET
 
__HAL_RCC_APB2_FORCE_RESET


	)

1859 
	#__APB2_RELEASE_RESET
 
__HAL_RCC_APB2_RELEASE_RESET


	)

1860 
	#__BKP_CLK_DISABLE
 
__HAL_RCC_BKP_CLK_DISABLE


	)

1861 
	#__BKP_CLK_ENABLE
 
__HAL_RCC_BKP_CLK_ENABLE


	)

1862 
	#__BKP_FORCE_RESET
 
__HAL_RCC_BKP_FORCE_RESET


	)

1863 
	#__BKP_RELEASE_RESET
 
__HAL_RCC_BKP_RELEASE_RESET


	)

1864 
	#__CAN1_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1865 
	#__CAN1_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1866 
	#__CAN1_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE


	)

1867 
	#__CAN1_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE


	)

1868 
	#__CAN1_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1869 
	#__CAN1_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1870 
	#__CAN_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1871 
	#__CAN_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1872 
	#__CAN_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1873 
	#__CAN_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1874 
	#__CAN2_CLK_DISABLE
 
__HAL_RCC_CAN2_CLK_DISABLE


	)

1875 
	#__CAN2_CLK_ENABLE
 
__HAL_RCC_CAN2_CLK_ENABLE


	)

1876 
	#__CAN2_FORCE_RESET
 
__HAL_RCC_CAN2_FORCE_RESET


	)

1877 
	#__CAN2_RELEASE_RESET
 
__HAL_RCC_CAN2_RELEASE_RESET


	)

1878 
	#__CEC_CLK_DISABLE
 
__HAL_RCC_CEC_CLK_DISABLE


	)

1879 
	#__CEC_CLK_ENABLE
 
__HAL_RCC_CEC_CLK_ENABLE


	)

1880 
	#__COMP_CLK_DISABLE
 
__HAL_RCC_COMP_CLK_DISABLE


	)

1881 
	#__COMP_CLK_ENABLE
 
__HAL_RCC_COMP_CLK_ENABLE


	)

1882 
	#__COMP_FORCE_RESET
 
__HAL_RCC_COMP_FORCE_RESET


	)

1883 
	#__COMP_RELEASE_RESET
 
__HAL_RCC_COMP_RELEASE_RESET


	)

1884 
	#__COMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_COMP_CLK_SLEEP_ENABLE


	)

1885 
	#__COMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_COMP_CLK_SLEEP_DISABLE


	)

1886 
	#__CEC_FORCE_RESET
 
__HAL_RCC_CEC_FORCE_RESET


	)

1887 
	#__CEC_RELEASE_RESET
 
__HAL_RCC_CEC_RELEASE_RESET


	)

1888 
	#__CRC_CLK_DISABLE
 
__HAL_RCC_CRC_CLK_DISABLE


	)

1889 
	#__CRC_CLK_ENABLE
 
__HAL_RCC_CRC_CLK_ENABLE


	)

1890 
	#__CRC_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRC_CLK_SLEEP_DISABLE


	)

1891 
	#__CRC_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRC_CLK_SLEEP_ENABLE


	)

1892 
	#__CRC_FORCE_RESET
 
__HAL_RCC_CRC_FORCE_RESET


	)

1893 
	#__CRC_RELEASE_RESET
 
__HAL_RCC_CRC_RELEASE_RESET


	)

1894 
	#__DAC_CLK_DISABLE
 
__HAL_RCC_DAC_CLK_DISABLE


	)

1895 
	#__DAC_CLK_ENABLE
 
__HAL_RCC_DAC_CLK_ENABLE


	)

1896 
	#__DAC_FORCE_RESET
 
__HAL_RCC_DAC_FORCE_RESET


	)

1897 
	#__DAC_RELEASE_RESET
 
__HAL_RCC_DAC_RELEASE_RESET


	)

1898 
	#__DAC1_CLK_DISABLE
 
__HAL_RCC_DAC1_CLK_DISABLE


	)

1899 
	#__DAC1_CLK_ENABLE
 
__HAL_RCC_DAC1_CLK_ENABLE


	)

1900 
	#__DAC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE


	)

1901 
	#__DAC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE


	)

1902 
	#__DAC1_FORCE_RESET
 
__HAL_RCC_DAC1_FORCE_RESET


	)

1903 
	#__DAC1_RELEASE_RESET
 
__HAL_RCC_DAC1_RELEASE_RESET


	)

1904 
	#__DBGMCU_CLK_ENABLE
 
__HAL_RCC_DBGMCU_CLK_ENABLE


	)

1905 
	#__DBGMCU_CLK_DISABLE
 
__HAL_RCC_DBGMCU_CLK_DISABLE


	)

1906 
	#__DBGMCU_FORCE_RESET
 
__HAL_RCC_DBGMCU_FORCE_RESET


	)

1907 
	#__DBGMCU_RELEASE_RESET
 
__HAL_RCC_DBGMCU_RELEASE_RESET


	)

1908 
	#__DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM_CLK_DISABLE


	)

1909 
	#__DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM_CLK_ENABLE


	)

1910 
	#__DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE


	)

1911 
	#__DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE


	)

1912 
	#__DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM_FORCE_RESET


	)

1913 
	#__DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM_RELEASE_RESET


	)

1914 
	#__DMA1_CLK_DISABLE
 
__HAL_RCC_DMA1_CLK_DISABLE


	)

1915 
	#__DMA1_CLK_ENABLE
 
__HAL_RCC_DMA1_CLK_ENABLE


	)

1916 
	#__DMA1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE


	)

1917 
	#__DMA1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE


	)

1918 
	#__DMA1_FORCE_RESET
 
__HAL_RCC_DMA1_FORCE_RESET


	)

1919 
	#__DMA1_RELEASE_RESET
 
__HAL_RCC_DMA1_RELEASE_RESET


	)

1920 
	#__DMA2_CLK_DISABLE
 
__HAL_RCC_DMA2_CLK_DISABLE


	)

1921 
	#__DMA2_CLK_ENABLE
 
__HAL_RCC_DMA2_CLK_ENABLE


	)

1922 
	#__DMA2_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE


	)

1923 
	#__DMA2_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE


	)

1924 
	#__DMA2_FORCE_RESET
 
__HAL_RCC_DMA2_FORCE_RESET


	)

1925 
	#__DMA2_RELEASE_RESET
 
__HAL_RCC_DMA2_RELEASE_RESET


	)

1926 
	#__ETHMAC_CLK_DISABLE
 
__HAL_RCC_ETHMAC_CLK_DISABLE


	)

1927 
	#__ETHMAC_CLK_ENABLE
 
__HAL_RCC_ETHMAC_CLK_ENABLE


	)

1928 
	#__ETHMAC_FORCE_RESET
 
__HAL_RCC_ETHMAC_FORCE_RESET


	)

1929 
	#__ETHMAC_RELEASE_RESET
 
__HAL_RCC_ETHMAC_RELEASE_RESET


	)

1930 
	#__ETHMACRX_CLK_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_DISABLE


	)

1931 
	#__ETHMACRX_CLK_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_ENABLE


	)

1932 
	#__ETHMACTX_CLK_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_DISABLE


	)

1933 
	#__ETHMACTX_CLK_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_ENABLE


	)

1934 
	#__FIREWALL_CLK_DISABLE
 
__HAL_RCC_FIREWALL_CLK_DISABLE


	)

1935 
	#__FIREWALL_CLK_ENABLE
 
__HAL_RCC_FIREWALL_CLK_ENABLE


	)

1936 
	#__FLASH_CLK_DISABLE
 
__HAL_RCC_FLASH_CLK_DISABLE


	)

1937 
	#__FLASH_CLK_ENABLE
 
__HAL_RCC_FLASH_CLK_ENABLE


	)

1938 
	#__FLASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE


	)

1939 
	#__FLASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE


	)

1940 
	#__FLASH_FORCE_RESET
 
__HAL_RCC_FLASH_FORCE_RESET


	)

1941 
	#__FLASH_RELEASE_RESET
 
__HAL_RCC_FLASH_RELEASE_RESET


	)

1942 
	#__FLITF_CLK_DISABLE
 
__HAL_RCC_FLITF_CLK_DISABLE


	)

1943 
	#__FLITF_CLK_ENABLE
 
__HAL_RCC_FLITF_CLK_ENABLE


	)

1944 
	#__FLITF_FORCE_RESET
 
__HAL_RCC_FLITF_FORCE_RESET


	)

1945 
	#__FLITF_RELEASE_RESET
 
__HAL_RCC_FLITF_RELEASE_RESET


	)

1946 
	#__FLITF_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE


	)

1947 
	#__FLITF_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE


	)

1948 
	#__FMC_CLK_DISABLE
 
__HAL_RCC_FMC_CLK_DISABLE


	)

1949 
	#__FMC_CLK_ENABLE
 
__HAL_RCC_FMC_CLK_ENABLE


	)

1950 
	#__FMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FMC_CLK_SLEEP_DISABLE


	)

1951 
	#__FMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FMC_CLK_SLEEP_ENABLE


	)

1952 
	#__FMC_FORCE_RESET
 
__HAL_RCC_FMC_FORCE_RESET


	)

1953 
	#__FMC_RELEASE_RESET
 
__HAL_RCC_FMC_RELEASE_RESET


	)

1954 
	#__FSMC_CLK_DISABLE
 
__HAL_RCC_FSMC_CLK_DISABLE


	)

1955 
	#__FSMC_CLK_ENABLE
 
__HAL_RCC_FSMC_CLK_ENABLE


	)

1956 
	#__GPIOA_CLK_DISABLE
 
__HAL_RCC_GPIOA_CLK_DISABLE


	)

1957 
	#__GPIOA_CLK_ENABLE
 
__HAL_RCC_GPIOA_CLK_ENABLE


	)

1958 
	#__GPIOA_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE


	)

1959 
	#__GPIOA_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE


	)

1960 
	#__GPIOA_FORCE_RESET
 
__HAL_RCC_GPIOA_FORCE_RESET


	)

1961 
	#__GPIOA_RELEASE_RESET
 
__HAL_RCC_GPIOA_RELEASE_RESET


	)

1962 
	#__GPIOB_CLK_DISABLE
 
__HAL_RCC_GPIOB_CLK_DISABLE


	)

1963 
	#__GPIOB_CLK_ENABLE
 
__HAL_RCC_GPIOB_CLK_ENABLE


	)

1964 
	#__GPIOB_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE


	)

1965 
	#__GPIOB_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE


	)

1966 
	#__GPIOB_FORCE_RESET
 
__HAL_RCC_GPIOB_FORCE_RESET


	)

1967 
	#__GPIOB_RELEASE_RESET
 
__HAL_RCC_GPIOB_RELEASE_RESET


	)

1968 
	#__GPIOC_CLK_DISABLE
 
__HAL_RCC_GPIOC_CLK_DISABLE


	)

1969 
	#__GPIOC_CLK_ENABLE
 
__HAL_RCC_GPIOC_CLK_ENABLE


	)

1970 
	#__GPIOC_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE


	)

1971 
	#__GPIOC_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE


	)

1972 
	#__GPIOC_FORCE_RESET
 
__HAL_RCC_GPIOC_FORCE_RESET


	)

1973 
	#__GPIOC_RELEASE_RESET
 
__HAL_RCC_GPIOC_RELEASE_RESET


	)

1974 
	#__GPIOD_CLK_DISABLE
 
__HAL_RCC_GPIOD_CLK_DISABLE


	)

1975 
	#__GPIOD_CLK_ENABLE
 
__HAL_RCC_GPIOD_CLK_ENABLE


	)

1976 
	#__GPIOD_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE


	)

1977 
	#__GPIOD_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE


	)

1978 
	#__GPIOD_FORCE_RESET
 
__HAL_RCC_GPIOD_FORCE_RESET


	)

1979 
	#__GPIOD_RELEASE_RESET
 
__HAL_RCC_GPIOD_RELEASE_RESET


	)

1980 
	#__GPIOE_CLK_DISABLE
 
__HAL_RCC_GPIOE_CLK_DISABLE


	)

1981 
	#__GPIOE_CLK_ENABLE
 
__HAL_RCC_GPIOE_CLK_ENABLE


	)

1982 
	#__GPIOE_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE


	)

1983 
	#__GPIOE_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE


	)

1984 
	#__GPIOE_FORCE_RESET
 
__HAL_RCC_GPIOE_FORCE_RESET


	)

1985 
	#__GPIOE_RELEASE_RESET
 
__HAL_RCC_GPIOE_RELEASE_RESET


	)

1986 
	#__GPIOF_CLK_DISABLE
 
__HAL_RCC_GPIOF_CLK_DISABLE


	)

1987 
	#__GPIOF_CLK_ENABLE
 
__HAL_RCC_GPIOF_CLK_ENABLE


	)

1988 
	#__GPIOF_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE


	)

1989 
	#__GPIOF_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE


	)

1990 
	#__GPIOF_FORCE_RESET
 
__HAL_RCC_GPIOF_FORCE_RESET


	)

1991 
	#__GPIOF_RELEASE_RESET
 
__HAL_RCC_GPIOF_RELEASE_RESET


	)

1992 
	#__GPIOG_CLK_DISABLE
 
__HAL_RCC_GPIOG_CLK_DISABLE


	)

1993 
	#__GPIOG_CLK_ENABLE
 
__HAL_RCC_GPIOG_CLK_ENABLE


	)

1994 
	#__GPIOG_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE


	)

1995 
	#__GPIOG_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE


	)

1996 
	#__GPIOG_FORCE_RESET
 
__HAL_RCC_GPIOG_FORCE_RESET


	)

1997 
	#__GPIOG_RELEASE_RESET
 
__HAL_RCC_GPIOG_RELEASE_RESET


	)

1998 
	#__GPIOH_CLK_DISABLE
 
__HAL_RCC_GPIOH_CLK_DISABLE


	)

1999 
	#__GPIOH_CLK_ENABLE
 
__HAL_RCC_GPIOH_CLK_ENABLE


	)

2000 
	#__GPIOH_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE


	)

2001 
	#__GPIOH_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE


	)

2002 
	#__GPIOH_FORCE_RESET
 
__HAL_RCC_GPIOH_FORCE_RESET


	)

2003 
	#__GPIOH_RELEASE_RESET
 
__HAL_RCC_GPIOH_RELEASE_RESET


	)

2004 
	#__I2C1_CLK_DISABLE
 
__HAL_RCC_I2C1_CLK_DISABLE


	)

2005 
	#__I2C1_CLK_ENABLE
 
__HAL_RCC_I2C1_CLK_ENABLE


	)

2006 
	#__I2C1_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE


	)

2007 
	#__I2C1_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE


	)

2008 
	#__I2C1_FORCE_RESET
 
__HAL_RCC_I2C1_FORCE_RESET


	)

2009 
	#__I2C1_RELEASE_RESET
 
__HAL_RCC_I2C1_RELEASE_RESET


	)

2010 
	#__I2C2_CLK_DISABLE
 
__HAL_RCC_I2C2_CLK_DISABLE


	)

2011 
	#__I2C2_CLK_ENABLE
 
__HAL_RCC_I2C2_CLK_ENABLE


	)

2012 
	#__I2C2_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE


	)

2013 
	#__I2C2_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE


	)

2014 
	#__I2C2_FORCE_RESET
 
__HAL_RCC_I2C2_FORCE_RESET


	)

2015 
	#__I2C2_RELEASE_RESET
 
__HAL_RCC_I2C2_RELEASE_RESET


	)

2016 
	#__I2C3_CLK_DISABLE
 
__HAL_RCC_I2C3_CLK_DISABLE


	)

2017 
	#__I2C3_CLK_ENABLE
 
__HAL_RCC_I2C3_CLK_ENABLE


	)

2018 
	#__I2C3_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE


	)

2019 
	#__I2C3_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE


	)

2020 
	#__I2C3_FORCE_RESET
 
__HAL_RCC_I2C3_FORCE_RESET


	)

2021 
	#__I2C3_RELEASE_RESET
 
__HAL_RCC_I2C3_RELEASE_RESET


	)

2022 
	#__LCD_CLK_DISABLE
 
__HAL_RCC_LCD_CLK_DISABLE


	)

2023 
	#__LCD_CLK_ENABLE
 
__HAL_RCC_LCD_CLK_ENABLE


	)

2024 
	#__LCD_CLK_SLEEP_DISABLE
 
__HAL_RCC_LCD_CLK_SLEEP_DISABLE


	)

2025 
	#__LCD_CLK_SLEEP_ENABLE
 
__HAL_RCC_LCD_CLK_SLEEP_ENABLE


	)

2026 
	#__LCD_FORCE_RESET
 
__HAL_RCC_LCD_FORCE_RESET


	)

2027 
	#__LCD_RELEASE_RESET
 
__HAL_RCC_LCD_RELEASE_RESET


	)

2028 
	#__LPTIM1_CLK_DISABLE
 
__HAL_RCC_LPTIM1_CLK_DISABLE


	)

2029 
	#__LPTIM1_CLK_ENABLE
 
__HAL_RCC_LPTIM1_CLK_ENABLE


	)

2030 
	#__LPTIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE


	)

2031 
	#__LPTIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE


	)

2032 
	#__LPTIM1_FORCE_RESET
 
__HAL_RCC_LPTIM1_FORCE_RESET


	)

2033 
	#__LPTIM1_RELEASE_RESET
 
__HAL_RCC_LPTIM1_RELEASE_RESET


	)

2034 
	#__LPTIM2_CLK_DISABLE
 
__HAL_RCC_LPTIM2_CLK_DISABLE


	)

2035 
	#__LPTIM2_CLK_ENABLE
 
__HAL_RCC_LPTIM2_CLK_ENABLE


	)

2036 
	#__LPTIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE


	)

2037 
	#__LPTIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE


	)

2038 
	#__LPTIM2_FORCE_RESET
 
__HAL_RCC_LPTIM2_FORCE_RESET


	)

2039 
	#__LPTIM2_RELEASE_RESET
 
__HAL_RCC_LPTIM2_RELEASE_RESET


	)

2040 
	#__LPUART1_CLK_DISABLE
 
__HAL_RCC_LPUART1_CLK_DISABLE


	)

2041 
	#__LPUART1_CLK_ENABLE
 
__HAL_RCC_LPUART1_CLK_ENABLE


	)

2042 
	#__LPUART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE


	)

2043 
	#__LPUART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE


	)

2044 
	#__LPUART1_FORCE_RESET
 
__HAL_RCC_LPUART1_FORCE_RESET


	)

2045 
	#__LPUART1_RELEASE_RESET
 
__HAL_RCC_LPUART1_RELEASE_RESET


	)

2046 
	#__OPAMP_CLK_DISABLE
 
__HAL_RCC_OPAMP_CLK_DISABLE


	)

2047 
	#__OPAMP_CLK_ENABLE
 
__HAL_RCC_OPAMP_CLK_ENABLE


	)

2048 
	#__OPAMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE


	)

2049 
	#__OPAMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE


	)

2050 
	#__OPAMP_FORCE_RESET
 
__HAL_RCC_OPAMP_FORCE_RESET


	)

2051 
	#__OPAMP_RELEASE_RESET
 
__HAL_RCC_OPAMP_RELEASE_RESET


	)

2052 
	#__OTGFS_CLK_DISABLE
 
__HAL_RCC_OTGFS_CLK_DISABLE


	)

2053 
	#__OTGFS_CLK_ENABLE
 
__HAL_RCC_OTGFS_CLK_ENABLE


	)

2054 
	#__OTGFS_CLK_SLEEP_DISABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE


	)

2055 
	#__OTGFS_CLK_SLEEP_ENABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE


	)

2056 
	#__OTGFS_FORCE_RESET
 
__HAL_RCC_OTGFS_FORCE_RESET


	)

2057 
	#__OTGFS_RELEASE_RESET
 
__HAL_RCC_OTGFS_RELEASE_RESET


	)

2058 
	#__PWR_CLK_DISABLE
 
__HAL_RCC_PWR_CLK_DISABLE


	)

2059 
	#__PWR_CLK_ENABLE
 
__HAL_RCC_PWR_CLK_ENABLE


	)

2060 
	#__PWR_CLK_SLEEP_DISABLE
 
__HAL_RCC_PWR_CLK_SLEEP_DISABLE


	)

2061 
	#__PWR_CLK_SLEEP_ENABLE
 
__HAL_RCC_PWR_CLK_SLEEP_ENABLE


	)

2062 
	#__PWR_FORCE_RESET
 
__HAL_RCC_PWR_FORCE_RESET


	)

2063 
	#__PWR_RELEASE_RESET
 
__HAL_RCC_PWR_RELEASE_RESET


	)

2064 
	#__QSPI_CLK_DISABLE
 
__HAL_RCC_QSPI_CLK_DISABLE


	)

2065 
	#__QSPI_CLK_ENABLE
 
__HAL_RCC_QSPI_CLK_ENABLE


	)

2066 
	#__QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE


	)

2067 
	#__QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE


	)

2068 
	#__QSPI_FORCE_RESET
 
__HAL_RCC_QSPI_FORCE_RESET


	)

2069 
	#__QSPI_RELEASE_RESET
 
__HAL_RCC_QSPI_RELEASE_RESET


	)

2070 
	#__RNG_CLK_DISABLE
 
__HAL_RCC_RNG_CLK_DISABLE


	)

2071 
	#__RNG_CLK_ENABLE
 
__HAL_RCC_RNG_CLK_ENABLE


	)

2072 
	#__RNG_CLK_SLEEP_DISABLE
 
__HAL_RCC_RNG_CLK_SLEEP_DISABLE


	)

2073 
	#__RNG_CLK_SLEEP_ENABLE
 
__HAL_RCC_RNG_CLK_SLEEP_ENABLE


	)

2074 
	#__RNG_FORCE_RESET
 
__HAL_RCC_RNG_FORCE_RESET


	)

2075 
	#__RNG_RELEASE_RESET
 
__HAL_RCC_RNG_RELEASE_RESET


	)

2076 
	#__SAI1_CLK_DISABLE
 
__HAL_RCC_SAI1_CLK_DISABLE


	)

2077 
	#__SAI1_CLK_ENABLE
 
__HAL_RCC_SAI1_CLK_ENABLE


	)

2078 
	#__SAI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE


	)

2079 
	#__SAI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE


	)

2080 
	#__SAI1_FORCE_RESET
 
__HAL_RCC_SAI1_FORCE_RESET


	)

2081 
	#__SAI1_RELEASE_RESET
 
__HAL_RCC_SAI1_RELEASE_RESET


	)

2082 
	#__SAI2_CLK_DISABLE
 
__HAL_RCC_SAI2_CLK_DISABLE


	)

2083 
	#__SAI2_CLK_ENABLE
 
__HAL_RCC_SAI2_CLK_ENABLE


	)

2084 
	#__SAI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE


	)

2085 
	#__SAI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE


	)

2086 
	#__SAI2_FORCE_RESET
 
__HAL_RCC_SAI2_FORCE_RESET


	)

2087 
	#__SAI2_RELEASE_RESET
 
__HAL_RCC_SAI2_RELEASE_RESET


	)

2088 
	#__SDIO_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2089 
	#__SDIO_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2090 
	#__SDMMC_CLK_DISABLE
 
__HAL_RCC_SDMMC_CLK_DISABLE


	)

2091 
	#__SDMMC_CLK_ENABLE
 
__HAL_RCC_SDMMC_CLK_ENABLE


	)

2092 
	#__SDMMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE


	)

2093 
	#__SDMMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE


	)

2094 
	#__SDMMC_FORCE_RESET
 
__HAL_RCC_SDMMC_FORCE_RESET


	)

2095 
	#__SDMMC_RELEASE_RESET
 
__HAL_RCC_SDMMC_RELEASE_RESET


	)

2096 
	#__SPI1_CLK_DISABLE
 
__HAL_RCC_SPI1_CLK_DISABLE


	)

2097 
	#__SPI1_CLK_ENABLE
 
__HAL_RCC_SPI1_CLK_ENABLE


	)

2098 
	#__SPI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE


	)

2099 
	#__SPI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE


	)

2100 
	#__SPI1_FORCE_RESET
 
__HAL_RCC_SPI1_FORCE_RESET


	)

2101 
	#__SPI1_RELEASE_RESET
 
__HAL_RCC_SPI1_RELEASE_RESET


	)

2102 
	#__SPI2_CLK_DISABLE
 
__HAL_RCC_SPI2_CLK_DISABLE


	)

2103 
	#__SPI2_CLK_ENABLE
 
__HAL_RCC_SPI2_CLK_ENABLE


	)

2104 
	#__SPI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE


	)

2105 
	#__SPI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE


	)

2106 
	#__SPI2_FORCE_RESET
 
__HAL_RCC_SPI2_FORCE_RESET


	)

2107 
	#__SPI2_RELEASE_RESET
 
__HAL_RCC_SPI2_RELEASE_RESET


	)

2108 
	#__SPI3_CLK_DISABLE
 
__HAL_RCC_SPI3_CLK_DISABLE


	)

2109 
	#__SPI3_CLK_ENABLE
 
__HAL_RCC_SPI3_CLK_ENABLE


	)

2110 
	#__SPI3_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE


	)

2111 
	#__SPI3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE


	)

2112 
	#__SPI3_FORCE_RESET
 
__HAL_RCC_SPI3_FORCE_RESET


	)

2113 
	#__SPI3_RELEASE_RESET
 
__HAL_RCC_SPI3_RELEASE_RESET


	)

2114 
	#__SRAM_CLK_DISABLE
 
__HAL_RCC_SRAM_CLK_DISABLE


	)

2115 
	#__SRAM_CLK_ENABLE
 
__HAL_RCC_SRAM_CLK_ENABLE


	)

2116 
	#__SRAM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE


	)

2117 
	#__SRAM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE


	)

2118 
	#__SRAM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE


	)

2119 
	#__SRAM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE


	)

2120 
	#__SWPMI1_CLK_DISABLE
 
__HAL_RCC_SWPMI1_CLK_DISABLE


	)

2121 
	#__SWPMI1_CLK_ENABLE
 
__HAL_RCC_SWPMI1_CLK_ENABLE


	)

2122 
	#__SWPMI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE


	)

2123 
	#__SWPMI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE


	)

2124 
	#__SWPMI1_FORCE_RESET
 
__HAL_RCC_SWPMI1_FORCE_RESET


	)

2125 
	#__SWPMI1_RELEASE_RESET
 
__HAL_RCC_SWPMI1_RELEASE_RESET


	)

2126 
	#__SYSCFG_CLK_DISABLE
 
__HAL_RCC_SYSCFG_CLK_DISABLE


	)

2127 
	#__SYSCFG_CLK_ENABLE
 
__HAL_RCC_SYSCFG_CLK_ENABLE


	)

2128 
	#__SYSCFG_CLK_SLEEP_DISABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE


	)

2129 
	#__SYSCFG_CLK_SLEEP_ENABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE


	)

2130 
	#__SYSCFG_FORCE_RESET
 
__HAL_RCC_SYSCFG_FORCE_RESET


	)

2131 
	#__SYSCFG_RELEASE_RESET
 
__HAL_RCC_SYSCFG_RELEASE_RESET


	)

2132 
	#__TIM1_CLK_DISABLE
 
__HAL_RCC_TIM1_CLK_DISABLE


	)

2133 
	#__TIM1_CLK_ENABLE
 
__HAL_RCC_TIM1_CLK_ENABLE


	)

2134 
	#__TIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE


	)

2135 
	#__TIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE


	)

2136 
	#__TIM1_FORCE_RESET
 
__HAL_RCC_TIM1_FORCE_RESET


	)

2137 
	#__TIM1_RELEASE_RESET
 
__HAL_RCC_TIM1_RELEASE_RESET


	)

2138 
	#__TIM10_CLK_DISABLE
 
__HAL_RCC_TIM10_CLK_DISABLE


	)

2139 
	#__TIM10_CLK_ENABLE
 
__HAL_RCC_TIM10_CLK_ENABLE


	)

2140 
	#__TIM10_FORCE_RESET
 
__HAL_RCC_TIM10_FORCE_RESET


	)

2141 
	#__TIM10_RELEASE_RESET
 
__HAL_RCC_TIM10_RELEASE_RESET


	)

2142 
	#__TIM11_CLK_DISABLE
 
__HAL_RCC_TIM11_CLK_DISABLE


	)

2143 
	#__TIM11_CLK_ENABLE
 
__HAL_RCC_TIM11_CLK_ENABLE


	)

2144 
	#__TIM11_FORCE_RESET
 
__HAL_RCC_TIM11_FORCE_RESET


	)

2145 
	#__TIM11_RELEASE_RESET
 
__HAL_RCC_TIM11_RELEASE_RESET


	)

2146 
	#__TIM12_CLK_DISABLE
 
__HAL_RCC_TIM12_CLK_DISABLE


	)

2147 
	#__TIM12_CLK_ENABLE
 
__HAL_RCC_TIM12_CLK_ENABLE


	)

2148 
	#__TIM12_FORCE_RESET
 
__HAL_RCC_TIM12_FORCE_RESET


	)

2149 
	#__TIM12_RELEASE_RESET
 
__HAL_RCC_TIM12_RELEASE_RESET


	)

2150 
	#__TIM13_CLK_DISABLE
 
__HAL_RCC_TIM13_CLK_DISABLE


	)

2151 
	#__TIM13_CLK_ENABLE
 
__HAL_RCC_TIM13_CLK_ENABLE


	)

2152 
	#__TIM13_FORCE_RESET
 
__HAL_RCC_TIM13_FORCE_RESET


	)

2153 
	#__TIM13_RELEASE_RESET
 
__HAL_RCC_TIM13_RELEASE_RESET


	)

2154 
	#__TIM14_CLK_DISABLE
 
__HAL_RCC_TIM14_CLK_DISABLE


	)

2155 
	#__TIM14_CLK_ENABLE
 
__HAL_RCC_TIM14_CLK_ENABLE


	)

2156 
	#__TIM14_FORCE_RESET
 
__HAL_RCC_TIM14_FORCE_RESET


	)

2157 
	#__TIM14_RELEASE_RESET
 
__HAL_RCC_TIM14_RELEASE_RESET


	)

2158 
	#__TIM15_CLK_DISABLE
 
__HAL_RCC_TIM15_CLK_DISABLE


	)

2159 
	#__TIM15_CLK_ENABLE
 
__HAL_RCC_TIM15_CLK_ENABLE


	)

2160 
	#__TIM15_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE


	)

2161 
	#__TIM15_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE


	)

2162 
	#__TIM15_FORCE_RESET
 
__HAL_RCC_TIM15_FORCE_RESET


	)

2163 
	#__TIM15_RELEASE_RESET
 
__HAL_RCC_TIM15_RELEASE_RESET


	)

2164 
	#__TIM16_CLK_DISABLE
 
__HAL_RCC_TIM16_CLK_DISABLE


	)

2165 
	#__TIM16_CLK_ENABLE
 
__HAL_RCC_TIM16_CLK_ENABLE


	)

2166 
	#__TIM16_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE


	)

2167 
	#__TIM16_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE


	)

2168 
	#__TIM16_FORCE_RESET
 
__HAL_RCC_TIM16_FORCE_RESET


	)

2169 
	#__TIM16_RELEASE_RESET
 
__HAL_RCC_TIM16_RELEASE_RESET


	)

2170 
	#__TIM17_CLK_DISABLE
 
__HAL_RCC_TIM17_CLK_DISABLE


	)

2171 
	#__TIM17_CLK_ENABLE
 
__HAL_RCC_TIM17_CLK_ENABLE


	)

2172 
	#__TIM17_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE


	)

2173 
	#__TIM17_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE


	)

2174 
	#__TIM17_FORCE_RESET
 
__HAL_RCC_TIM17_FORCE_RESET


	)

2175 
	#__TIM17_RELEASE_RESET
 
__HAL_RCC_TIM17_RELEASE_RESET


	)

2176 
	#__TIM2_CLK_DISABLE
 
__HAL_RCC_TIM2_CLK_DISABLE


	)

2177 
	#__TIM2_CLK_ENABLE
 
__HAL_RCC_TIM2_CLK_ENABLE


	)

2178 
	#__TIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE


	)

2179 
	#__TIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE


	)

2180 
	#__TIM2_FORCE_RESET
 
__HAL_RCC_TIM2_FORCE_RESET


	)

2181 
	#__TIM2_RELEASE_RESET
 
__HAL_RCC_TIM2_RELEASE_RESET


	)

2182 
	#__TIM3_CLK_DISABLE
 
__HAL_RCC_TIM3_CLK_DISABLE


	)

2183 
	#__TIM3_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

2184 
	#__TIM3_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE


	)

2185 
	#__TIM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE


	)

2186 
	#__TIM3_FORCE_RESET
 
__HAL_RCC_TIM3_FORCE_RESET


	)

2187 
	#__TIM3_RELEASE_RESET
 
__HAL_RCC_TIM3_RELEASE_RESET


	)

2188 
	#__TIM4_CLK_DISABLE
 
__HAL_RCC_TIM4_CLK_DISABLE


	)

2189 
	#__TIM4_CLK_ENABLE
 
__HAL_RCC_TIM4_CLK_ENABLE


	)

2190 
	#__TIM4_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE


	)

2191 
	#__TIM4_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE


	)

2192 
	#__TIM4_FORCE_RESET
 
__HAL_RCC_TIM4_FORCE_RESET


	)

2193 
	#__TIM4_RELEASE_RESET
 
__HAL_RCC_TIM4_RELEASE_RESET


	)

2194 
	#__TIM5_CLK_DISABLE
 
__HAL_RCC_TIM5_CLK_DISABLE


	)

2195 
	#__TIM5_CLK_ENABLE
 
__HAL_RCC_TIM5_CLK_ENABLE


	)

2196 
	#__TIM5_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE


	)

2197 
	#__TIM5_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE


	)

2198 
	#__TIM5_FORCE_RESET
 
__HAL_RCC_TIM5_FORCE_RESET


	)

2199 
	#__TIM5_RELEASE_RESET
 
__HAL_RCC_TIM5_RELEASE_RESET


	)

2200 
	#__TIM6_CLK_DISABLE
 
__HAL_RCC_TIM6_CLK_DISABLE


	)

2201 
	#__TIM6_CLK_ENABLE
 
__HAL_RCC_TIM6_CLK_ENABLE


	)

2202 
	#__TIM6_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE


	)

2203 
	#__TIM6_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE


	)

2204 
	#__TIM6_FORCE_RESET
 
__HAL_RCC_TIM6_FORCE_RESET


	)

2205 
	#__TIM6_RELEASE_RESET
 
__HAL_RCC_TIM6_RELEASE_RESET


	)

2206 
	#__TIM7_CLK_DISABLE
 
__HAL_RCC_TIM7_CLK_DISABLE


	)

2207 
	#__TIM7_CLK_ENABLE
 
__HAL_RCC_TIM7_CLK_ENABLE


	)

2208 
	#__TIM7_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE


	)

2209 
	#__TIM7_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE


	)

2210 
	#__TIM7_FORCE_RESET
 
__HAL_RCC_TIM7_FORCE_RESET


	)

2211 
	#__TIM7_RELEASE_RESET
 
__HAL_RCC_TIM7_RELEASE_RESET


	)

2212 
	#__TIM8_CLK_DISABLE
 
__HAL_RCC_TIM8_CLK_DISABLE


	)

2213 
	#__TIM8_CLK_ENABLE
 
__HAL_RCC_TIM8_CLK_ENABLE


	)

2214 
	#__TIM8_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE


	)

2215 
	#__TIM8_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE


	)

2216 
	#__TIM8_FORCE_RESET
 
__HAL_RCC_TIM8_FORCE_RESET


	)

2217 
	#__TIM8_RELEASE_RESET
 
__HAL_RCC_TIM8_RELEASE_RESET


	)

2218 
	#__TIM9_CLK_DISABLE
 
__HAL_RCC_TIM9_CLK_DISABLE


	)

2219 
	#__TIM9_CLK_ENABLE
 
__HAL_RCC_TIM9_CLK_ENABLE


	)

2220 
	#__TIM9_FORCE_RESET
 
__HAL_RCC_TIM9_FORCE_RESET


	)

2221 
	#__TIM9_RELEASE_RESET
 
__HAL_RCC_TIM9_RELEASE_RESET


	)

2222 
	#__TSC_CLK_DISABLE
 
__HAL_RCC_TSC_CLK_DISABLE


	)

2223 
	#__TSC_CLK_ENABLE
 
__HAL_RCC_TSC_CLK_ENABLE


	)

2224 
	#__TSC_CLK_SLEEP_DISABLE
 
__HAL_RCC_TSC_CLK_SLEEP_DISABLE


	)

2225 
	#__TSC_CLK_SLEEP_ENABLE
 
__HAL_RCC_TSC_CLK_SLEEP_ENABLE


	)

2226 
	#__TSC_FORCE_RESET
 
__HAL_RCC_TSC_FORCE_RESET


	)

2227 
	#__TSC_RELEASE_RESET
 
__HAL_RCC_TSC_RELEASE_RESET


	)

2228 
	#__UART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2229 
	#__UART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2230 
	#__UART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2231 
	#__UART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2232 
	#__UART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2233 
	#__UART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2234 
	#__UART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2235 
	#__UART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2236 
	#__UART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2237 
	#__UART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2238 
	#__UART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2239 
	#__UART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2240 
	#__USART1_CLK_DISABLE
 
__HAL_RCC_USART1_CLK_DISABLE


	)

2241 
	#__USART1_CLK_ENABLE
 
__HAL_RCC_USART1_CLK_ENABLE


	)

2242 
	#__USART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART1_CLK_SLEEP_DISABLE


	)

2243 
	#__USART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART1_CLK_SLEEP_ENABLE


	)

2244 
	#__USART1_FORCE_RESET
 
__HAL_RCC_USART1_FORCE_RESET


	)

2245 
	#__USART1_RELEASE_RESET
 
__HAL_RCC_USART1_RELEASE_RESET


	)

2246 
	#__USART2_CLK_DISABLE
 
__HAL_RCC_USART2_CLK_DISABLE


	)

2247 
	#__USART2_CLK_ENABLE
 
__HAL_RCC_USART2_CLK_ENABLE


	)

2248 
	#__USART2_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART2_CLK_SLEEP_DISABLE


	)

2249 
	#__USART2_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART2_CLK_SLEEP_ENABLE


	)

2250 
	#__USART2_FORCE_RESET
 
__HAL_RCC_USART2_FORCE_RESET


	)

2251 
	#__USART2_RELEASE_RESET
 
__HAL_RCC_USART2_RELEASE_RESET


	)

2252 
	#__USART3_CLK_DISABLE
 
__HAL_RCC_USART3_CLK_DISABLE


	)

2253 
	#__USART3_CLK_ENABLE
 
__HAL_RCC_USART3_CLK_ENABLE


	)

2254 
	#__USART3_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART3_CLK_SLEEP_DISABLE


	)

2255 
	#__USART3_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART3_CLK_SLEEP_ENABLE


	)

2256 
	#__USART3_FORCE_RESET
 
__HAL_RCC_USART3_FORCE_RESET


	)

2257 
	#__USART3_RELEASE_RESET
 
__HAL_RCC_USART3_RELEASE_RESET


	)

2258 
	#__USART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2259 
	#__USART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2260 
	#__USART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2261 
	#__USART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2262 
	#__USART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2263 
	#__USART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2264 
	#__USART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2265 
	#__USART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2266 
	#__USART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2267 
	#__USART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2268 
	#__USART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2269 
	#__USART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2270 
	#__USART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2271 
	#__USART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2272 
	#__USART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2273 
	#__USART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2274 
	#__USART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2275 
	#__USART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2276 
	#__USART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2277 
	#__USART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2278 
	#__USB_CLK_DISABLE
 
__HAL_RCC_USB_CLK_DISABLE


	)

2279 
	#__USB_CLK_ENABLE
 
__HAL_RCC_USB_CLK_ENABLE


	)

2280 
	#__USB_FORCE_RESET
 
__HAL_RCC_USB_FORCE_RESET


	)

2281 
	#__USB_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_CLK_SLEEP_ENABLE


	)

2282 
	#__USB_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_CLK_SLEEP_DISABLE


	)

2283 
	#__USB_OTG_FS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_DISABLE


	)

2284 
	#__USB_OTG_FS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_ENABLE


	)

2285 
	#__USB_RELEASE_RESET
 
__HAL_RCC_USB_RELEASE_RESET


	)

2286 
	#__WWDG_CLK_DISABLE
 
__HAL_RCC_WWDG_CLK_DISABLE


	)

2287 
	#__WWDG_CLK_ENABLE
 
__HAL_RCC_WWDG_CLK_ENABLE


	)

2288 
	#__WWDG_CLK_SLEEP_DISABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE


	)

2289 
	#__WWDG_CLK_SLEEP_ENABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE


	)

2290 
	#__WWDG_FORCE_RESET
 
__HAL_RCC_WWDG_FORCE_RESET


	)

2291 
	#__WWDG_RELEASE_RESET
 
__HAL_RCC_WWDG_RELEASE_RESET


	)

2292 
	#__TIM21_CLK_ENABLE
 
__HAL_RCC_TIM21_CLK_ENABLE


	)

2293 
	#__TIM21_CLK_DISABLE
 
__HAL_RCC_TIM21_CLK_DISABLE


	)

2294 
	#__TIM21_FORCE_RESET
 
__HAL_RCC_TIM21_FORCE_RESET


	)

2295 
	#__TIM21_RELEASE_RESET
 
__HAL_RCC_TIM21_RELEASE_RESET


	)

2296 
	#__TIM21_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE


	)

2297 
	#__TIM21_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE


	)

2298 
	#__TIM22_CLK_ENABLE
 
__HAL_RCC_TIM22_CLK_ENABLE


	)

2299 
	#__TIM22_CLK_DISABLE
 
__HAL_RCC_TIM22_CLK_DISABLE


	)

2300 
	#__TIM22_FORCE_RESET
 
__HAL_RCC_TIM22_FORCE_RESET


	)

2301 
	#__TIM22_RELEASE_RESET
 
__HAL_RCC_TIM22_RELEASE_RESET


	)

2302 
	#__TIM22_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE


	)

2303 
	#__TIM22_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE


	)

2304 
	#__CRS_CLK_DISABLE
 
__HAL_RCC_CRS_CLK_DISABLE


	)

2305 
	#__CRS_CLK_ENABLE
 
__HAL_RCC_CRS_CLK_ENABLE


	)

2306 
	#__CRS_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRS_CLK_SLEEP_DISABLE


	)

2307 
	#__CRS_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRS_CLK_SLEEP_ENABLE


	)

2308 
	#__CRS_FORCE_RESET
 
__HAL_RCC_CRS_FORCE_RESET


	)

2309 
	#__CRS_RELEASE_RESET
 
__HAL_RCC_CRS_RELEASE_RESET


	)

2310 
	#__RCC_BACKUPRESET_FORCE
 
__HAL_RCC_BACKUPRESET_FORCE


	)

2311 
	#__RCC_BACKUPRESET_RELEASE
 
__HAL_RCC_BACKUPRESET_RELEASE


	)

2313 
	#__USB_OTG_FS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2314 
	#__USB_OTG_FS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2315 
	#__USB_OTG_FS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE


	)

2316 
	#__USB_OTG_FS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE


	)

2317 
	#__USB_OTG_HS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_DISABLE


	)

2318 
	#__USB_OTG_HS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_ENABLE


	)

2319 
	#__USB_OTG_HS_ULPI_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE


	)

2320 
	#__USB_OTG_HS_ULPI_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE


	)

2321 
	#__TIM9_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE


	)

2322 
	#__TIM9_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE


	)

2323 
	#__TIM10_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE


	)

2324 
	#__TIM10_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE


	)

2325 
	#__TIM11_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE


	)

2326 
	#__TIM11_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE


	)

2327 
	#__ETHMACPTP_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE


	)

2328 
	#__ETHMACPTP_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE


	)

2329 
	#__ETHMACPTP_CLK_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_ENABLE


	)

2330 
	#__ETHMACPTP_CLK_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_DISABLE


	)

2331 
	#__HASH_CLK_ENABLE
 
__HAL_RCC_HASH_CLK_ENABLE


	)

2332 
	#__HASH_FORCE_RESET
 
__HAL_RCC_HASH_FORCE_RESET


	)

2333 
	#__HASH_RELEASE_RESET
 
__HAL_RCC_HASH_RELEASE_RESET


	)

2334 
	#__HASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_HASH_CLK_SLEEP_ENABLE


	)

2335 
	#__HASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_HASH_CLK_SLEEP_DISABLE


	)

2336 
	#__HASH_CLK_DISABLE
 
__HAL_RCC_HASH_CLK_DISABLE


	)

2337 
	#__SPI5_CLK_ENABLE
 
__HAL_RCC_SPI5_CLK_ENABLE


	)

2338 
	#__SPI5_CLK_DISABLE
 
__HAL_RCC_SPI5_CLK_DISABLE


	)

2339 
	#__SPI5_FORCE_RESET
 
__HAL_RCC_SPI5_FORCE_RESET


	)

2340 
	#__SPI5_RELEASE_RESET
 
__HAL_RCC_SPI5_RELEASE_RESET


	)

2341 
	#__SPI5_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE


	)

2342 
	#__SPI5_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE


	)

2343 
	#__SPI6_CLK_ENABLE
 
__HAL_RCC_SPI6_CLK_ENABLE


	)

2344 
	#__SPI6_CLK_DISABLE
 
__HAL_RCC_SPI6_CLK_DISABLE


	)

2345 
	#__SPI6_FORCE_RESET
 
__HAL_RCC_SPI6_FORCE_RESET


	)

2346 
	#__SPI6_RELEASE_RESET
 
__HAL_RCC_SPI6_RELEASE_RESET


	)

2347 
	#__SPI6_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE


	)

2348 
	#__SPI6_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE


	)

2349 
	#__LTDC_CLK_ENABLE
 
__HAL_RCC_LTDC_CLK_ENABLE


	)

2350 
	#__LTDC_CLK_DISABLE
 
__HAL_RCC_LTDC_CLK_DISABLE


	)

2351 
	#__LTDC_FORCE_RESET
 
__HAL_RCC_LTDC_FORCE_RESET


	)

2352 
	#__LTDC_RELEASE_RESET
 
__HAL_RCC_LTDC_RELEASE_RESET


	)

2353 
	#__LTDC_CLK_SLEEP_ENABLE
 
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE


	)

2354 
	#__ETHMAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE


	)

2355 
	#__ETHMAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE


	)

2356 
	#__ETHMACTX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE


	)

2357 
	#__ETHMACTX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE


	)

2358 
	#__ETHMACRX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE


	)

2359 
	#__ETHMACRX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE


	)

2360 
	#__TIM12_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE


	)

2361 
	#__TIM12_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE


	)

2362 
	#__TIM13_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE


	)

2363 
	#__TIM13_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE


	)

2364 
	#__TIM14_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE


	)

2365 
	#__TIM14_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE


	)

2366 
	#__BKPSRAM_CLK_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_ENABLE


	)

2367 
	#__BKPSRAM_CLK_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_DISABLE


	)

2368 
	#__BKPSRAM_CLK_SLEEP_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE


	)

2369 
	#__BKPSRAM_CLK_SLEEP_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE


	)

2370 
	#__CCMDATARAMEN_CLK_ENABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE


	)

2371 
	#__CCMDATARAMEN_CLK_DISABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE


	)

2372 
	#__USART6_CLK_ENABLE
 
__HAL_RCC_USART6_CLK_ENABLE


	)

2373 
	#__USART6_CLK_DISABLE
 
__HAL_RCC_USART6_CLK_DISABLE


	)

2374 
	#__USART6_FORCE_RESET
 
__HAL_RCC_USART6_FORCE_RESET


	)

2375 
	#__USART6_RELEASE_RESET
 
__HAL_RCC_USART6_RELEASE_RESET


	)

2376 
	#__USART6_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART6_CLK_SLEEP_ENABLE


	)

2377 
	#__USART6_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART6_CLK_SLEEP_DISABLE


	)

2378 
	#__SPI4_CLK_ENABLE
 
__HAL_RCC_SPI4_CLK_ENABLE


	)

2379 
	#__SPI4_CLK_DISABLE
 
__HAL_RCC_SPI4_CLK_DISABLE


	)

2380 
	#__SPI4_FORCE_RESET
 
__HAL_RCC_SPI4_FORCE_RESET


	)

2381 
	#__SPI4_RELEASE_RESET
 
__HAL_RCC_SPI4_RELEASE_RESET


	)

2382 
	#__SPI4_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE


	)

2383 
	#__SPI4_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE


	)

2384 
	#__GPIOI_CLK_ENABLE
 
__HAL_RCC_GPIOI_CLK_ENABLE


	)

2385 
	#__GPIOI_CLK_DISABLE
 
__HAL_RCC_GPIOI_CLK_DISABLE


	)

2386 
	#__GPIOI_FORCE_RESET
 
__HAL_RCC_GPIOI_FORCE_RESET


	)

2387 
	#__GPIOI_RELEASE_RESET
 
__HAL_RCC_GPIOI_RELEASE_RESET


	)

2388 
	#__GPIOI_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE


	)

2389 
	#__GPIOI_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE


	)

2390 
	#__GPIOJ_CLK_ENABLE
 
__HAL_RCC_GPIOJ_CLK_ENABLE


	)

2391 
	#__GPIOJ_CLK_DISABLE
 
__HAL_RCC_GPIOJ_CLK_DISABLE


	)

2392 
	#__GPIOJ_FORCE_RESET
 
__HAL_RCC_GPIOJ_FORCE_RESET


	)

2393 
	#__GPIOJ_RELEASE_RESET
 
__HAL_RCC_GPIOJ_RELEASE_RESET


	)

2394 
	#__GPIOJ_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE


	)

2395 
	#__GPIOJ_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE


	)

2396 
	#__GPIOK_CLK_ENABLE
 
__HAL_RCC_GPIOK_CLK_ENABLE


	)

2397 
	#__GPIOK_CLK_DISABLE
 
__HAL_RCC_GPIOK_CLK_DISABLE


	)

2398 
	#__GPIOK_RELEASE_RESET
 
__HAL_RCC_GPIOK_RELEASE_RESET


	)

2399 
	#__GPIOK_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE


	)

2400 
	#__GPIOK_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE


	)

2401 
	#__ETH_CLK_ENABLE
 
__HAL_RCC_ETH_CLK_ENABLE


	)

2402 
	#__ETH_CLK_DISABLE
 
__HAL_RCC_ETH_CLK_DISABLE


	)

2403 
	#__DCMI_CLK_ENABLE
 
__HAL_RCC_DCMI_CLK_ENABLE


	)

2404 
	#__DCMI_CLK_DISABLE
 
__HAL_RCC_DCMI_CLK_DISABLE


	)

2405 
	#__DCMI_FORCE_RESET
 
__HAL_RCC_DCMI_FORCE_RESET


	)

2406 
	#__DCMI_RELEASE_RESET
 
__HAL_RCC_DCMI_RELEASE_RESET


	)

2407 
	#__DCMI_CLK_SLEEP_ENABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE


	)

2408 
	#__DCMI_CLK_SLEEP_DISABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE


	)

2409 
	#__UART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2410 
	#__UART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2411 
	#__UART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2412 
	#__UART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2413 
	#__UART7_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART7_CLK_SLEEP_ENABLE


	)

2414 
	#__UART7_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART7_CLK_SLEEP_DISABLE


	)

2415 
	#__UART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2416 
	#__UART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2417 
	#__UART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2418 
	#__UART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2419 
	#__UART8_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART8_CLK_SLEEP_ENABLE


	)

2420 
	#__UART8_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART8_CLK_SLEEP_DISABLE


	)

2421 
	#__OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2422 
	#__OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2423 
	#__OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2424 
	#__OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2425 
	#__OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2426 
	#__OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2427 
	#__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2428 
	#__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2429 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED


	)

2430 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED


	)

2431 
	#__HAL_RCC_OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2432 
	#__HAL_RCC_OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2433 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2434 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2435 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED


	)

2436 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED


	)

2437 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

2438 
	#__SRAM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE


	)

2439 
	#__CAN2_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE


	)

2440 
	#__CAN2_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE


	)

2441 
	#__DAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC_CLK_SLEEP_ENABLE


	)

2442 
	#__DAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC_CLK_SLEEP_DISABLE


	)

2443 
	#__ADC2_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE


	)

2444 
	#__ADC2_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE


	)

2445 
	#__ADC3_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE


	)

2446 
	#__ADC3_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE


	)

2447 
	#__FSMC_FORCE_RESET
 
__HAL_RCC_FSMC_FORCE_RESET


	)

2448 
	#__FSMC_RELEASE_RESET
 
__HAL_RCC_FSMC_RELEASE_RESET


	)

2449 
	#__FSMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE


	)

2450 
	#__FSMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE


	)

2451 
	#__SDIO_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2452 
	#__SDIO_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2453 
	#__SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2454 
	#__SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2455 
	#__DMA2D_CLK_ENABLE
 
__HAL_RCC_DMA2D_CLK_ENABLE


	)

2456 
	#__DMA2D_CLK_DISABLE
 
__HAL_RCC_DMA2D_CLK_DISABLE


	)

2457 
	#__DMA2D_FORCE_RESET
 
__HAL_RCC_DMA2D_FORCE_RESET


	)

2458 
	#__DMA2D_RELEASE_RESET
 
__HAL_RCC_DMA2D_RELEASE_RESET


	)

2459 
	#__DMA2D_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE


	)

2460 
	#__DMA2D_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


	)

2463 
	#__HAL_RCC_OTGFS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2464 
	#__HAL_RCC_OTGFS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2466 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2467 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2468 
	#__ADC34_CLK_ENABLE
 
__HAL_RCC_ADC34_CLK_ENABLE


	)

2469 
	#__ADC34_CLK_DISABLE
 
__HAL_RCC_ADC34_CLK_DISABLE


	)

2470 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2471 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2472 
	#__DAC2_CLK_ENABLE
 
__HAL_RCC_DAC2_CLK_ENABLE


	)

2473 
	#__DAC2_CLK_DISABLE
 
__HAL_RCC_DAC2_CLK_DISABLE


	)

2474 
	#__TIM18_CLK_ENABLE
 
__HAL_RCC_TIM18_CLK_ENABLE


	)

2475 
	#__TIM18_CLK_DISABLE
 
__HAL_RCC_TIM18_CLK_DISABLE


	)

2476 
	#__TIM19_CLK_ENABLE
 
__HAL_RCC_TIM19_CLK_ENABLE


	)

2477 
	#__TIM19_CLK_DISABLE
 
__HAL_RCC_TIM19_CLK_DISABLE


	)

2478 
	#__TIM20_CLK_ENABLE
 
__HAL_RCC_TIM20_CLK_ENABLE


	)

2479 
	#__TIM20_CLK_DISABLE
 
__HAL_RCC_TIM20_CLK_DISABLE


	)

2480 
	#__HRTIM1_CLK_ENABLE
 
__HAL_RCC_HRTIM1_CLK_ENABLE


	)

2481 
	#__HRTIM1_CLK_DISABLE
 
__HAL_RCC_HRTIM1_CLK_DISABLE


	)

2482 
	#__SDADC1_CLK_ENABLE
 
__HAL_RCC_SDADC1_CLK_ENABLE


	)

2483 
	#__SDADC2_CLK_ENABLE
 
__HAL_RCC_SDADC2_CLK_ENABLE


	)

2484 
	#__SDADC3_CLK_ENABLE
 
__HAL_RCC_SDADC3_CLK_ENABLE


	)

2485 
	#__SDADC1_CLK_DISABLE
 
__HAL_RCC_SDADC1_CLK_DISABLE


	)

2486 
	#__SDADC2_CLK_DISABLE
 
__HAL_RCC_SDADC2_CLK_DISABLE


	)

2487 
	#__SDADC3_CLK_DISABLE
 
__HAL_RCC_SDADC3_CLK_DISABLE


	)

2489 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2490 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2491 
	#__ADC34_FORCE_RESET
 
__HAL_RCC_ADC34_FORCE_RESET


	)

2492 
	#__ADC34_RELEASE_RESET
 
__HAL_RCC_ADC34_RELEASE_RESET


	)

2493 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2494 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2495 
	#__DAC2_FORCE_RESET
 
__HAL_RCC_DAC2_FORCE_RESET


	)

2496 
	#__DAC2_RELEASE_RESET
 
__HAL_RCC_DAC2_RELEASE_RESET


	)

2497 
	#__TIM18_FORCE_RESET
 
__HAL_RCC_TIM18_FORCE_RESET


	)

2498 
	#__TIM18_RELEASE_RESET
 
__HAL_RCC_TIM18_RELEASE_RESET


	)

2499 
	#__TIM19_FORCE_RESET
 
__HAL_RCC_TIM19_FORCE_RESET


	)

2500 
	#__TIM19_RELEASE_RESET
 
__HAL_RCC_TIM19_RELEASE_RESET


	)

2501 
	#__TIM20_FORCE_RESET
 
__HAL_RCC_TIM20_FORCE_RESET


	)

2502 
	#__TIM20_RELEASE_RESET
 
__HAL_RCC_TIM20_RELEASE_RESET


	)

2503 
	#__HRTIM1_FORCE_RESET
 
__HAL_RCC_HRTIM1_FORCE_RESET


	)

2504 
	#__HRTIM1_RELEASE_RESET
 
__HAL_RCC_HRTIM1_RELEASE_RESET


	)

2505 
	#__SDADC1_FORCE_RESET
 
__HAL_RCC_SDADC1_FORCE_RESET


	)

2506 
	#__SDADC2_FORCE_RESET
 
__HAL_RCC_SDADC2_FORCE_RESET


	)

2507 
	#__SDADC3_FORCE_RESET
 
__HAL_RCC_SDADC3_FORCE_RESET


	)

2508 
	#__SDADC1_RELEASE_RESET
 
__HAL_RCC_SDADC1_RELEASE_RESET


	)

2509 
	#__SDADC2_RELEASE_RESET
 
__HAL_RCC_SDADC2_RELEASE_RESET


	)

2510 
	#__SDADC3_RELEASE_RESET
 
__HAL_RCC_SDADC3_RELEASE_RESET


	)

2512 
	#__ADC1_IS_CLK_ENABLED
 
__HAL_RCC_ADC1_IS_CLK_ENABLED


	)

2513 
	#__ADC1_IS_CLK_DISABLED
 
__HAL_RCC_ADC1_IS_CLK_DISABLED


	)

2514 
	#__ADC12_IS_CLK_ENABLED
 
__HAL_RCC_ADC12_IS_CLK_ENABLED


	)

2515 
	#__ADC12_IS_CLK_DISABLED
 
__HAL_RCC_ADC12_IS_CLK_DISABLED


	)

2516 
	#__ADC34_IS_CLK_ENABLED
 
__HAL_RCC_ADC34_IS_CLK_ENABLED


	)

2517 
	#__ADC34_IS_CLK_DISABLED
 
__HAL_RCC_ADC34_IS_CLK_DISABLED


	)

2518 
	#__CEC_IS_CLK_ENABLED
 
__HAL_RCC_CEC_IS_CLK_ENABLED


	)

2519 
	#__CEC_IS_CLK_DISABLED
 
__HAL_RCC_CEC_IS_CLK_DISABLED


	)

2520 
	#__CRC_IS_CLK_ENABLED
 
__HAL_RCC_CRC_IS_CLK_ENABLED


	)

2521 
	#__CRC_IS_CLK_DISABLED
 
__HAL_RCC_CRC_IS_CLK_DISABLED


	)

2522 
	#__DAC1_IS_CLK_ENABLED
 
__HAL_RCC_DAC1_IS_CLK_ENABLED


	)

2523 
	#__DAC1_IS_CLK_DISABLED
 
__HAL_RCC_DAC1_IS_CLK_DISABLED


	)

2524 
	#__DAC2_IS_CLK_ENABLED
 
__HAL_RCC_DAC2_IS_CLK_ENABLED


	)

2525 
	#__DAC2_IS_CLK_DISABLED
 
__HAL_RCC_DAC2_IS_CLK_DISABLED


	)

2526 
	#__DMA1_IS_CLK_ENABLED
 
__HAL_RCC_DMA1_IS_CLK_ENABLED


	)

2527 
	#__DMA1_IS_CLK_DISABLED
 
__HAL_RCC_DMA1_IS_CLK_DISABLED


	)

2528 
	#__DMA2_IS_CLK_ENABLED
 
__HAL_RCC_DMA2_IS_CLK_ENABLED


	)

2529 
	#__DMA2_IS_CLK_DISABLED
 
__HAL_RCC_DMA2_IS_CLK_DISABLED


	)

2530 
	#__FLITF_IS_CLK_ENABLED
 
__HAL_RCC_FLITF_IS_CLK_ENABLED


	)

2531 
	#__FLITF_IS_CLK_DISABLED
 
__HAL_RCC_FLITF_IS_CLK_DISABLED


	)

2532 
	#__FMC_IS_CLK_ENABLED
 
__HAL_RCC_FMC_IS_CLK_ENABLED


	)

2533 
	#__FMC_IS_CLK_DISABLED
 
__HAL_RCC_FMC_IS_CLK_DISABLED


	)

2534 
	#__GPIOA_IS_CLK_ENABLED
 
__HAL_RCC_GPIOA_IS_CLK_ENABLED


	)

2535 
	#__GPIOA_IS_CLK_DISABLED
 
__HAL_RCC_GPIOA_IS_CLK_DISABLED


	)

2536 
	#__GPIOB_IS_CLK_ENABLED
 
__HAL_RCC_GPIOB_IS_CLK_ENABLED


	)

2537 
	#__GPIOB_IS_CLK_DISABLED
 
__HAL_RCC_GPIOB_IS_CLK_DISABLED


	)

2538 
	#__GPIOC_IS_CLK_ENABLED
 
__HAL_RCC_GPIOC_IS_CLK_ENABLED


	)

2539 
	#__GPIOC_IS_CLK_DISABLED
 
__HAL_RCC_GPIOC_IS_CLK_DISABLED


	)

2540 
	#__GPIOD_IS_CLK_ENABLED
 
__HAL_RCC_GPIOD_IS_CLK_ENABLED


	)

2541 
	#__GPIOD_IS_CLK_DISABLED
 
__HAL_RCC_GPIOD_IS_CLK_DISABLED


	)

2542 
	#__GPIOE_IS_CLK_ENABLED
 
__HAL_RCC_GPIOE_IS_CLK_ENABLED


	)

2543 
	#__GPIOE_IS_CLK_DISABLED
 
__HAL_RCC_GPIOE_IS_CLK_DISABLED


	)

2544 
	#__GPIOF_IS_CLK_ENABLED
 
__HAL_RCC_GPIOF_IS_CLK_ENABLED


	)

2545 
	#__GPIOF_IS_CLK_DISABLED
 
__HAL_RCC_GPIOF_IS_CLK_DISABLED


	)

2546 
	#__GPIOG_IS_CLK_ENABLED
 
__HAL_RCC_GPIOG_IS_CLK_ENABLED


	)

2547 
	#__GPIOG_IS_CLK_DISABLED
 
__HAL_RCC_GPIOG_IS_CLK_DISABLED


	)

2548 
	#__GPIOH_IS_CLK_ENABLED
 
__HAL_RCC_GPIOH_IS_CLK_ENABLED


	)

2549 
	#__GPIOH_IS_CLK_DISABLED
 
__HAL_RCC_GPIOH_IS_CLK_DISABLED


	)

2550 
	#__HRTIM1_IS_CLK_ENABLED
 
__HAL_RCC_HRTIM1_IS_CLK_ENABLED


	)

2551 
	#__HRTIM1_IS_CLK_DISABLED
 
__HAL_RCC_HRTIM1_IS_CLK_DISABLED


	)

2552 
	#__I2C1_IS_CLK_ENABLED
 
__HAL_RCC_I2C1_IS_CLK_ENABLED


	)

2553 
	#__I2C1_IS_CLK_DISABLED
 
__HAL_RCC_I2C1_IS_CLK_DISABLED


	)

2554 
	#__I2C2_IS_CLK_ENABLED
 
__HAL_RCC_I2C2_IS_CLK_ENABLED


	)

2555 
	#__I2C2_IS_CLK_DISABLED
 
__HAL_RCC_I2C2_IS_CLK_DISABLED


	)

2556 
	#__I2C3_IS_CLK_ENABLED
 
__HAL_RCC_I2C3_IS_CLK_ENABLED


	)

2557 
	#__I2C3_IS_CLK_DISABLED
 
__HAL_RCC_I2C3_IS_CLK_DISABLED


	)

2558 
	#__PWR_IS_CLK_ENABLED
 
__HAL_RCC_PWR_IS_CLK_ENABLED


	)

2559 
	#__PWR_IS_CLK_DISABLED
 
__HAL_RCC_PWR_IS_CLK_DISABLED


	)

2560 
	#__SYSCFG_IS_CLK_ENABLED
 
__HAL_RCC_SYSCFG_IS_CLK_ENABLED


	)

2561 
	#__SYSCFG_IS_CLK_DISABLED
 
__HAL_RCC_SYSCFG_IS_CLK_DISABLED


	)

2562 
	#__SPI1_IS_CLK_ENABLED
 
__HAL_RCC_SPI1_IS_CLK_ENABLED


	)

2563 
	#__SPI1_IS_CLK_DISABLED
 
__HAL_RCC_SPI1_IS_CLK_DISABLED


	)

2564 
	#__SPI2_IS_CLK_ENABLED
 
__HAL_RCC_SPI2_IS_CLK_ENABLED


	)

2565 
	#__SPI2_IS_CLK_DISABLED
 
__HAL_RCC_SPI2_IS_CLK_DISABLED


	)

2566 
	#__SPI3_IS_CLK_ENABLED
 
__HAL_RCC_SPI3_IS_CLK_ENABLED


	)

2567 
	#__SPI3_IS_CLK_DISABLED
 
__HAL_RCC_SPI3_IS_CLK_DISABLED


	)

2568 
	#__SPI4_IS_CLK_ENABLED
 
__HAL_RCC_SPI4_IS_CLK_ENABLED


	)

2569 
	#__SPI4_IS_CLK_DISABLED
 
__HAL_RCC_SPI4_IS_CLK_DISABLED


	)

2570 
	#__SDADC1_IS_CLK_ENABLED
 
__HAL_RCC_SDADC1_IS_CLK_ENABLED


	)

2571 
	#__SDADC1_IS_CLK_DISABLED
 
__HAL_RCC_SDADC1_IS_CLK_DISABLED


	)

2572 
	#__SDADC2_IS_CLK_ENABLED
 
__HAL_RCC_SDADC2_IS_CLK_ENABLED


	)

2573 
	#__SDADC2_IS_CLK_DISABLED
 
__HAL_RCC_SDADC2_IS_CLK_DISABLED


	)

2574 
	#__SDADC3_IS_CLK_ENABLED
 
__HAL_RCC_SDADC3_IS_CLK_ENABLED


	)

2575 
	#__SDADC3_IS_CLK_DISABLED
 
__HAL_RCC_SDADC3_IS_CLK_DISABLED


	)

2576 
	#__SRAM_IS_CLK_ENABLED
 
__HAL_RCC_SRAM_IS_CLK_ENABLED


	)

2577 
	#__SRAM_IS_CLK_DISABLED
 
__HAL_RCC_SRAM_IS_CLK_DISABLED


	)

2578 
	#__TIM1_IS_CLK_ENABLED
 
__HAL_RCC_TIM1_IS_CLK_ENABLED


	)

2579 
	#__TIM1_IS_CLK_DISABLED
 
__HAL_RCC_TIM1_IS_CLK_DISABLED


	)

2580 
	#__TIM2_IS_CLK_ENABLED
 
__HAL_RCC_TIM2_IS_CLK_ENABLED


	)

2581 
	#__TIM2_IS_CLK_DISABLED
 
__HAL_RCC_TIM2_IS_CLK_DISABLED


	)

2582 
	#__TIM3_IS_CLK_ENABLED
 
__HAL_RCC_TIM3_IS_CLK_ENABLED


	)

2583 
	#__TIM3_IS_CLK_DISABLED
 
__HAL_RCC_TIM3_IS_CLK_DISABLED


	)

2584 
	#__TIM4_IS_CLK_ENABLED
 
__HAL_RCC_TIM4_IS_CLK_ENABLED


	)

2585 
	#__TIM4_IS_CLK_DISABLED
 
__HAL_RCC_TIM4_IS_CLK_DISABLED


	)

2586 
	#__TIM5_IS_CLK_ENABLED
 
__HAL_RCC_TIM5_IS_CLK_ENABLED


	)

2587 
	#__TIM5_IS_CLK_DISABLED
 
__HAL_RCC_TIM5_IS_CLK_DISABLED


	)

2588 
	#__TIM6_IS_CLK_ENABLED
 
__HAL_RCC_TIM6_IS_CLK_ENABLED


	)

2589 
	#__TIM6_IS_CLK_DISABLED
 
__HAL_RCC_TIM6_IS_CLK_DISABLED


	)

2590 
	#__TIM7_IS_CLK_ENABLED
 
__HAL_RCC_TIM7_IS_CLK_ENABLED


	)

2591 
	#__TIM7_IS_CLK_DISABLED
 
__HAL_RCC_TIM7_IS_CLK_DISABLED


	)

2592 
	#__TIM8_IS_CLK_ENABLED
 
__HAL_RCC_TIM8_IS_CLK_ENABLED


	)

2593 
	#__TIM8_IS_CLK_DISABLED
 
__HAL_RCC_TIM8_IS_CLK_DISABLED


	)

2594 
	#__TIM12_IS_CLK_ENABLED
 
__HAL_RCC_TIM12_IS_CLK_ENABLED


	)

2595 
	#__TIM12_IS_CLK_DISABLED
 
__HAL_RCC_TIM12_IS_CLK_DISABLED


	)

2596 
	#__TIM13_IS_CLK_ENABLED
 
__HAL_RCC_TIM13_IS_CLK_ENABLED


	)

2597 
	#__TIM13_IS_CLK_DISABLED
 
__HAL_RCC_TIM13_IS_CLK_DISABLED


	)

2598 
	#__TIM14_IS_CLK_ENABLED
 
__HAL_RCC_TIM14_IS_CLK_ENABLED


	)

2599 
	#__TIM14_IS_CLK_DISABLED
 
__HAL_RCC_TIM14_IS_CLK_DISABLED


	)

2600 
	#__TIM15_IS_CLK_ENABLED
 
__HAL_RCC_TIM15_IS_CLK_ENABLED


	)

2601 
	#__TIM15_IS_CLK_DISABLED
 
__HAL_RCC_TIM15_IS_CLK_DISABLED


	)

2602 
	#__TIM16_IS_CLK_ENABLED
 
__HAL_RCC_TIM16_IS_CLK_ENABLED


	)

2603 
	#__TIM16_IS_CLK_DISABLED
 
__HAL_RCC_TIM16_IS_CLK_DISABLED


	)

2604 
	#__TIM17_IS_CLK_ENABLED
 
__HAL_RCC_TIM17_IS_CLK_ENABLED


	)

2605 
	#__TIM17_IS_CLK_DISABLED
 
__HAL_RCC_TIM17_IS_CLK_DISABLED


	)

2606 
	#__TIM18_IS_CLK_ENABLED
 
__HAL_RCC_TIM18_IS_CLK_ENABLED


	)

2607 
	#__TIM18_IS_CLK_DISABLED
 
__HAL_RCC_TIM18_IS_CLK_DISABLED


	)

2608 
	#__TIM19_IS_CLK_ENABLED
 
__HAL_RCC_TIM19_IS_CLK_ENABLED


	)

2609 
	#__TIM19_IS_CLK_DISABLED
 
__HAL_RCC_TIM19_IS_CLK_DISABLED


	)

2610 
	#__TIM20_IS_CLK_ENABLED
 
__HAL_RCC_TIM20_IS_CLK_ENABLED


	)

2611 
	#__TIM20_IS_CLK_DISABLED
 
__HAL_RCC_TIM20_IS_CLK_DISABLED


	)

2612 
	#__TSC_IS_CLK_ENABLED
 
__HAL_RCC_TSC_IS_CLK_ENABLED


	)

2613 
	#__TSC_IS_CLK_DISABLED
 
__HAL_RCC_TSC_IS_CLK_DISABLED


	)

2614 
	#__UART4_IS_CLK_ENABLED
 
__HAL_RCC_UART4_IS_CLK_ENABLED


	)

2615 
	#__UART4_IS_CLK_DISABLED
 
__HAL_RCC_UART4_IS_CLK_DISABLED


	)

2616 
	#__UART5_IS_CLK_ENABLED
 
__HAL_RCC_UART5_IS_CLK_ENABLED


	)

2617 
	#__UART5_IS_CLK_DISABLED
 
__HAL_RCC_UART5_IS_CLK_DISABLED


	)

2618 
	#__USART1_IS_CLK_ENABLED
 
__HAL_RCC_USART1_IS_CLK_ENABLED


	)

2619 
	#__USART1_IS_CLK_DISABLED
 
__HAL_RCC_USART1_IS_CLK_DISABLED


	)

2620 
	#__USART2_IS_CLK_ENABLED
 
__HAL_RCC_USART2_IS_CLK_ENABLED


	)

2621 
	#__USART2_IS_CLK_DISABLED
 
__HAL_RCC_USART2_IS_CLK_DISABLED


	)

2622 
	#__USART3_IS_CLK_ENABLED
 
__HAL_RCC_USART3_IS_CLK_ENABLED


	)

2623 
	#__USART3_IS_CLK_DISABLED
 
__HAL_RCC_USART3_IS_CLK_DISABLED


	)

2624 
	#__USB_IS_CLK_ENABLED
 
__HAL_RCC_USB_IS_CLK_ENABLED


	)

2625 
	#__USB_IS_CLK_DISABLED
 
__HAL_RCC_USB_IS_CLK_DISABLED


	)

2626 
	#__WWDG_IS_CLK_ENABLED
 
__HAL_RCC_WWDG_IS_CLK_ENABLED


	)

2627 
	#__WWDG_IS_CLK_DISABLED
 
__HAL_RCC_WWDG_IS_CLK_DISABLED


	)

2629 #ià
defšed
(
STM32F4
)

2630 
	#__HAL_RCC_SDMMC1_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2631 
	#__HAL_RCC_SDMMC1_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2632 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2633 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2634 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2635 
	#__HAL_RCC_SDMMC1_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2636 
	#__HAL_RCC_SDMMC1_IS_CLK_ENABLED
 
__HAL_RCC_SDIO_IS_CLK_ENABLED


	)

2637 
	#__HAL_RCC_SDMMC1_IS_CLK_DISABLED
 
__HAL_RCC_SDIO_IS_CLK_DISABLED


	)

2638 
	#Sdmmc1ClockS–eùiÚ
 
SdioClockS–eùiÚ


	)

2639 
	#RCC_PERIPHCLK_SDMMC1
 
RCC_PERIPHCLK_SDIO


	)

2640 
	#RCC_SDMMC1CLKSOURCE_CLK48
 
RCC_SDIOCLKSOURCE_CK48


	)

2641 
	#RCC_SDMMC1CLKSOURCE_SYSCLK
 
RCC_SDIOCLKSOURCE_SYSCLK


	)

2642 
	#__HAL_RCC_SDMMC1_CONFIG
 
__HAL_RCC_SDIO_CONFIG


	)

2643 
	#__HAL_RCC_GET_SDMMC1_SOURCE
 
__HAL_RCC_GET_SDIO_SOURCE


	)

2646 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2647 
	#__HAL_RCC_SDIO_FORCE_RESET
 
__HAL_RCC_SDMMC1_FORCE_RESET


	)

2648 
	#__HAL_RCC_SDIO_RELEASE_RESET
 
__HAL_RCC_SDMMC1_RELEASE_RESET


	)

2649 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE


	)

2650 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE


	)

2651 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2652 
	#__HAL_RCC_SDIO_CLK_DISABLE
 
__HAL_RCC_SDMMC1_CLK_DISABLE


	)

2653 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
 
__HAL_RCC_SDMMC1_IS_CLK_ENABLED


	)

2654 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
 
__HAL_RCC_SDMMC1_IS_CLK_DISABLED


	)

2655 
	#SdioClockS–eùiÚ
 
Sdmmc1ClockS–eùiÚ


	)

2656 
	#RCC_PERIPHCLK_SDIO
 
RCC_PERIPHCLK_SDMMC1


	)

2657 
	#__HAL_RCC_SDIO_CONFIG
 
__HAL_RCC_SDMMC1_CONFIG


	)

2658 
	#__HAL_RCC_GET_SDIO_SOURCE
 
__HAL_RCC_GET_SDMMC1_SOURCE


	)

2661 #ià
defšed
(
STM32H7
)

2662 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_ENABLE
()

	)

2663 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE
()

	)

2664 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_DISABLE
()

	)

2665 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE
()

	)

2666 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è
	`__HAL_RCC_USB1_OTG_HS_FORCE_RESET
()

	)

2667 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è
	`__HAL_RCC_USB1_OTG_HS_RELEASE_RESET
()

	)

2668 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE
()

	)

2669 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE
()

	)

2670 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE
()

	)

2671 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE
()

	)

2673 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_ENABLE
()

	)

2674 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE
()

	)

2675 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_DISABLE
()

	)

2676 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE
()

	)

2677 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è
	`__HAL_RCC_USB2_OTG_FS_FORCE_RESET
()

	)

2678 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è
	`__HAL_RCC_USB2_OTG_FS_RELEASE_RESET
()

	)

2679 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE
()

	)

2680 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE
()

	)

2681 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE
()

	)

2682 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE
()

	)

2685 #ià
defšed
(
STM32F7
)

2686 
	#RCC_SDIOCLKSOURCE_CLK48
 
RCC_SDMMC1CLKSOURCE_CLK48


	)

2687 
	#RCC_SDIOCLKSOURCE_SYSCLK
 
RCC_SDMMC1CLKSOURCE_SYSCLK


	)

2690 
	#__HAL_RCC_I2SCLK
 
__HAL_RCC_I2S_CONFIG


	)

2691 
	#__HAL_RCC_I2SCLK_CONFIG
 
__HAL_RCC_I2S_CONFIG


	)

2693 
	#__RCC_PLLSRC
 
RCC_GET_PLL_OSCSOURCE


	)

2695 
	#IS_RCC_MSIRANGE
 
IS_RCC_MSI_CLOCK_RANGE


	)

2696 
	#IS_RCC_RTCCLK_SOURCE
 
IS_RCC_RTCCLKSOURCE


	)

2697 
	#IS_RCC_SYSCLK_DIV
 
IS_RCC_HCLK


	)

2698 
	#IS_RCC_HCLK_DIV
 
IS_RCC_PCLK


	)

2699 
	#IS_RCC_PERIPHCLK
 
IS_RCC_PERIPHCLOCK


	)

2701 
	#RCC_IT_HSI14
 
RCC_IT_HSI14RDY


	)

2703 
	#RCC_IT_CSSLSE
 
RCC_IT_LSECSS


	)

2704 
	#RCC_IT_CSSHSE
 
RCC_IT_CSS


	)

2706 
	#RCC_PLLMUL_3
 
RCC_PLL_MUL3


	)

2707 
	#RCC_PLLMUL_4
 
RCC_PLL_MUL4


	)

2708 
	#RCC_PLLMUL_6
 
RCC_PLL_MUL6


	)

2709 
	#RCC_PLLMUL_8
 
RCC_PLL_MUL8


	)

2710 
	#RCC_PLLMUL_12
 
RCC_PLL_MUL12


	)

2711 
	#RCC_PLLMUL_16
 
RCC_PLL_MUL16


	)

2712 
	#RCC_PLLMUL_24
 
RCC_PLL_MUL24


	)

2713 
	#RCC_PLLMUL_32
 
RCC_PLL_MUL32


	)

2714 
	#RCC_PLLMUL_48
 
RCC_PLL_MUL48


	)

2716 
	#RCC_PLLDIV_2
 
RCC_PLL_DIV2


	)

2717 
	#RCC_PLLDIV_3
 
RCC_PLL_DIV3


	)

2718 
	#RCC_PLLDIV_4
 
RCC_PLL_DIV4


	)

2720 
	#IS_RCC_MCOSOURCE
 
IS_RCC_MCO1SOURCE


	)

2721 
	#__HAL_RCC_MCO_CONFIG
 
__HAL_RCC_MCO1_CONFIG


	)

2722 
	#RCC_MCO_NODIV
 
RCC_MCODIV_1


	)

2723 
	#RCC_MCO_DIV1
 
RCC_MCODIV_1


	)

2724 
	#RCC_MCO_DIV2
 
RCC_MCODIV_2


	)

2725 
	#RCC_MCO_DIV4
 
RCC_MCODIV_4


	)

2726 
	#RCC_MCO_DIV8
 
RCC_MCODIV_8


	)

2727 
	#RCC_MCO_DIV16
 
RCC_MCODIV_16


	)

2728 
	#RCC_MCO_DIV32
 
RCC_MCODIV_32


	)

2729 
	#RCC_MCO_DIV64
 
RCC_MCODIV_64


	)

2730 
	#RCC_MCO_DIV128
 
RCC_MCODIV_128


	)

2731 
	#RCC_MCOSOURCE_NONE
 
RCC_MCO1SOURCE_NOCLOCK


	)

2732 
	#RCC_MCOSOURCE_LSI
 
RCC_MCO1SOURCE_LSI


	)

2733 
	#RCC_MCOSOURCE_LSE
 
RCC_MCO1SOURCE_LSE


	)

2734 
	#RCC_MCOSOURCE_SYSCLK
 
RCC_MCO1SOURCE_SYSCLK


	)

2735 
	#RCC_MCOSOURCE_HSI
 
RCC_MCO1SOURCE_HSI


	)

2736 
	#RCC_MCOSOURCE_HSI14
 
RCC_MCO1SOURCE_HSI14


	)

2737 
	#RCC_MCOSOURCE_HSI48
 
RCC_MCO1SOURCE_HSI48


	)

2738 
	#RCC_MCOSOURCE_HSE
 
RCC_MCO1SOURCE_HSE


	)

2739 
	#RCC_MCOSOURCE_PLLCLK_DIV1
 
RCC_MCO1SOURCE_PLLCLK


	)

2740 
	#RCC_MCOSOURCE_PLLCLK_NODIV
 
RCC_MCO1SOURCE_PLLCLK


	)

2741 
	#RCC_MCOSOURCE_PLLCLK_DIV2
 
RCC_MCO1SOURCE_PLLCLK_DIV2


	)

2743 
	#RCC_RTCCLKSOURCE_NONE
 
RCC_RTCCLKSOURCE_NO_CLK


	)

2745 
	#RCC_USBCLK_PLLSAI1
 
RCC_USBCLKSOURCE_PLLSAI1


	)

2746 
	#RCC_USBCLK_PLL
 
RCC_USBCLKSOURCE_PLL


	)

2747 
	#RCC_USBCLK_MSI
 
RCC_USBCLKSOURCE_MSI


	)

2748 
	#RCC_USBCLKSOURCE_PLLCLK
 
RCC_USBCLKSOURCE_PLL


	)

2749 
	#RCC_USBPLLCLK_DIV1
 
RCC_USBCLKSOURCE_PLL


	)

2750 
	#RCC_USBPLLCLK_DIV1_5
 
RCC_USBCLKSOURCE_PLL_DIV1_5


	)

2751 
	#RCC_USBPLLCLK_DIV2
 
RCC_USBCLKSOURCE_PLL_DIV2


	)

2752 
	#RCC_USBPLLCLK_DIV3
 
RCC_USBCLKSOURCE_PLL_DIV3


	)

2754 
	#HSION_B™Numb”
 
RCC_HSION_BIT_NUMBER


	)

2755 
	#HSION_BITNUMBER
 
RCC_HSION_BIT_NUMBER


	)

2756 
	#HSEON_B™Numb”
 
RCC_HSEON_BIT_NUMBER


	)

2757 
	#HSEON_BITNUMBER
 
RCC_HSEON_BIT_NUMBER


	)

2758 
	#MSION_BITNUMBER
 
RCC_MSION_BIT_NUMBER


	)

2759 
	#CSSON_B™Numb”
 
RCC_CSSON_BIT_NUMBER


	)

2760 
	#CSSON_BITNUMBER
 
RCC_CSSON_BIT_NUMBER


	)

2761 
	#PLLON_B™Numb”
 
RCC_PLLON_BIT_NUMBER


	)

2762 
	#PLLON_BITNUMBER
 
RCC_PLLON_BIT_NUMBER


	)

2763 
	#PLLI2SON_B™Numb”
 
RCC_PLLI2SON_BIT_NUMBER


	)

2764 
	#I2SSRC_B™Numb”
 
RCC_I2SSRC_BIT_NUMBER


	)

2765 
	#RTCEN_B™Numb”
 
RCC_RTCEN_BIT_NUMBER


	)

2766 
	#RTCEN_BITNUMBER
 
RCC_RTCEN_BIT_NUMBER


	)

2767 
	#BDRST_B™Numb”
 
RCC_BDRST_BIT_NUMBER


	)

2768 
	#BDRST_BITNUMBER
 
RCC_BDRST_BIT_NUMBER


	)

2769 
	#RTCRST_BITNUMBER
 
RCC_RTCRST_BIT_NUMBER


	)

2770 
	#LSION_B™Numb”
 
RCC_LSION_BIT_NUMBER


	)

2771 
	#LSION_BITNUMBER
 
RCC_LSION_BIT_NUMBER


	)

2772 
	#LSEON_B™Numb”
 
RCC_LSEON_BIT_NUMBER


	)

2773 
	#LSEON_BITNUMBER
 
RCC_LSEON_BIT_NUMBER


	)

2774 
	#LSEBYP_BITNUMBER
 
RCC_LSEBYP_BIT_NUMBER


	)

2775 
	#PLLSAION_B™Numb”
 
RCC_PLLSAION_BIT_NUMBER


	)

2776 
	#TIMPRE_B™Numb”
 
RCC_TIMPRE_BIT_NUMBER


	)

2777 
	#RMVF_B™Numb”
 
RCC_RMVF_BIT_NUMBER


	)

2778 
	#RMVF_BITNUMBER
 
RCC_RMVF_BIT_NUMBER


	)

2779 
	#RCC_CR2_HSI14TRIM_B™Numb”
 
RCC_HSI14TRIM_BIT_NUMBER


	)

2780 
	#CR_BYTE2_ADDRESS
 
RCC_CR_BYTE2_ADDRESS


	)

2781 
	#CIR_BYTE1_ADDRESS
 
RCC_CIR_BYTE1_ADDRESS


	)

2782 
	#CIR_BYTE2_ADDRESS
 
RCC_CIR_BYTE2_ADDRESS


	)

2783 
	#BDCR_BYTE0_ADDRESS
 
RCC_BDCR_BYTE0_ADDRESS


	)

2784 
	#DBP_TIMEOUT_VALUE
 
RCC_DBP_TIMEOUT_VALUE


	)

2785 
	#LSE_TIMEOUT_VALUE
 
RCC_LSE_TIMEOUT_VALUE


	)

2787 
	#CR_HSION_BB
 
RCC_CR_HSION_BB


	)

2788 
	#CR_CSSON_BB
 
RCC_CR_CSSON_BB


	)

2789 
	#CR_PLLON_BB
 
RCC_CR_PLLON_BB


	)

2790 
	#CR_PLLI2SON_BB
 
RCC_CR_PLLI2SON_BB


	)

2791 
	#CR_MSION_BB
 
RCC_CR_MSION_BB


	)

2792 
	#CSR_LSION_BB
 
RCC_CSR_LSION_BB


	)

2793 
	#CSR_LSEON_BB
 
RCC_CSR_LSEON_BB


	)

2794 
	#CSR_LSEBYP_BB
 
RCC_CSR_LSEBYP_BB


	)

2795 
	#CSR_RTCEN_BB
 
RCC_CSR_RTCEN_BB


	)

2796 
	#CSR_RTCRST_BB
 
RCC_CSR_RTCRST_BB


	)

2797 
	#CFGR_I2SSRC_BB
 
RCC_CFGR_I2SSRC_BB


	)

2798 
	#BDCR_RTCEN_BB
 
RCC_BDCR_RTCEN_BB


	)

2799 
	#BDCR_BDRST_BB
 
RCC_BDCR_BDRST_BB


	)

2800 
	#CR_HSEON_BB
 
RCC_CR_HSEON_BB


	)

2801 
	#CSR_RMVF_BB
 
RCC_CSR_RMVF_BB


	)

2802 
	#CR_PLLSAION_BB
 
RCC_CR_PLLSAION_BB


	)

2803 
	#DCKCFGR_TIMPRE_BB
 
RCC_DCKCFGR_TIMPRE_BB


	)

2805 
	#__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE


	)

2806 
	#__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE


	)

2807 
	#__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE


	)

2808 
	#__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE


	)

2809 
	#__HAL_RCC_CRS_CALCULATE_RELOADVALUE
 
__HAL_RCC_CRS_RELOADVALUE_CALCULATE


	)

2811 
	#__HAL_RCC_GET_IT_SOURCE
 
__HAL_RCC_GET_IT


	)

2813 
	#RCC_CRS_SYNCWARM
 
RCC_CRS_SYNCWARN


	)

2814 
	#RCC_CRS_TRIMOV
 
RCC_CRS_TRIMOVF


	)

2816 
	#RCC_PERIPHCLK_CK48
 
RCC_PERIPHCLK_CLK48


	)

2817 
	#RCC_CK48CLKSOURCE_PLLQ
 
RCC_CLK48CLKSOURCE_PLLQ


	)

2818 
	#RCC_CK48CLKSOURCE_PLLSAIP
 
RCC_CLK48CLKSOURCE_PLLSAIP


	)

2819 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 
RCC_CLK48CLKSOURCE_PLLI2SQ


	)

2820 
	#IS_RCC_CK48CLKSOURCE
 
IS_RCC_CLK48CLKSOURCE


	)

2821 
	#RCC_SDIOCLKSOURCE_CK48
 
RCC_SDIOCLKSOURCE_CLK48


	)

2823 
	#__HAL_RCC_DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM1_CLK_ENABLE


	)

2824 
	#__HAL_RCC_DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM1_CLK_DISABLE


	)

2825 
	#__HAL_RCC_DFSDM_IS_CLK_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_ENABLED


	)

2826 
	#__HAL_RCC_DFSDM_IS_CLK_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_DISABLED


	)

2827 
	#__HAL_RCC_DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM1_FORCE_RESET


	)

2828 
	#__HAL_RCC_DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM1_RELEASE_RESET


	)

2829 
	#__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE


	)

2830 
	#__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE


	)

2831 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED


	)

2832 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED


	)

2833 
	#DfsdmClockS–eùiÚ
 
Dfsdm1ClockS–eùiÚ


	)

2834 
	#RCC_PERIPHCLK_DFSDM
 
RCC_PERIPHCLK_DFSDM1


	)

2835 
	#RCC_DFSDMCLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2836 
	#RCC_DFSDMCLKSOURCE_SYSCLK
 
RCC_DFSDM1CLKSOURCE_SYSCLK


	)

2837 
	#__HAL_RCC_DFSDM_CONFIG
 
__HAL_RCC_DFSDM1_CONFIG


	)

2838 
	#__HAL_RCC_GET_DFSDM_SOURCE
 
__HAL_RCC_GET_DFSDM1_SOURCE


	)

2839 
	#RCC_DFSDM1CLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2840 
	#RCC_SWPMI1CLKSOURCE_PCLK
 
RCC_SWPMI1CLKSOURCE_PCLK1


	)

2841 
	#RCC_LPTIM1CLKSOURCE_PCLK
 
RCC_LPTIM1CLKSOURCE_PCLK1


	)

2842 
	#RCC_LPTIM2CLKSOURCE_PCLK
 
RCC_LPTIM2CLKSOURCE_PCLK1


	)

2844 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S1


	)

2845 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S2


	)

2846 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S1


	)

2847 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S2


	)

2848 
	#RCC_DFSDM1CLKSOURCE_APB2
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2849 
	#RCC_DFSDM2CLKSOURCE_APB2
 
RCC_DFSDM2CLKSOURCE_PCLK2


	)

2850 
	#RCC_FMPI2C1CLKSOURCE_APB
 
RCC_FMPI2C1CLKSOURCE_PCLK1


	)

2859 
	#HAL_RNG_R—dyC®lback
(
__HANDLE__
è
	`HAL_RNG_R—dyD©aC®lback
((__HANDLE__), 
ušt32_t
 
¿ndom32b™
)

	)

2869 
	#__HAL_RTC_CLEAR_FLAG
 
__HAL_RTC_EXTI_CLEAR_FLAG


	)

2870 
	#__HAL_RTC_DISABLE_IT
 
__HAL_RTC_EXTI_DISABLE_IT


	)

2871 
	#__HAL_RTC_ENABLE_IT
 
__HAL_RTC_EXTI_ENABLE_IT


	)

2873 #ià
defšed
 (
STM32F1
)

2874 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
()

	)

2876 
	#__HAL_RTC_EXTI_ENABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
()

	)

2878 
	#__HAL_RTC_EXTI_DISABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
()

	)

2880 
	#__HAL_RTC_EXTI_GET_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
()

	)

2882 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
()

	)

2884 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
() : \

2885 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
() : \

2886 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
()))

	)

2887 
	#__HAL_RTC_EXTI_ENABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
() : \

2888 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
() : \

2889 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
()))

	)

2890 
	#__HAL_RTC_EXTI_DISABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
() : \

2891 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
() : \

2892 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
()))

	)

2893 
	#__HAL_RTC_EXTI_GET_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
() : \

2894 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
() : \

2895 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
()))

	)

2896 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
() : \

2897 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
() : \

2898 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
()))

	)

2901 
	#IS_ALARM
 
IS_RTC_ALARM


	)

2902 
	#IS_ALARM_MASK
 
IS_RTC_ALARM_MASK


	)

2903 
	#IS_TAMPER
 
IS_RTC_TAMPER


	)

2904 
	#IS_TAMPER_ERASE_MODE
 
IS_RTC_TAMPER_ERASE_MODE


	)

2905 
	#IS_TAMPER_FILTER
 
IS_RTC_TAMPER_FILTER


	)

2906 
	#IS_TAMPER_INTERRUPT
 
IS_RTC_TAMPER_INTERRUPT


	)

2907 
	#IS_TAMPER_MASKFLAG_STATE
 
IS_RTC_TAMPER_MASKFLAG_STATE


	)

2908 
	#IS_TAMPER_PRECHARGE_DURATION
 
IS_RTC_TAMPER_PRECHARGE_DURATION


	)

2909 
	#IS_TAMPER_PULLUP_STATE
 
IS_RTC_TAMPER_PULLUP_STATE


	)

2910 
	#IS_TAMPER_SAMPLING_FREQ
 
IS_RTC_TAMPER_SAMPLING_FREQ


	)

2911 
	#IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
 
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION


	)

2912 
	#IS_TAMPER_TRIGGER
 
IS_RTC_TAMPER_TRIGGER


	)

2913 
	#IS_WAKEUP_CLOCK
 
IS_RTC_WAKEUP_CLOCK


	)

2914 
	#IS_WAKEUP_COUNTER
 
IS_RTC_WAKEUP_COUNTER


	)

2916 
	#__RTC_WRITEPROTECTION_ENABLE
 
__HAL_RTC_WRITEPROTECTION_ENABLE


	)

2917 
	#__RTC_WRITEPROTECTION_DISABLE
 
__HAL_RTC_WRITEPROTECTION_DISABLE


	)

2927 
	#SD_OCR_CID_CSD_OVERWRIETE
 
SD_OCR_CID_CSD_OVERWRITE


	)

2928 
	#SD_CMD_SD_APP_STAUS
 
SD_CMD_SD_APP_STATUS


	)

2930 #ià
defšed
(
STM32F4
è|| defšed(
STM32F2
)

2931 
	#SD_SDMMC_DISABLED
 
SD_SDIO_DISABLED


	)

2932 
	#SD_SDMMC_FUNCTION_BUSY
 
SD_SDIO_FUNCTION_BUSY


	)

2933 
	#SD_SDMMC_FUNCTION_FAILED
 
SD_SDIO_FUNCTION_FAILED


	)

2934 
	#SD_SDMMC_UNKNOWN_FUNCTION
 
SD_SDIO_UNKNOWN_FUNCTION


	)

2935 
	#SD_CMD_SDMMC_SEN_OP_COND
 
SD_CMD_SDIO_SEN_OP_COND


	)

2936 
	#SD_CMD_SDMMC_RW_DIRECT
 
SD_CMD_SDIO_RW_DIRECT


	)

2937 
	#SD_CMD_SDMMC_RW_EXTENDED
 
SD_CMD_SDIO_RW_EXTENDED


	)

2938 
	#__HAL_SD_SDMMC_ENABLE
 
__HAL_SD_SDIO_ENABLE


	)

2939 
	#__HAL_SD_SDMMC_DISABLE
 
__HAL_SD_SDIO_DISABLE


	)

2940 
	#__HAL_SD_SDMMC_DMA_ENABLE
 
__HAL_SD_SDIO_DMA_ENABLE


	)

2941 
	#__HAL_SD_SDMMC_DMA_DISABLE
 
__HAL_SD_SDIO_DMA_DISABL


	)

2942 
	#__HAL_SD_SDMMC_ENABLE_IT
 
__HAL_SD_SDIO_ENABLE_IT


	)

2943 
	#__HAL_SD_SDMMC_DISABLE_IT
 
__HAL_SD_SDIO_DISABLE_IT


	)

2944 
	#__HAL_SD_SDMMC_GET_FLAG
 
__HAL_SD_SDIO_GET_FLAG


	)

2945 
	#__HAL_SD_SDMMC_CLEAR_FLAG
 
__HAL_SD_SDIO_CLEAR_FLAG


	)

2946 
	#__HAL_SD_SDMMC_GET_IT
 
__HAL_SD_SDIO_GET_IT


	)

2947 
	#__HAL_SD_SDMMC_CLEAR_IT
 
__HAL_SD_SDIO_CLEAR_IT


	)

2948 
	#SDMMC_STATIC_FLAGS
 
SDIO_STATIC_FLAGS


	)

2949 
	#SDMMC_CMD0TIMEOUT
 
SDIO_CMD0TIMEOUT


	)

2950 
	#SD_SDMMC_SEND_IF_COND
 
SD_SDIO_SEND_IF_COND


	)

2952 
	#SDMMC1_IRQn
 
SDIO_IRQn


	)

2953 
	#SDMMC1_IRQHªdËr
 
SDIO_IRQHªdËr


	)

2956 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2957 
	#SD_SDIO_DISABLED
 
SD_SDMMC_DISABLED


	)

2958 
	#SD_SDIO_FUNCTION_BUSY
 
SD_SDMMC_FUNCTION_BUSY


	)

2959 
	#SD_SDIO_FUNCTION_FAILED
 
SD_SDMMC_FUNCTION_FAILED


	)

2960 
	#SD_SDIO_UNKNOWN_FUNCTION
 
SD_SDMMC_UNKNOWN_FUNCTION


	)

2961 
	#SD_CMD_SDIO_SEN_OP_COND
 
SD_CMD_SDMMC_SEN_OP_COND


	)

2962 
	#SD_CMD_SDIO_RW_DIRECT
 
SD_CMD_SDMMC_RW_DIRECT


	)

2963 
	#SD_CMD_SDIO_RW_EXTENDED
 
SD_CMD_SDMMC_RW_EXTENDED


	)

2964 
	#__HAL_SD_SDIO_ENABLE
 
__HAL_SD_SDMMC_ENABLE


	)

2965 
	#__HAL_SD_SDIO_DISABLE
 
__HAL_SD_SDMMC_DISABLE


	)

2966 
	#__HAL_SD_SDIO_DMA_ENABLE
 
__HAL_SD_SDMMC_DMA_ENABLE


	)

2967 
	#__HAL_SD_SDIO_DMA_DISABL
 
__HAL_SD_SDMMC_DMA_DISABLE


	)

2968 
	#__HAL_SD_SDIO_ENABLE_IT
 
__HAL_SD_SDMMC_ENABLE_IT


	)

2969 
	#__HAL_SD_SDIO_DISABLE_IT
 
__HAL_SD_SDMMC_DISABLE_IT


	)

2970 
	#__HAL_SD_SDIO_GET_FLAG
 
__HAL_SD_SDMMC_GET_FLAG


	)

2971 
	#__HAL_SD_SDIO_CLEAR_FLAG
 
__HAL_SD_SDMMC_CLEAR_FLAG


	)

2972 
	#__HAL_SD_SDIO_GET_IT
 
__HAL_SD_SDMMC_GET_IT


	)

2973 
	#__HAL_SD_SDIO_CLEAR_IT
 
__HAL_SD_SDMMC_CLEAR_IT


	)

2974 
	#SDIO_STATIC_FLAGS
 
SDMMC_STATIC_FLAGS


	)

2975 
	#SDIO_CMD0TIMEOUT
 
SDMMC_CMD0TIMEOUT


	)

2976 
	#SD_SDIO_SEND_IF_COND
 
SD_SDMMC_SEND_IF_COND


	)

2978 
	#SDIO_IRQn
 
SDMMC1_IRQn


	)

2979 
	#SDIO_IRQHªdËr
 
SDMMC1_IRQHªdËr


	)

2982 #ià
defšed
(
STM32F7
è|| defšed(
STM32F4
è|| defšed(
STM32F2
)

2983 
	#HAL_SD_C¬dCIDTy³def
 
HAL_SD_C¬dCIDTy³Def


	)

2984 
	#HAL_SD_C¬dCSDTy³def
 
HAL_SD_C¬dCSDTy³Def


	)

2985 
	#HAL_SD_C¬dStusTy³def
 
HAL_SD_C¬dStusTy³Def


	)

2986 
	#HAL_SD_C¬dS‹Ty³def
 
HAL_SD_C¬dS‹Ty³Def


	)

2997 
	#__SMARTCARD_ENABLE_IT
 
__HAL_SMARTCARD_ENABLE_IT


	)

2998 
	#__SMARTCARD_DISABLE_IT
 
__HAL_SMARTCARD_DISABLE_IT


	)

2999 
	#__SMARTCARD_ENABLE
 
__HAL_SMARTCARD_ENABLE


	)

3000 
	#__SMARTCARD_DISABLE
 
__HAL_SMARTCARD_DISABLE


	)

3001 
	#__SMARTCARD_DMA_REQUEST_ENABLE
 
__HAL_SMARTCARD_DMA_REQUEST_ENABLE


	)

3002 
	#__SMARTCARD_DMA_REQUEST_DISABLE
 
__HAL_SMARTCARD_DMA_REQUEST_DISABLE


	)

3004 
	#__HAL_SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3005 
	#__SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3007 
	#IS_SMARTCARD_ONEBIT_SAMPLING
 
IS_SMARTCARD_ONE_BIT_SAMPLE


	)

3016 
	#__HAL_SMBUS_RESET_CR1
 
SMBUS_RESET_CR1


	)

3017 
	#__HAL_SMBUS_RESET_CR2
 
SMBUS_RESET_CR2


	)

3018 
	#__HAL_SMBUS_GENERATE_START
 
SMBUS_GENERATE_START


	)

3019 
	#__HAL_SMBUS_GET_ADDR_MATCH
 
SMBUS_GET_ADDR_MATCH


	)

3020 
	#__HAL_SMBUS_GET_DIR
 
SMBUS_GET_DIR


	)

3021 
	#__HAL_SMBUS_GET_STOP_MODE
 
SMBUS_GET_STOP_MODE


	)

3022 
	#__HAL_SMBUS_GET_PEC_MODE
 
SMBUS_GET_PEC_MODE


	)

3023 
	#__HAL_SMBUS_GET_ALERT_ENABLED
 
SMBUS_GET_ALERT_ENABLED


	)

3032 
	#__HAL_SPI_1LINE_TX
 
SPI_1LINE_TX


	)

3033 
	#__HAL_SPI_1LINE_RX
 
SPI_1LINE_RX


	)

3034 
	#__HAL_SPI_RESET_CRC
 
SPI_RESET_CRC


	)

3044 
	#__HAL_UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3045 
	#__HAL_UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3046 
	#__UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3047 
	#__UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3049 
	#IS_UART_WAKEUPMETHODE
 
IS_UART_WAKEUPMETHOD


	)

3051 
	#IS_UART_ONEBIT_SAMPLE
 
IS_UART_ONE_BIT_SAMPLE


	)

3052 
	#IS_UART_ONEBIT_SAMPLING
 
IS_UART_ONE_BIT_SAMPLE


	)

3063 
	#__USART_ENABLE_IT
 
__HAL_USART_ENABLE_IT


	)

3064 
	#__USART_DISABLE_IT
 
__HAL_USART_DISABLE_IT


	)

3065 
	#__USART_ENABLE
 
__HAL_USART_ENABLE


	)

3066 
	#__USART_DISABLE
 
__HAL_USART_DISABLE


	)

3068 
	#__HAL_USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3069 
	#__USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3078 
	#USB_EXTI_LINE_WAKEUP
 
USB_WAKEUP_EXTI_LINE


	)

3080 
	#USB_FS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE


	)

3081 
	#USB_FS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE


	)

3082 
	#USB_FS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3083 
	#USB_FS_EXTI_LINE_WAKEUP
 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

3085 
	#USB_HS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE


	)

3086 
	#USB_HS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE


	)

3087 
	#USB_HS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3088 
	#USB_HS_EXTI_LINE_WAKEUP
 
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

3090 
	#__HAL_USB_EXTI_ENABLE_IT
 
__HAL_USB_WAKEUP_EXTI_ENABLE_IT


	)

3091 
	#__HAL_USB_EXTI_DISABLE_IT
 
__HAL_USB_WAKEUP_EXTI_DISABLE_IT


	)

3092 
	#__HAL_USB_EXTI_GET_FLAG
 
__HAL_USB_WAKEUP_EXTI_GET_FLAG


	)

3093 
	#__HAL_USB_EXTI_CLEAR_FLAG
 
__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG


	)

3094 
	#__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3095 
	#__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3096 
	#__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3098 
	#__HAL_USB_FS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT


	)

3099 
	#__HAL_USB_FS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT


	)

3100 
	#__HAL_USB_FS_EXTI_GET_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG


	)

3101 
	#__HAL_USB_FS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG


	)

3102 
	#__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3103 
	#__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3104 
	#__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3105 
	#__HAL_USB_FS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


	)

3107 
	#__HAL_USB_HS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT


	)

3108 
	#__HAL_USB_HS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT


	)

3109 
	#__HAL_USB_HS_EXTI_GET_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG


	)

3110 
	#__HAL_USB_HS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG


	)

3111 
	#__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3112 
	#__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3113 
	#__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3114 
	#__HAL_USB_HS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


	)

3116 
	#HAL_PCD_AùiveRemÙeWakeup
 
HAL_PCD_Aùiv©eRemÙeWakeup


	)

3117 
	#HAL_PCD_DeAùiveRemÙeWakeup
 
HAL_PCD_DeAùiv©eRemÙeWakeup


	)

3119 
	#HAL_PCD_S‘TxFiFo
 
HAL_PCDEx_S‘TxFiFo


	)

3120 
	#HAL_PCD_S‘RxFiFo
 
HAL_PCDEx_S‘RxFiFo


	)

3128 
	#__HAL_TIM_S‘ICP»sÿËrV®ue
 
TIM_SET_ICPRESCALERVALUE


	)

3129 
	#__HAL_TIM_Re£tICP»sÿËrV®ue
 
TIM_RESET_ICPRESCALERVALUE


	)

3131 
	#TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3132 
	#TIM_GET_CLEAR_IT
 
__HAL_TIM_CLEAR_IT


	)

3134 
	#__HAL_TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3136 
	#__HAL_TIM_DIRECTION_STATUS
 
__HAL_TIM_IS_TIM_COUNTING_DOWN


	)

3137 
	#__HAL_TIM_PRESCALER
 
__HAL_TIM_SET_PRESCALER


	)

3138 
	#__HAL_TIM_S‘CouÁ”
 
__HAL_TIM_SET_COUNTER


	)

3139 
	#__HAL_TIM_G‘CouÁ”
 
__HAL_TIM_GET_COUNTER


	)

3140 
	#__HAL_TIM_S‘AutÜ–ßd
 
__HAL_TIM_SET_AUTORELOAD


	)

3141 
	#__HAL_TIM_G‘AutÜ–ßd
 
__HAL_TIM_GET_AUTORELOAD


	)

3142 
	#__HAL_TIM_S‘ClockDivisiÚ
 
__HAL_TIM_SET_CLOCKDIVISION


	)

3143 
	#__HAL_TIM_G‘ClockDivisiÚ
 
__HAL_TIM_GET_CLOCKDIVISION


	)

3144 
	#__HAL_TIM_S‘ICP»sÿËr
 
__HAL_TIM_SET_ICPRESCALER


	)

3145 
	#__HAL_TIM_G‘ICP»sÿËr
 
__HAL_TIM_GET_ICPRESCALER


	)

3146 
	#__HAL_TIM_S‘Com·»
 
__HAL_TIM_SET_COMPARE


	)

3147 
	#__HAL_TIM_G‘Com·»
 
__HAL_TIM_GET_COMPARE


	)

3149 
	#TIM_BREAKINPUTSOURCE_DFSDM
 
TIM_BREAKINPUTSOURCE_DFSDM1


	)

3158 
	#__HAL_ETH_EXTI_ENABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT


	)

3159 
	#__HAL_ETH_EXTI_DISABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT


	)

3160 
	#__HAL_ETH_EXTI_GET_FLAG
 
__HAL_ETH_WAKEUP_EXTI_GET_FLAG


	)

3161 
	#__HAL_ETH_EXTI_CLEAR_FLAG
 
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG


	)

3162 
	#__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER


	)

3163 
	#__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER


	)

3164 
	#__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


	)

3166 
	#ETH_PROMISCIOUSMODE_ENABLE
 
ETH_PROMISCUOUS_MODE_ENABLE


	)

3167 
	#ETH_PROMISCIOUSMODE_DISABLE
 
ETH_PROMISCUOUS_MODE_DISABLE


	)

3168 
	#IS_ETH_PROMISCIOUS_MODE
 
IS_ETH_PROMISCUOUS_MODE


	)

3176 
	#__HAL_LTDC_LAYER
 
LTDC_LAYER


	)

3177 
	#__HAL_LTDC_RELOAD_CONFIG
 
__HAL_LTDC_RELOAD_IMMEDIATE_CONFIG


	)

3185 
	#SAI_OUTPUTDRIVE_DISABLED
 
SAI_OUTPUTDRIVE_DISABLE


	)

3186 
	#SAI_OUTPUTDRIVE_ENABLED
 
SAI_OUTPUTDRIVE_ENABLE


	)

3187 
	#SAI_MASTERDIVIDER_ENABLED
 
SAI_MASTERDIVIDER_ENABLE


	)

3188 
	#SAI_MASTERDIVIDER_DISABLED
 
SAI_MASTERDIVIDER_DISABLE


	)

3189 
	#SAI_STREOMODE
 
SAI_STEREOMODE


	)

3190 
	#SAI_FIFOStus_Em±y
 
SAI_FIFOSTATUS_EMPTY


	)

3191 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_LESS1QUARTERFULL


	)

3192 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_1QUARTERFULL


	)

3193 
	#SAI_FIFOStus_H®fFuÎ
 
SAI_FIFOSTATUS_HALFFULL


	)

3194 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 
SAI_FIFOSTATUS_3QUARTERFULL


	)

3195 
	#SAI_FIFOStus_FuÎ
 
SAI_FIFOSTATUS_FULL


	)

3196 
	#IS_SAI_BLOCK_MONO_STREO_MODE
 
IS_SAI_BLOCK_MONO_STEREO_MODE


	)

3197 
	#SAI_SYNCHRONOUS_EXT
 
SAI_SYNCHRONOUS_EXT_SAI1


	)

3198 
	#SAI_SYNCEXT_IN_ENABLE
 
SAI_SYNCEXT_OUTBLOCKA_ENABLE


	)

3212 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h

38 #iâdeà
__STM32F1xx_HAL_H


39 
	#__STM32F1xx_HAL_H


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32f1xx_h®_cÚf.h
"

68 
HAL_TICK_FREQ_10HZ
 = 100U,

69 
HAL_TICK_FREQ_100HZ
 = 10U,

70 
HAL_TICK_FREQ_1KHZ
 = 1U,

71 
HAL_TICK_FREQ_DEFAULT
 = 
HAL_TICK_FREQ_1KHZ


72 } 
	tHAL_TickF»qTy³Def
;

101 
	#__HAL_DBGMCU_FREEZE_TIM2
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM2_STOP
)

	)

102 
	#__HAL_DBGMCU_UNFREEZE_TIM2
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM2_STOP
)

	)

107 
	#__HAL_DBGMCU_FREEZE_TIM3
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM3_STOP
)

	)

108 
	#__HAL_DBGMCU_UNFREEZE_TIM3
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM3_STOP
)

	)

110 #ià
defšed
 (
DBGMCU_CR_DBG_TIM4_STOP
)

114 
	#__HAL_DBGMCU_FREEZE_TIM4
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM4_STOP
)

	)

115 
	#__HAL_DBGMCU_UNFREEZE_TIM4
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM4_STOP
)

	)

118 #ià
defšed
 (
DBGMCU_CR_DBG_TIM5_STOP
)

122 
	#__HAL_DBGMCU_FREEZE_TIM5
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM5_STOP
)

	)

123 
	#__HAL_DBGMCU_UNFREEZE_TIM5
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM5_STOP
)

	)

126 #ià
defšed
 (
DBGMCU_CR_DBG_TIM6_STOP
)

130 
	#__HAL_DBGMCU_FREEZE_TIM6
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM6_STOP
)

	)

131 
	#__HAL_DBGMCU_UNFREEZE_TIM6
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM6_STOP
)

	)

134 #ià
defšed
 (
DBGMCU_CR_DBG_TIM7_STOP
)

138 
	#__HAL_DBGMCU_FREEZE_TIM7
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM7_STOP
)

	)

139 
	#__HAL_DBGMCU_UNFREEZE_TIM7
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM7_STOP
)

	)

142 #ià
defšed
 (
DBGMCU_CR_DBG_TIM12_STOP
)

146 
	#__HAL_DBGMCU_FREEZE_TIM12
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM12_STOP
)

	)

147 
	#__HAL_DBGMCU_UNFREEZE_TIM12
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM12_STOP
)

	)

150 #ià
defšed
 (
DBGMCU_CR_DBG_TIM13_STOP
)

154 
	#__HAL_DBGMCU_FREEZE_TIM13
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM13_STOP
)

	)

155 
	#__HAL_DBGMCU_UNFREEZE_TIM13
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM13_STOP
)

	)

158 #ià
defšed
 (
DBGMCU_CR_DBG_TIM14_STOP
)

162 
	#__HAL_DBGMCU_FREEZE_TIM14
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM14_STOP
)

	)

163 
	#__HAL_DBGMCU_UNFREEZE_TIM14
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM14_STOP
)

	)

169 
	#__HAL_DBGMCU_FREEZE_WWDG
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_WWDG_STOP
)

	)

170 
	#__HAL_DBGMCU_UNFREEZE_WWDG
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_WWDG_STOP
)

	)

175 
	#__HAL_DBGMCU_FREEZE_IWDG
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_IWDG_STOP
)

	)

176 
	#__HAL_DBGMCU_UNFREEZE_IWDG
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_IWDG_STOP
)

	)

181 
	#__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
)

	)

182 
	#__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
)

	)

184 #ià
defšed
 (
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
)

188 
	#__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
)

	)

189 
	#__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
)

	)

192 #ià
defšed
 (
DBGMCU_CR_DBG_CAN1_STOP
)

196 
	#__HAL_DBGMCU_FREEZE_CAN1
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_CAN1_STOP
)

	)

197 
	#__HAL_DBGMCU_UNFREEZE_CAN1
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_CAN1_STOP
)

	)

200 #ià
defšed
 (
DBGMCU_CR_DBG_CAN2_STOP
)

204 
	#__HAL_DBGMCU_FREEZE_CAN2
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_CAN2_STOP
)

	)

205 
	#__HAL_DBGMCU_UNFREEZE_CAN2
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_CAN2_STOP
)

	)

209 #ià
defšed
 (
DBGMCU_CR_DBG_TIM1_STOP
)

213 
	#__HAL_DBGMCU_FREEZE_TIM1
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM1_STOP
)

	)

214 
	#__HAL_DBGMCU_UNFREEZE_TIM1
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM1_STOP
)

	)

217 #ià
defšed
 (
DBGMCU_CR_DBG_TIM8_STOP
)

221 
	#__HAL_DBGMCU_FREEZE_TIM8
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM8_STOP
)

	)

222 
	#__HAL_DBGMCU_UNFREEZE_TIM8
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM8_STOP
)

	)

225 #ià
defšed
 (
DBGMCU_CR_DBG_TIM9_STOP
)

229 
	#__HAL_DBGMCU_FREEZE_TIM9
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM9_STOP
)

	)

230 
	#__HAL_DBGMCU_UNFREEZE_TIM9
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM9_STOP
)

	)

233 #ià
defšed
 (
DBGMCU_CR_DBG_TIM10_STOP
)

237 
	#__HAL_DBGMCU_FREEZE_TIM10
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM10_STOP
)

	)

238 
	#__HAL_DBGMCU_UNFREEZE_TIM10
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM10_STOP
)

	)

241 #ià
defšed
 (
DBGMCU_CR_DBG_TIM11_STOP
)

245 
	#__HAL_DBGMCU_FREEZE_TIM11
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM11_STOP
)

	)

246 
	#__HAL_DBGMCU_UNFREEZE_TIM11
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM11_STOP
)

	)

250 #ià
defšed
 (
DBGMCU_CR_DBG_TIM15_STOP
)

254 
	#__HAL_DBGMCU_FREEZE_TIM15
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM15_STOP
)

	)

255 
	#__HAL_DBGMCU_UNFREEZE_TIM15
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM15_STOP
)

	)

258 #ià
defšed
 (
DBGMCU_CR_DBG_TIM16_STOP
)

262 
	#__HAL_DBGMCU_FREEZE_TIM16
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM16_STOP
)

	)

263 
	#__HAL_DBGMCU_UNFREEZE_TIM16
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM16_STOP
)

	)

266 #ià
defšed
 (
DBGMCU_CR_DBG_TIM17_STOP
)

270 
	#__HAL_DBGMCU_FREEZE_TIM17
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM17_STOP
)

	)

271 
	#__HAL_DBGMCU_UNFREEZE_TIM17
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM17_STOP
)

	)

281 
	#IS_TICKFREQ
(
FREQ
è(((FREQè=ð
HAL_TICK_FREQ_10HZ
) || \

282 ((
FREQ
è=ð
HAL_TICK_FREQ_100HZ
) || \

283 ((
FREQ
è=ð
HAL_TICK_FREQ_1KHZ
))

	)

296 
HAL_StusTy³Def
 
HAL_In™
();

297 
HAL_StusTy³Def
 
HAL_DeIn™
();

298 
HAL_M¥In™
();

299 
HAL_M¥DeIn™
();

300 
HAL_StusTy³Def
 
HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
);

309 
HAL_IncTick
();

310 
HAL_D–ay
(
ušt32_t
 
D–ay
);

311 
ušt32_t
 
HAL_G‘Tick
();

312 
ušt32_t
 
HAL_G‘TickPrio
();

313 
HAL_StusTy³Def
 
HAL_S‘TickF»q
(
HAL_TickF»qTy³Def
 
F»q
);

314 
HAL_TickF»qTy³Def
 
HAL_G‘TickF»q
();

315 
HAL_Su¥’dTick
();

316 
HAL_ResumeTick
();

317 
ušt32_t
 
HAL_G‘H®V”siÚ
();

318 
ušt32_t
 
HAL_G‘REVID
();

319 
ušt32_t
 
HAL_G‘DEVID
();

320 
HAL_DBGMCU_EÇbËDBGSË•Mode
();

321 
HAL_DBGMCU_Di§bËDBGSË•Mode
();

322 
HAL_DBGMCU_EÇbËDBGStÝMode
();

323 
HAL_DBGMCU_Di§bËDBGStÝMode
();

324 
HAL_DBGMCU_EÇbËDBGSndbyMode
();

325 
HAL_DBGMCU_Di§bËDBGSndbyMode
();

326 
HAL_G‘UID
(
ušt32_t
 *
UID
);

359 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h

37 #iâdeà
__STM32F1xx_HAL_ADC_H


38 
	#__STM32F1xx_HAL_ADC_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

69 
ušt32_t
 
D©aAlign
;

72 
ušt32_t
 
SÿnCÚvMode
;

83 
ušt32_t
 
CÚtšuousCÚvMode
;

86 
ušt32_t
 
NbrOfCÚv”siÚ
;

89 
ušt32_t
 
DiscÚtšuousCÚvMode
;

93 
ušt32_t
 
NbrOfDiscCÚv”siÚ
;

96 
ušt32_t
 
Ex‹º®TrigCÚv
;

100 }
	tADC_In™Ty³Def
;

109 
ušt32_t
 
ChªÃl
;

116 
ušt32_t
 
Rªk
;

119 
ušt32_t
 
Sam¶šgTime
;

128 }
	tADC_ChªÃlCÚfTy³Def
;

137 
ušt32_t
 
W©chdogMode
;

139 
ušt32_t
 
ChªÃl
;

142 
ušt32_t
 
ITMode
;

144 
ušt32_t
 
HighTh»shÞd
;

146 
ušt32_t
 
LowTh»shÞd
;

148 
ušt32_t
 
W©chdogNumb”
;

149 }
	tADC_AÇlogWDGCÚfTy³Def
;

155 
	#HAL_ADC_STATE_RESET
 0x00000000U

	)

156 
	#HAL_ADC_STATE_READY
 0x00000001U

	)

157 
	#HAL_ADC_STATE_BUSY_INTERNAL
 0x00000002U

	)

158 
	#HAL_ADC_STATE_TIMEOUT
 0x00000004U

	)

161 
	#HAL_ADC_STATE_ERROR_INTERNAL
 0x00000010U

	)

162 
	#HAL_ADC_STATE_ERROR_CONFIG
 0x00000020U

	)

163 
	#HAL_ADC_STATE_ERROR_DMA
 0x00000040U

	)

166 
	#HAL_ADC_STATE_REG_BUSY
 0x00000100U

	)

168 
	#HAL_ADC_STATE_REG_EOC
 0x00000200U

	)

169 
	#HAL_ADC_STATE_REG_OVR
 0x00000400U

	)

170 
	#HAL_ADC_STATE_REG_EOSMP
 0x00000800U

	)

173 
	#HAL_ADC_STATE_INJ_BUSY
 0x00001000U

	)

175 
	#HAL_ADC_STATE_INJ_EOC
 0x00002000U

	)

176 
	#HAL_ADC_STATE_INJ_JQOVF
 0x00004000U

	)

179 
	#HAL_ADC_STATE_AWD1
 0x00010000U

	)

180 
	#HAL_ADC_STATE_AWD2
 0x00020000U

	)

181 
	#HAL_ADC_STATE_AWD3
 0x00040000U

	)

184 
	#HAL_ADC_STATE_MULTIMODE_SLAVE
 0x00100000U

	)

192 
ADC_Ty³Def
 *
In¡ªû
;

194 
ADC_In™Ty³Def
 
In™
;

196 
DMA_HªdËTy³Def
 *
DMA_HªdË
;

198 
HAL_LockTy³Def
 
Lock
;

200 
__IO
 
ušt32_t
 
S‹
;

202 
__IO
 
ušt32_t
 
E¼ÜCode
;

203 }
	tADC_HªdËTy³Def
;

219 
	#HAL_ADC_ERROR_NONE
 0x00U

	)

220 
	#HAL_ADC_ERROR_INTERNAL
 0x01U

	)

222 
	#HAL_ADC_ERROR_OVR
 0x02U

	)

223 
	#HAL_ADC_ERROR_DMA
 0x04U

	)

233 
	#ADC_DATAALIGN_RIGHT
 0x00000000U

	)

234 
	#ADC_DATAALIGN_LEFT
 ((
ušt32_t
)
ADC_CR2_ALIGN
)

	)

245 
	#ADC_SCAN_DISABLE
 0x00000000U

	)

246 
	#ADC_SCAN_ENABLE
 ((
ušt32_t
)
ADC_CR1_SCAN
)

	)

254 
	#ADC_EXTERNALTRIGCONVEDGE_NONE
 0x00000000U

	)

255 
	#ADC_EXTERNALTRIGCONVEDGE_RISING
 ((
ušt32_t
)
ADC_CR2_EXTTRIG
)

	)

265 
	#ADC_CHANNEL_0
 0x00000000U

	)

266 
	#ADC_CHANNEL_1
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_0
))

	)

267 
	#ADC_CHANNEL_2
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_1
 ))

	)

268 
	#ADC_CHANNEL_3
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_1
 | 
ADC_SQR3_SQ1_0
))

	)

269 
	#ADC_CHANNEL_4
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_2
 ))

	)

270 
	#ADC_CHANNEL_5
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_2
 | 
ADC_SQR3_SQ1_0
))

	)

271 
	#ADC_CHANNEL_6
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_2
 | 
ADC_SQR3_SQ1_1
 ))

	)

272 
	#ADC_CHANNEL_7
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_2
 | 
ADC_SQR3_SQ1_1
 | 
ADC_SQR3_SQ1_0
))

	)

273 
	#ADC_CHANNEL_8
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_3
 ))

	)

274 
	#ADC_CHANNEL_9
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_3
 | 
ADC_SQR3_SQ1_0
))

	)

275 
	#ADC_CHANNEL_10
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_3
 | 
ADC_SQR3_SQ1_1
 ))

	)

276 
	#ADC_CHANNEL_11
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_3
 | 
ADC_SQR3_SQ1_1
 | 
ADC_SQR3_SQ1_0
))

	)

277 
	#ADC_CHANNEL_12
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_3
 | 
ADC_SQR3_SQ1_2
 ))

	)

278 
	#ADC_CHANNEL_13
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_3
 | 
ADC_SQR3_SQ1_2
 | 
ADC_SQR3_SQ1_0
))

	)

279 
	#ADC_CHANNEL_14
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_3
 | 
ADC_SQR3_SQ1_2
 | 
ADC_SQR3_SQ1_1
 ))

	)

280 
	#ADC_CHANNEL_15
 ((
ušt32_t
)Ð
ADC_SQR3_SQ1_3
 | 
ADC_SQR3_SQ1_2
 | 
ADC_SQR3_SQ1_1
 | 
ADC_SQR3_SQ1_0
))

	)

281 
	#ADC_CHANNEL_16
 ((
ušt32_t
)(
ADC_SQR3_SQ1_4
 ))

	)

282 
	#ADC_CHANNEL_17
 ((
ušt32_t
)(
ADC_SQR3_SQ1_4
 | 
ADC_SQR3_SQ1_0
))

	)

284 
	#ADC_CHANNEL_TEMPSENSOR
 
ADC_CHANNEL_16


	)

285 
	#ADC_CHANNEL_VREFINT
 
ADC_CHANNEL_17


	)

293 
	#ADC_SAMPLETIME_1CYCLE_5
 0x00000000U

	)

294 
	#ADC_SAMPLETIME_7CYCLES_5
 ((
ušt32_t
)Ð
ADC_SMPR2_SMP0_0
)è

	)

295 
	#ADC_SAMPLETIME_13CYCLES_5
 ((
ušt32_t
)Ð
ADC_SMPR2_SMP0_1
 )è

	)

296 
	#ADC_SAMPLETIME_28CYCLES_5
 ((
ušt32_t
)Ð
ADC_SMPR2_SMP0_1
 | 
ADC_SMPR2_SMP0_0
)è

	)

297 
	#ADC_SAMPLETIME_41CYCLES_5
 ((
ušt32_t
)(
ADC_SMPR2_SMP0_2
 )è

	)

298 
	#ADC_SAMPLETIME_55CYCLES_5
 ((
ušt32_t
)(
ADC_SMPR2_SMP0_2
 | 
ADC_SMPR2_SMP0_0
)è

	)

299 
	#ADC_SAMPLETIME_71CYCLES_5
 ((
ušt32_t
)(
ADC_SMPR2_SMP0_2
 | 
ADC_SMPR2_SMP0_1
 )è

	)

300 
	#ADC_SAMPLETIME_239CYCLES_5
 ((
ušt32_t
)(
ADC_SMPR2_SMP0_2
 | 
ADC_SMPR2_SMP0_1
 | 
ADC_SMPR2_SMP0_0
)è

	)

308 
	#ADC_REGULAR_RANK_1
 0x00000001U

	)

309 
	#ADC_REGULAR_RANK_2
 0x00000002U

	)

310 
	#ADC_REGULAR_RANK_3
 0x00000003U

	)

311 
	#ADC_REGULAR_RANK_4
 0x00000004U

	)

312 
	#ADC_REGULAR_RANK_5
 0x00000005U

	)

313 
	#ADC_REGULAR_RANK_6
 0x00000006U

	)

314 
	#ADC_REGULAR_RANK_7
 0x00000007U

	)

315 
	#ADC_REGULAR_RANK_8
 0x00000008U

	)

316 
	#ADC_REGULAR_RANK_9
 0x00000009U

	)

317 
	#ADC_REGULAR_RANK_10
 0x0000000AU

	)

318 
	#ADC_REGULAR_RANK_11
 0x0000000BU

	)

319 
	#ADC_REGULAR_RANK_12
 0x0000000CU

	)

320 
	#ADC_REGULAR_RANK_13
 0x0000000DU

	)

321 
	#ADC_REGULAR_RANK_14
 0x0000000EU

	)

322 
	#ADC_REGULAR_RANK_15
 0x0000000FU

	)

323 
	#ADC_REGULAR_RANK_16
 0x00000010U

	)

331 
	#ADC_ANALOGWATCHDOG_NONE
 0x00000000U

	)

332 
	#ADC_ANALOGWATCHDOG_SINGLE_REG
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_AWDEN
))

	)

333 
	#ADC_ANALOGWATCHDOG_SINGLE_INJEC
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_JAWDEN
))

	)

334 
	#ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
 ((
ušt32_t
)(
ADC_CR1_AWDSGL
 | 
ADC_CR1_AWDEN
 | 
ADC_CR1_JAWDEN
))

	)

335 
	#ADC_ANALOGWATCHDOG_ALL_REG
 ((
ušt32_t
)
ADC_CR1_AWDEN
)

	)

336 
	#ADC_ANALOGWATCHDOG_ALL_INJEC
 ((
ušt32_t
)
ADC_CR1_JAWDEN
)

	)

337 
	#ADC_ANALOGWATCHDOG_ALL_REGINJEC
 ((
ušt32_t
)(
ADC_CR1_AWDEN
 | 
ADC_CR1_JAWDEN
))

	)

345 
	#ADC_REGULAR_GROUP
 ((
ušt32_t
)(
ADC_FLAG_EOC
))

	)

346 
	#ADC_INJECTED_GROUP
 ((
ušt32_t
)(
ADC_FLAG_JEOC
))

	)

347 
	#ADC_REGULAR_INJECTED_GROUP
 ((
ušt32_t
)(
ADC_FLAG_EOC
 | 
ADC_FLAG_JEOC
))

	)

355 
	#ADC_AWD_EVENT
 ((
ušt32_t
)
ADC_FLAG_AWD
è

	)

357 
	#ADC_AWD1_EVENT
 
ADC_AWD_EVENT


	)

365 
	#ADC_IT_EOC
 
ADC_CR1_EOCIE


	)

366 
	#ADC_IT_JEOC
 
ADC_CR1_JEOCIE


	)

367 
	#ADC_IT_AWD
 
ADC_CR1_AWDIE


	)

375 
	#ADC_FLAG_STRT
 
ADC_SR_STRT


	)

376 
	#ADC_FLAG_JSTRT
 
ADC_SR_JSTRT


	)

377 
	#ADC_FLAG_EOC
 
ADC_SR_EOC


	)

378 
	#ADC_FLAG_JEOC
 
ADC_SR_JEOC


	)

379 
	#ADC_FLAG_AWD
 
ADC_SR_AWD


	)

401 
	#ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_1CYCLE5
 14U

	)

402 
	#ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_7CYCLES5
 20U

	)

403 
	#ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_13CYCLES5
 26U

	)

404 
	#ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_28CYCLES5
 41U

	)

405 
	#ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_41CYCLES5
 54U

	)

406 
	#ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_55CYCLES5
 68U

	)

407 
	#ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_71CYCLES5
 84U

	)

408 
	#ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_239CYCLES5
 252U

	)

416 
	#ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2
 \

417 (
ADC_SMPR2_SMP9_2
 | 
ADC_SMPR2_SMP8_2
 | 
ADC_SMPR2_SMP7_2
 | 
ADC_SMPR2_SMP6_2
 | \

418 
ADC_SMPR2_SMP5_2
 | 
ADC_SMPR2_SMP4_2
 | 
ADC_SMPR2_SMP3_2
 | 
ADC_SMPR2_SMP2_2
 | \

419 
ADC_SMPR2_SMP1_2
 | 
ADC_SMPR2_SMP0_2
)

	)

420 
	#ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2
 \

421 (
ADC_SMPR1_SMP17_2
 | 
ADC_SMPR1_SMP16_2
 | 
ADC_SMPR1_SMP15_2
 | 
ADC_SMPR1_SMP14_2
 | \

422 
ADC_SMPR1_SMP13_2
 | 
ADC_SMPR1_SMP12_2
 | 
ADC_SMPR1_SMP11_2
 | 
ADC_SMPR1_SMP10_2
 )

	)

424 
	#ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
 \

425 (
ADC_SMPR2_SMP9_1
 | 
ADC_SMPR2_SMP8_1
 | 
ADC_SMPR2_SMP7_1
 | 
ADC_SMPR2_SMP6_1
 | \

426 
ADC_SMPR2_SMP5_1
 | 
ADC_SMPR2_SMP4_1
 | 
ADC_SMPR2_SMP3_1
 | 
ADC_SMPR2_SMP2_1
 | \

427 
ADC_SMPR2_SMP1_1
 | 
ADC_SMPR2_SMP0_1
)

	)

428 
	#ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
 \

429 (
ADC_SMPR1_SMP17_1
 | 
ADC_SMPR1_SMP16_1
 | 
ADC_SMPR1_SMP15_1
 | 
ADC_SMPR1_SMP14_1
 | \

430 
ADC_SMPR1_SMP13_1
 | 
ADC_SMPR1_SMP12_1
 | 
ADC_SMPR1_SMP11_1
 | 
ADC_SMPR1_SMP10_1
 )

	)

432 
	#ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0
 \

433 (
ADC_SMPR2_SMP9_0
 | 
ADC_SMPR2_SMP8_0
 | 
ADC_SMPR2_SMP7_0
 | 
ADC_SMPR2_SMP6_0
 | \

434 
ADC_SMPR2_SMP5_0
 | 
ADC_SMPR2_SMP4_0
 | 
ADC_SMPR2_SMP3_0
 | 
ADC_SMPR2_SMP2_0
 | \

435 
ADC_SMPR2_SMP1_0
 | 
ADC_SMPR2_SMP0_0
)

	)

436 
	#ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
 \

437 (
ADC_SMPR1_SMP17_0
 | 
ADC_SMPR1_SMP16_0
 | 
ADC_SMPR1_SMP15_0
 | 
ADC_SMPR1_SMP14_0
 | \

438 
ADC_SMPR1_SMP13_0
 | 
ADC_SMPR1_SMP12_0
 | 
ADC_SMPR1_SMP11_0
 | 
ADC_SMPR1_SMP10_0
 )

	)

440 
	#ADC_SAMPLETIME_1CYCLE5_SMPR2ALLCHANNELS
 0x00000000U

	)

441 
	#ADC_SAMPLETIME_7CYCLES5_SMPR2ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0
)

	)

442 
	#ADC_SAMPLETIME_13CYCLES5_SMPR2ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
)

	)

443 
	#ADC_SAMPLETIME_28CYCLES5_SMPR2ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0
)

	)

444 
	#ADC_SAMPLETIME_41CYCLES5_SMPR2ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2
)

	)

445 
	#ADC_SAMPLETIME_55CYCLES5_SMPR2ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0
)

	)

446 
	#ADC_SAMPLETIME_71CYCLES5_SMPR2ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
)

	)

447 
	#ADC_SAMPLETIME_239CYCLES5_SMPR2ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0
)

	)

449 
	#ADC_SAMPLETIME_1CYCLE5_SMPR1ALLCHANNELS
 0x00000000U

	)

450 
	#ADC_SAMPLETIME_7CYCLES5_SMPR1ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
)

	)

451 
	#ADC_SAMPLETIME_13CYCLES5_SMPR1ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
)

	)

452 
	#ADC_SAMPLETIME_28CYCLES5_SMPR1ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
)

	)

453 
	#ADC_SAMPLETIME_41CYCLES5_SMPR1ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2
)

	)

454 
	#ADC_SAMPLETIME_55CYCLES5_SMPR1ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
)

	)

455 
	#ADC_SAMPLETIME_71CYCLES5_SMPR1ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
)

	)

456 
	#ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS
 (
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
 | 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
)

	)

462 
	#ADC_FLAG_POSTCONV_ALL
 (
ADC_FLAG_EOC
 | 
ADC_FLAG_JEOC
 | 
ADC_FLAG_AWD
 )

	)

486 
	#__HAL_ADC_ENABLE
(
__HANDLE__
) \

487 (
	`SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR2
, (
ADC_CR2_ADON
)))

	)

494 
	#__HAL_ADC_DISABLE
(
__HANDLE__
) \

495 (
	`CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR2
, (
ADC_CR2_ADON
)))

	)

506 
	#__HAL_ADC_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
) \

507 (
	`SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR1
, (
__INTERRUPT__
)))

	)

518 
	#__HAL_ADC_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
) \

519 (
	`CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR1
, (
__INTERRUPT__
)))

	)

530 
	#__HAL_ADC_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
) \

531 (((
__HANDLE__
)->
In¡ªû
->
CR1
 & (
__INTERRUPT__
)è=ð(__INTERRUPT__))

	)

544 
	#__HAL_ADC_GET_FLAG
(
__HANDLE__
, 
__FLAG__
) \

545 ((((
__HANDLE__
)->
In¡ªû
->
SR
è& (
__FLAG__
)è=ð(__FLAG__))

	)

558 
	#__HAL_ADC_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
) \

559 (
	`WRITE_REG
((
__HANDLE__
)->
In¡ªû
->
SR
, ~(
__FLAG__
)))

	)

565 
	#__HAL_ADC_RESET_HANDLE_STATE
(
__HANDLE__
) \

566 ((
__HANDLE__
)->
S‹
 = 
HAL_ADC_STATE_RESET
)

	)

585 
	#ADC_IS_ENABLE
(
__HANDLE__
) \

586 ((Ð((
__HANDLE__
)->
In¡ªû
->
CR2
 & 
ADC_CR2_ADON
) == ADC_CR2_ADON ) \

587 è? 
SET
 : 
RESET
)

	)

595 
	#ADC_IS_SOFTWARE_START_REGULAR
(
__HANDLE__
) \

596 (
	`READ_BIT
((
__HANDLE__
)->
In¡ªû
->
CR2
, 
ADC_CR2_EXTSEL
è=ð
ADC_SOFTWARE_START
)

	)

604 
	#ADC_IS_SOFTWARE_START_INJECTED
(
__HANDLE__
) \

605 (
	`READ_BIT
((
__HANDLE__
)->
In¡ªû
->
CR2
, 
ADC_CR2_JEXTSEL
è=ð
ADC_INJECTED_SOFTWARE_START
)

	)

614 
	#ADC_STATE_CLR_SET
 
MODIFY_REG


	)

621 
	#ADC_CLEAR_ERRORCODE
(
__HANDLE__
) \

622 ((
__HANDLE__
)->
E¼ÜCode
 = 
HAL_ADC_ERROR_NONE
)

	)

629 
	#ADC_SQR1_L_SHIFT
(
_NbrOfCÚv”siÚ_
) \

630 (((
_NbrOfCÚv”siÚ_
è- (
ušt8_t
)1è<< 
ADC_SQR1_L_Pos
)

	)

638 
	#ADC_SMPR1
(
_SAMPLETIME_
, 
_CHANNELNB_
) \

639 ((
_SAMPLETIME_
è<< (
ADC_SMPR1_SMP11_Pos
 * ((
_CHANNELNB_
è- 10)))

	)

647 
	#ADC_SMPR2
(
_SAMPLETIME_
, 
_CHANNELNB_
) \

648 ((
_SAMPLETIME_
è<< (
ADC_SMPR2_SMP1_Pos
 * (
_CHANNELNB_
)))

	)

656 
	#ADC_SQR3_RK
(
_CHANNELNB_
, 
_RANKNB_
) \

657 ((
_CHANNELNB_
è<< (
ADC_SQR3_SQ2_Pos
 * ((
_RANKNB_
è- 1)))

	)

665 
	#ADC_SQR2_RK
(
_CHANNELNB_
, 
_RANKNB_
) \

666 ((
_CHANNELNB_
è<< (
ADC_SQR2_SQ8_Pos
 * ((
_RANKNB_
è- 7)))

	)

674 
	#ADC_SQR1_RK
(
_CHANNELNB_
, 
_RANKNB_
) \

675 ((
_CHANNELNB_
è<< (
ADC_SQR1_SQ14_Pos
 * ((
_RANKNB_
è- 13)))

	)

682 
	#ADC_JSQR_JL_SHIFT
(
_JSQR_JL_
) \

683 (((
_JSQR_JL_
è-1è<< 
ADC_JSQR_JL_Pos
)

	)

695 
	#ADC_JSQR_RK_JL
(
_CHANNELNB_
, 
_RANKNB_
, 
_JSQR_JL_
) \

696 ((
_CHANNELNB_
è<< (
ADC_JSQR_JSQ2_Pos
 * ((4 - ((
_JSQR_JL_
è- (
_RANKNB_
))è- 1)))

	)

703 
	#ADC_CR2_CONTINUOUS
(
_CONTINUOUS_MODE_
) \

704 ((
_CONTINUOUS_MODE_
è<< 
ADC_CR2_CONT_Pos
)

	)

711 
	#ADC_CR1_DISCONTINUOUS_NUM
(
_NBR_DISCONTINUOUS_CONV_
) \

712 (((
_NBR_DISCONTINUOUS_CONV_
è- 1è<< 
ADC_CR1_DISCNUM_Pos
)

	)

721 
	#ADC_CR1_SCAN_SET
(
_SCAN_MODE_
) \

722 (Ð((
_SCAN_MODE_
è=ð
ADC_SCAN_ENABLE
è|| ((_SCAN_MODE_è=ð
ENABLE
) \

723 )? (
ADC_SCAN_ENABLE
è: (
ADC_SCAN_DISABLE
) \

724 )

	)

738 
	#ADC_CONVCYCLES_MAX_RANGE
(
__HANDLE__
) \

739 (Ð(((
__HANDLE__
)->
In¡ªû
->
SMPR2
 & 
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2
è=ð
RESET
) && \

740 (((
__HANDLE__
)->
In¡ªû
->
SMPR1
 & 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2
è=ð
RESET
) ) ? \

742 (Ð(((
__HANDLE__
)->
In¡ªû
->
SMPR2
 & 
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
è=ð
RESET
) && \

743 (((
__HANDLE__
)->
In¡ªû
->
SMPR1
 & 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
è=ð
RESET
) ) ? \

744 
ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_7CYCLES5
 : 
ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_28CYCLES5
) \

746 ((((((
__HANDLE__
)->
In¡ªû
->
SMPR2
 & 
ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
è=ð
RESET
) && \

747 (((
__HANDLE__
)->
In¡ªû
->
SMPR1
 & 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
è=ð
RESET
)) || \

748 ((((
__HANDLE__
)->
In¡ªû
->
SMPR2
 & 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
è=ð
RESET
) && \

749 (((
__HANDLE__
)->
In¡ªû
->
SMPR1
 & 
ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
è=ð
RESET
))) ? \

750 
ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_71CYCLES5
 : 
ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_239CYCLES5
) \

751 )

	)

753 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ð
ADC_DATAALIGN_RIGHT
) || \

754 ((
ALIGN
è=ð
ADC_DATAALIGN_LEFT
è)

	)

756 
	#IS_ADC_SCAN_MODE
(
SCAN_MODE
è(((SCAN_MODEè=ð
ADC_SCAN_DISABLE
) || \

757 ((
SCAN_MODE
è=ð
ADC_SCAN_ENABLE
è)

	)

759 
	#IS_ADC_EXTTRIG_EDGE
(
EDGE
è(((EDGEè=ð
ADC_EXTERNALTRIGCONVEDGE_NONE
) || \

760 ((
EDGE
è=ð
ADC_EXTERNALTRIGCONVEDGE_RISING
è)

	)

762 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_CHANNEL_0
) || \

763 ((
CHANNEL
è=ð
ADC_CHANNEL_1
) || \

764 ((
CHANNEL
è=ð
ADC_CHANNEL_2
) || \

765 ((
CHANNEL
è=ð
ADC_CHANNEL_3
) || \

766 ((
CHANNEL
è=ð
ADC_CHANNEL_4
) || \

767 ((
CHANNEL
è=ð
ADC_CHANNEL_5
) || \

768 ((
CHANNEL
è=ð
ADC_CHANNEL_6
) || \

769 ((
CHANNEL
è=ð
ADC_CHANNEL_7
) || \

770 ((
CHANNEL
è=ð
ADC_CHANNEL_8
) || \

771 ((
CHANNEL
è=ð
ADC_CHANNEL_9
) || \

772 ((
CHANNEL
è=ð
ADC_CHANNEL_10
) || \

773 ((
CHANNEL
è=ð
ADC_CHANNEL_11
) || \

774 ((
CHANNEL
è=ð
ADC_CHANNEL_12
) || \

775 ((
CHANNEL
è=ð
ADC_CHANNEL_13
) || \

776 ((
CHANNEL
è=ð
ADC_CHANNEL_14
) || \

777 ((
CHANNEL
è=ð
ADC_CHANNEL_15
) || \

778 ((
CHANNEL
è=ð
ADC_CHANNEL_16
) || \

779 ((
CHANNEL
è=ð
ADC_CHANNEL_17
è)

	)

781 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ð
ADC_SAMPLETIME_1CYCLE_5
) || \

782 ((
TIME
è=ð
ADC_SAMPLETIME_7CYCLES_5
) || \

783 ((
TIME
è=ð
ADC_SAMPLETIME_13CYCLES_5
) || \

784 ((
TIME
è=ð
ADC_SAMPLETIME_28CYCLES_5
) || \

785 ((
TIME
è=ð
ADC_SAMPLETIME_41CYCLES_5
) || \

786 ((
TIME
è=ð
ADC_SAMPLETIME_55CYCLES_5
) || \

787 ((
TIME
è=ð
ADC_SAMPLETIME_71CYCLES_5
) || \

788 ((
TIME
è=ð
ADC_SAMPLETIME_239CYCLES_5
è)

	)

790 
	#IS_ADC_REGULAR_RANK
(
CHANNEL
è(((CHANNELè=ð
ADC_REGULAR_RANK_1
 ) || \

791 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_2
 ) || \

792 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_3
 ) || \

793 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_4
 ) || \

794 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_5
 ) || \

795 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_6
 ) || \

796 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_7
 ) || \

797 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_8
 ) || \

798 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_9
 ) || \

799 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_10
) || \

800 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_11
) || \

801 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_12
) || \

802 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_13
) || \

803 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_14
) || \

804 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_15
) || \

805 ((
CHANNEL
è=ð
ADC_REGULAR_RANK_16
è)

	)

807 
	#IS_ADC_ANALOG_WATCHDOG_MODE
(
WATCHDOG
è(((WATCHDOGè=ð
ADC_ANALOGWATCHDOG_NONE
) || \

808 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_SINGLE_REG
) || \

809 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_SINGLE_INJEC
) || \

810 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
) || \

811 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_REG
) || \

812 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_INJEC
) || \

813 ((
WATCHDOG
è=ð
ADC_ANALOGWATCHDOG_ALL_REGINJEC
è)

	)

815 
	#IS_ADC_CONVERSION_GROUP
(
CONVERSION
è(((CONVERSIONè=ð
ADC_REGULAR_GROUP
) || \

816 ((
CONVERSION
è=ð
ADC_INJECTED_GROUP
) || \

817 ((
CONVERSION
è=ð
ADC_REGULAR_INJECTED_GROUP
è)

	)

819 
	#IS_ADC_EVENT_TYPE
(
EVENT
è((EVENTè=ð
ADC_AWD_EVENT
)

	)

826 
	#IS_ADC_RANGE
(
ADC_VALUE
è((ADC_VALUEè<ð0x0FFFU)

	)

834 
	#IS_ADC_REGULAR_NB_CONV
(
LENGTH
è(((LENGTHè>ð1Uè&& ((LENGTHè<ð16U))

	)

842 
	#IS_ADC_REGULAR_DISCONT_NUMBER
(
NUMBER
è(((NUMBERè>ð1Uè&& ((NUMBERè<ð8U))

	)

852 
	~"¡m32f1xx_h®_adc_ex.h
"

865 
HAL_StusTy³Def
 
HAL_ADC_In™
(
ADC_HªdËTy³Def
* 
hadc
);

866 
HAL_StusTy³Def
 
HAL_ADC_DeIn™
(
ADC_HªdËTy³Def
 *
hadc
);

867 
HAL_ADC_M¥In™
(
ADC_HªdËTy³Def
* 
hadc
);

868 
HAL_ADC_M¥DeIn™
(
ADC_HªdËTy³Def
* 
hadc
);

881 
HAL_StusTy³Def
 
HAL_ADC_S¹
(
ADC_HªdËTy³Def
* 
hadc
);

882 
HAL_StusTy³Def
 
HAL_ADC_StÝ
(
ADC_HªdËTy³Def
* 
hadc
);

883 
HAL_StusTy³Def
 
HAL_ADC_PÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
);

884 
HAL_StusTy³Def
 
HAL_ADC_PÞlFÜEv’t
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Ev’tTy³
, ušt32_ˆ
Timeout
);

887 
HAL_StusTy³Def
 
HAL_ADC_S¹_IT
(
ADC_HªdËTy³Def
* 
hadc
);

888 
HAL_StusTy³Def
 
HAL_ADC_StÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
);

891 
HAL_StusTy³Def
 
HAL_ADC_S¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
);

892 
HAL_StusTy³Def
 
HAL_ADC_StÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
);

895 
ušt32_t
 
HAL_ADC_G‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
);

898 
HAL_ADC_IRQHªdËr
(
ADC_HªdËTy³Def
* 
hadc
);

899 
HAL_ADC_CÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

900 
HAL_ADC_CÚvH®fC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

901 
HAL_ADC_Lev–OutOfWšdowC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

902 
HAL_ADC_E¼ÜC®lback
(
ADC_HªdËTy³Def
 *
hadc
);

912 
HAL_StusTy³Def
 
HAL_ADC_CÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_ChªÃlCÚfTy³Def
* 
sCÚfig
);

913 
HAL_StusTy³Def
 
HAL_ADC_AÇlogWDGCÚfig
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_AÇlogWDGCÚfTy³Def
* 
AÇlogWDGCÚfig
);

923 
ušt32_t
 
HAL_ADC_G‘S‹
(
ADC_HªdËTy³Def
* 
hadc
);

924 
ušt32_t
 
HAL_ADC_G‘E¼Ü
(
ADC_HªdËTy³Def
 *
hadc
);

939 
HAL_StusTy³Def
 
ADC_EÇbË
(
ADC_HªdËTy³Def
* 
hadc
);

940 
HAL_StusTy³Def
 
ADC_CÚv”siÚStÝ_Di§bË
(
ADC_HªdËTy³Def
* 
hadc
);

941 
ADC_Sbžiz©iÚTime
(
ušt32_t
 
D–ayUs
);

942 
ADC_DMACÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

943 
ADC_DMAH®fCÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

944 
ADC_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

958 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc_ex.h

37 #iâdeà
__STM32F1xx_HAL_ADC_EX_H


38 
	#__STM32F1xx_HAL_ADC_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

73 
ušt32_t
 
InjeùedChªÃl
;

80 
ušt32_t
 
InjeùedRªk
;

83 
ušt32_t
 
InjeùedSam¶šgTime
;

92 
ušt32_t
 
InjeùedOff£t
;

96 
ušt32_t
 
InjeùedNbrOfCÚv”siÚ
;

101 
ušt32_t
 
InjeùedDiscÚtšuousCÚvMode
;

108 
ušt32_t
 
AutoInjeùedCÚv
;

116 
ušt32_t
 
Ex‹º®TrigInjecCÚv
;

124 }
	tADC_InjeùiÚCÚfTy³Def
;

126 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

134 
ušt32_t
 
Mode
;

145 }
	tADC_MuÉiModeTy³Def
;

162 
	#ADC_INJECTED_RANK_1
 0x00000001U

	)

163 
	#ADC_INJECTED_RANK_2
 0x00000002U

	)

164 
	#ADC_INJECTED_RANK_3
 0x00000003U

	)

165 
	#ADC_INJECTED_RANK_4
 0x00000004U

	)

173 
	#ADC_EXTERNALTRIGINJECCONV_EDGE_NONE
 0x00000000U

	)

174 
	#ADC_EXTERNALTRIGINJECCONV_EDGE_RISING
 ((
ušt32_t
)
ADC_CR2_JEXTTRIG
)

	)

186 
	#ADC_EXTERNALTRIGCONV_T1_CC1
 
ADC1_2_EXTERNALTRIG_T1_CC1


	)

187 
	#ADC_EXTERNALTRIGCONV_T1_CC2
 
ADC1_2_EXTERNALTRIG_T1_CC2


	)

188 
	#ADC_EXTERNALTRIGCONV_T2_CC2
 
ADC1_2_EXTERNALTRIG_T2_CC2


	)

189 
	#ADC_EXTERNALTRIGCONV_T3_TRGO
 
ADC1_2_EXTERNALTRIG_T3_TRGO


	)

190 
	#ADC_EXTERNALTRIGCONV_T4_CC4
 
ADC1_2_EXTERNALTRIG_T4_CC4


	)

191 
	#ADC_EXTERNALTRIGCONV_EXT_IT11
 
ADC1_2_EXTERNALTRIG_EXT_IT11


	)

193 #ià
defšed
 (
STM32F103xE
è|| defšed (
STM32F103xG
)

195 
	#ADC_EXTERNALTRIGCONV_T2_CC3
 
ADC3_EXTERNALTRIG_T2_CC3


	)

196 
	#ADC_EXTERNALTRIGCONV_T3_CC1
 
ADC3_EXTERNALTRIG_T3_CC1


	)

197 
	#ADC_EXTERNALTRIGCONV_T5_CC1
 
ADC3_EXTERNALTRIG_T5_CC1


	)

198 
	#ADC_EXTERNALTRIGCONV_T5_CC3
 
ADC3_EXTERNALTRIG_T5_CC3


	)

199 
	#ADC_EXTERNALTRIGCONV_T8_CC1
 
ADC3_EXTERNALTRIG_T8_CC1


	)

203 
	#ADC_EXTERNALTRIGCONV_T1_CC3
 
ADC1_2_3_EXTERNALTRIG_T1_CC3


	)

205 #ià
defšed
 (
STM32F101xE
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

216 
	#ADC_EXTERNALTRIGCONV_T8_TRGO
 
ADC1_2_EXTERNALTRIG_T8_TRGO


	)

219 
	#ADC_SOFTWARE_START
 
ADC1_2_3_SWSTART


	)

231 
	#ADC_EXTERNALTRIGINJECCONV_T2_TRGO
 
ADC1_2_EXTERNALTRIGINJEC_T2_TRGO


	)

232 
	#ADC_EXTERNALTRIGINJECCONV_T2_CC1
 
ADC1_2_EXTERNALTRIGINJEC_T2_CC1


	)

233 
	#ADC_EXTERNALTRIGINJECCONV_T3_CC4
 
ADC1_2_EXTERNALTRIGINJEC_T3_CC4


	)

234 
	#ADC_EXTERNALTRIGINJECCONV_T4_TRGO
 
ADC1_2_EXTERNALTRIGINJEC_T4_TRGO


	)

235 
	#ADC_EXTERNALTRIGINJECCONV_EXT_IT15
 
ADC1_2_EXTERNALTRIGINJEC_EXT_IT15


	)

237 #ià
defšed
 (
STM32F103xE
è|| defšed (
STM32F103xG
)

239 
	#ADC_EXTERNALTRIGINJECCONV_T4_CC3
 
ADC3_EXTERNALTRIGINJEC_T4_CC3


	)

240 
	#ADC_EXTERNALTRIGINJECCONV_T8_CC2
 
ADC3_EXTERNALTRIGINJEC_T8_CC2


	)

241 
	#ADC_EXTERNALTRIGINJECCONV_T5_TRGO
 
ADC3_EXTERNALTRIGINJEC_T5_TRGO


	)

242 
	#ADC_EXTERNALTRIGINJECCONV_T5_CC4
 
ADC3_EXTERNALTRIGINJEC_T5_CC4


	)

246 
	#ADC_EXTERNALTRIGINJECCONV_T1_CC4
 
ADC1_2_3_EXTERNALTRIGINJEC_T1_CC4


	)

247 
	#ADC_EXTERNALTRIGINJECCONV_T1_TRGO
 
ADC1_2_3_EXTERNALTRIGINJEC_T1_TRGO


	)

249 #ià
defšed
 (
STM32F101xE
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

260 
	#ADC_EXTERNALTRIGINJECCONV_T8_CC4
 
ADC1_2_EXTERNALTRIGINJEC_T8_CC4


	)

263 
	#ADC_INJECTED_SOFTWARE_START
 
ADC1_2_3_JSWSTART


	)

268 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

272 
	#ADC_MODE_INDEPENDENT
 0x00000000U

	)

273 
	#ADC_DUALMODE_REGSIMULT_INJECSIMULT
 ((
ušt32_t
)Ð
ADC_CR1_DUALMOD_0
)è

	)

274 
	#ADC_DUALMODE_REGSIMULT_ALTERTRIG
 ((
ušt32_t
)Ð
ADC_CR1_DUALMOD_1
 )è

	)

275 
	#ADC_DUALMODE_INJECSIMULT_INTERLFAST
 ((
ušt32_t
)Ð
ADC_CR1_DUALMOD_1
 | 
ADC_CR1_DUALMOD_0
)è

	)

276 
	#ADC_DUALMODE_INJECSIMULT_INTERLSLOW
 ((
ušt32_t
)Ð
ADC_CR1_DUALMOD_2
 )è

	)

277 
	#ADC_DUALMODE_INJECSIMULT
 ((
ušt32_t
)Ð
ADC_CR1_DUALMOD_2
 | 
ADC_CR1_DUALMOD_0
)è

	)

278 
	#ADC_DUALMODE_REGSIMULT
 ((
ušt32_t
)Ð
ADC_CR1_DUALMOD_2
 | 
ADC_CR1_DUALMOD_1
 )è

	)

279 
	#ADC_DUALMODE_INTERLFAST
 ((
ušt32_t
)Ð
ADC_CR1_DUALMOD_2
 | 
ADC_CR1_DUALMOD_1
 | 
ADC_CR1_DUALMOD_0
)è

	)

280 
	#ADC_DUALMODE_INTERLSLOW
 ((
ušt32_t
)(
ADC_CR1_DUALMOD_3
 )è

	)

281 
	#ADC_DUALMODE_ALTERTRIG
 ((
ušt32_t
)(
ADC_CR1_DUALMOD_3
 | 
ADC_CR1_DUALMOD_0
)è

	)

306 
	#ADC1_2_EXTERNALTRIG_T1_CC1
 0x00000000U

	)

307 
	#ADC1_2_EXTERNALTRIG_T1_CC2
 ((
ušt32_t
)Ð
ADC_CR2_EXTSEL_0
))

	)

308 
	#ADC1_2_EXTERNALTRIG_T2_CC2
 ((
ušt32_t
)Ð
ADC_CR2_EXTSEL_1
 | 
ADC_CR2_EXTSEL_0
))

	)

309 
	#ADC1_2_EXTERNALTRIG_T3_TRGO
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 ))

	)

310 
	#ADC1_2_EXTERNALTRIG_T4_CC4
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_0
))

	)

311 
	#ADC1_2_EXTERNALTRIG_EXT_IT11
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_1
 ))

	)

312 #ià
defšed
 (
STM32F101xE
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

315 
	#ADC1_2_EXTERNALTRIG_T8_TRGO
 
ADC1_2_EXTERNALTRIG_EXT_IT11


	)

318 #ià
defšed
 (
STM32F103xE
è|| defšed (
STM32F103xG
)

320 
	#ADC3_EXTERNALTRIG_T3_CC1
 
ADC1_2_EXTERNALTRIG_T1_CC1


	)

321 
	#ADC3_EXTERNALTRIG_T2_CC3
 
ADC1_2_EXTERNALTRIG_T1_CC2


	)

322 
	#ADC3_EXTERNALTRIG_T8_CC1
 
ADC1_2_EXTERNALTRIG_T2_CC2


	)

323 
	#ADC3_EXTERNALTRIG_T8_TRGO
 
ADC1_2_EXTERNALTRIG_T3_TRGO


	)

324 
	#ADC3_EXTERNALTRIG_T5_CC1
 
ADC1_2_EXTERNALTRIG_T4_CC4


	)

325 
	#ADC3_EXTERNALTRIG_T5_CC3
 
ADC1_2_EXTERNALTRIG_EXT_IT11


	)

329 
	#ADC1_2_3_EXTERNALTRIG_T1_CC3
 ((
ušt32_t
)Ð
ADC_CR2_EXTSEL_1
 ))

	)

330 
	#ADC1_2_3_SWSTART
 ((
ušt32_t
)(
ADC_CR2_EXTSEL_2
 | 
ADC_CR2_EXTSEL_1
 | 
ADC_CR2_EXTSEL_0
))

	)

343 
	#ADC1_2_EXTERNALTRIGINJEC_T2_TRGO
 ((
ušt32_t
)Ð
ADC_CR2_JEXTSEL_1
 ))

	)

344 
	#ADC1_2_EXTERNALTRIGINJEC_T2_CC1
 ((
ušt32_t
)Ð
ADC_CR2_JEXTSEL_1
 | 
ADC_CR2_JEXTSEL_0
))

	)

345 
	#ADC1_2_EXTERNALTRIGINJEC_T3_CC4
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 ))

	)

346 
	#ADC1_2_EXTERNALTRIGINJEC_T4_TRGO
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_0
))

	)

347 
	#ADC1_2_EXTERNALTRIGINJEC_EXT_IT15
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_1
 ))

	)

348 #ià
defšed
 (
STM32F101xE
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

351 
	#ADC1_2_EXTERNALTRIGINJEC_T8_CC4
 
ADC1_2_EXTERNALTRIGINJEC_EXT_IT15


	)

354 #ià
defšed
 (
STM32F103xE
è|| defšed (
STM32F103xG
)

356 
	#ADC3_EXTERNALTRIGINJEC_T4_CC3
 
ADC1_2_EXTERNALTRIGINJEC_T2_TRGO


	)

357 
	#ADC3_EXTERNALTRIGINJEC_T8_CC2
 
ADC1_2_EXTERNALTRIGINJEC_T2_CC1


	)

358 
	#ADC3_EXTERNALTRIGINJEC_T8_CC4
 
ADC1_2_EXTERNALTRIGINJEC_T3_CC4


	)

359 
	#ADC3_EXTERNALTRIGINJEC_T5_TRGO
 
ADC1_2_EXTERNALTRIGINJEC_T4_TRGO


	)

360 
	#ADC3_EXTERNALTRIGINJEC_T5_CC4
 
ADC1_2_EXTERNALTRIGINJEC_EXT_IT15


	)

364 
	#ADC1_2_3_EXTERNALTRIGINJEC_T1_TRGO
 0x00000000U

	)

365 
	#ADC1_2_3_EXTERNALTRIGINJEC_T1_CC4
 ((
ušt32_t
)Ð
ADC_CR2_JEXTSEL_0
))

	)

366 
	#ADC1_2_3_JSWSTART
 ((
ušt32_t
)(
ADC_CR2_JEXTSEL_2
 | 
ADC_CR2_JEXTSEL_1
 | 
ADC_CR2_JEXTSEL_0
))

	)

397 #ià
defšed
 (
STM32F103xE
è|| defšed (
STM32F103xG
)

398 
	#ADC_CFGR_EXTSEL
(
__HANDLE__
, 
__EXT_TRIG_CONV__
) \

399 (Ð(((
__HANDLE__
)->
In¡ªû
è=ð
ADC3
) \

401 ÐÐ(
__EXT_TRIG_CONV__
è=ð
ADC_EXTERNALTRIGCONV_T8_TRGO
 \

403 (
ADC3_EXTERNALTRIG_T8_TRGO
) \

405 (
__EXT_TRIG_CONV__
) \

408 (
__EXT_TRIG_CONV__
) \

409 )

	)

411 
	#ADC_CFGR_EXTSEL
(
__HANDLE__
, 
__EXT_TRIG_CONV__
) \

412 (
__EXT_TRIG_CONV__
)

	)

425 #ià
defšed
 (
STM32F103xE
è|| defšed (
STM32F103xG
)

426 
	#ADC_CFGR_JEXTSEL
(
__HANDLE__
, 
__EXT_TRIG_INJECTCONV__
) \

427 (Ð(((
__HANDLE__
)->
In¡ªû
è=ð
ADC3
) \

429 ÐÐ(
__EXT_TRIG_INJECTCONV__
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC4
 \

431 (
ADC3_EXTERNALTRIGINJEC_T8_CC4
) \

433 (
__EXT_TRIG_INJECTCONV__
) \

436 (
__EXT_TRIG_INJECTCONV__
) \

437 )

	)

439 
	#ADC_CFGR_JEXTSEL
(
__HANDLE__
, 
__EXT_TRIG_INJECTCONV__
) \

440 (
__EXT_TRIG_INJECTCONV__
)

	)

449 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

450 
	#ADC_MULTIMODE_IS_ENABLE
(
__HANDLE__
) \

451 (Ð(((
__HANDLE__
)->
In¡ªû
è=ð
ADC1
è|| (((__HANDLE__)->In¡ªûè=ð
ADC2
) \

453 (
ADC1
->
CR1
 & 
ADC_CR1_DUALMOD
) \

455 (
RESET
) \

456 )

	)

458 
	#ADC_MULTIMODE_IS_ENABLE
(
__HANDLE__
) \

459 (
RESET
)

	)

467 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

468 
	#ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
__HANDLE__
) \

469 (Ð(((
__HANDLE__
)->
In¡ªû
è=ð
ADC2
) \

471 ((
ADC1
->
CR1
 & 
ADC_CR1_DUALMOD
è=ð
RESET
) \

473 (!
RESET
) \

474 )

	)

476 
	#ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
__HANDLE__
) \

477 (!
RESET
)

	)

485 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

486 
	#ADC_MULTIMODE_AUTO_INJECTED
(
__HANDLE__
) \

487 (Ð(((
__HANDLE__
)->
In¡ªû
è=ð
ADC1
è|| (((__HANDLE__)->In¡ªûè=ð
ADC2
) \

489 (
ADC1
->
CR1
 & 
ADC_CR1_JAUTO
) \

491 (
RESET
) \

492 )

	)

494 
	#ADC_MULTIMODE_AUTO_INJECTED
(
__HANDLE__
) \

495 (
RESET
)

	)

498 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

505 
	#ADC_COMMON_ADC_OTHER
(
__HANDLE__
, 
__HANDLE_OTHER_ADC__
) \

506 ((
__HANDLE_OTHER_ADC__
)->
In¡ªû
 = 
ADC2
)

	)

516 
	#ADC_MULTI_SLAVE
(
__HANDLE_MASTER__
, 
__HANDLE_SLAVE__
) \

517 ((
__HANDLE_SLAVE__
)->
In¡ªû
 = 
ADC2
)

	)

521 
	#IS_ADC_INJECTED_RANK
(
CHANNEL
è(((CHANNELè=ð
ADC_INJECTED_RANK_1
) || \

522 ((
CHANNEL
è=ð
ADC_INJECTED_RANK_2
) || \

523 ((
CHANNEL
è=ð
ADC_INJECTED_RANK_3
) || \

524 ((
CHANNEL
è=ð
ADC_INJECTED_RANK_4
))

	)

526 
	#IS_ADC_EXTTRIGINJEC_EDGE
(
EDGE
è(((EDGEè=ð
ADC_EXTERNALTRIGINJECCONV_EDGE_NONE
) || \

527 ((
EDGE
è=ð
ADC_EXTERNALTRIGINJECCONV_EDGE_RISING
))

	)

532 
	#IS_ADC_INJECTED_NB_CONV
(
LENGTH
è(((LENGTHè>ð1Uè&& ((LENGTHè<ð4U))

	)

537 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
è|| defšed (
STM32F101x6
è|| defšed (
STM32F101xB
è|| defšed (
STM32F102x6
è|| defšed (
STM32F102xB
è|| defšed (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

538 
	#IS_ADC_EXTTRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGCONV_T1_CC1
) || \

539 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC2
) || \

540 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC2
) || \

541 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_TRGO
) || \

542 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T4_CC4
) || \

543 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_EXT_IT11
) || \

544 ((
REGTRIG
è=ð
ADC_SOFTWARE_START
))

	)

546 #ià
defšed
 (
STM32F101xE
)

547 
	#IS_ADC_EXTTRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGCONV_T1_CC1
) || \

548 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC2
) || \

549 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC2
) || \

550 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_TRGO
) || \

551 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T4_CC4
) || \

552 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_EXT_IT11
) || \

553 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T8_TRGO
) || \

554 ((
REGTRIG
è=ð
ADC_SOFTWARE_START
))

	)

556 #ià
defšed
 (
STM32F101xG
)

557 
	#IS_ADC_EXTTRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGCONV_T1_CC1
) || \

558 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC2
) || \

559 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC2
) || \

560 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_TRGO
) || \

561 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T4_CC4
) || \

562 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_EXT_IT11
) || \

563 ((
REGTRIG
è=ð
ADC_SOFTWARE_START
))

	)

565 #ià
defšed
 (
STM32F103xE
è|| defšed (
STM32F103xG
)

566 
	#IS_ADC_EXTTRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGCONV_T1_CC1
) || \

567 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC2
) || \

568 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC2
) || \

569 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_TRGO
) || \

570 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T4_CC4
) || \

571 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_EXT_IT11
) || \

572 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T3_CC1
) || \

573 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T2_CC3
) || \

574 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T8_CC1
) || \

575 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T5_CC1
) || \

576 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T5_CC3
) || \

577 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T1_CC3
) || \

578 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGCONV_T8_TRGO
) || \

579 ((
REGTRIG
è=ð
ADC_SOFTWARE_START
))

	)

582 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
è|| defšed (
STM32F101x6
è|| defšed (
STM32F101xB
è|| defšed (
STM32F102x6
è|| defšed (
STM32F102xB
è|| defšed (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

583 
	#IS_ADC_EXTTRIGINJEC
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGINJECCONV_T2_TRGO
) || \

584 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T2_CC1
) || \

585 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T3_CC4
) || \

586 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_TRGO
) || \

587 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_EXT_IT15
) || \

588 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_CC4
) || \

589 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_TRGO
) || \

590 ((
REGTRIG
è=ð
ADC_INJECTED_SOFTWARE_START
))

	)

592 #ià
defšed
 (
STM32F101xE
)

593 
	#IS_ADC_EXTTRIGINJEC
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGINJECCONV_T2_TRGO
) || \

594 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T2_CC1
) || \

595 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T3_CC4
) || \

596 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_TRGO
) || \

597 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_EXT_IT15
) || \

598 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_CC4
) || \

599 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_TRGO
) || \

600 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC4
) || \

601 ((
REGTRIG
è=ð
ADC_INJECTED_SOFTWARE_START
))

	)

603 #ià
defšed
 (
STM32F101xG
)

604 
	#IS_ADC_EXTTRIGINJEC
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGINJECCONV_T2_TRGO
) || \

605 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T2_CC1
) || \

606 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T3_CC4
) || \

607 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_TRGO
) || \

608 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_EXT_IT15
) || \

609 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_CC4
) || \

610 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_TRGO
) || \

611 ((
REGTRIG
è=ð
ADC_INJECTED_SOFTWARE_START
))

	)

613 #ià
defšed
 (
STM32F103xE
è|| defšed (
STM32F103xG
)

614 
	#IS_ADC_EXTTRIGINJEC
(
REGTRIG
è(((REGTRIGè=ð
ADC_EXTERNALTRIGINJECCONV_T2_TRGO
) || \

615 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T2_CC1
) || \

616 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T3_CC4
) || \

617 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_TRGO
) || \

618 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T5_CC4
) || \

619 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_EXT_IT15
) || \

620 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T4_CC3
) || \

621 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC2
) || \

622 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T5_TRGO
) || \

623 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T5_CC4
) || \

624 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_CC4
) || \

625 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T1_TRGO
) || \

626 ((
REGTRIG
è=ð
ADC_EXTERNALTRIGINJECCONV_T8_CC4
) || \

627 ((
REGTRIG
è=ð
ADC_INJECTED_SOFTWARE_START
))

	)

630 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

631 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ð
ADC_MODE_INDEPENDENT
) || \

632 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT_INJECSIMULT
) || \

633 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT_ALTERTRIG
) || \

634 ((
MODE
è=ð
ADC_DUALMODE_INJECSIMULT_INTERLFAST
) || \

635 ((
MODE
è=ð
ADC_DUALMODE_INJECSIMULT_INTERLSLOW
) || \

636 ((
MODE
è=ð
ADC_DUALMODE_INJECSIMULT
) || \

637 ((
MODE
è=ð
ADC_DUALMODE_REGSIMULT
) || \

638 ((
MODE
è=ð
ADC_DUALMODE_INTERLFAST
) || \

639 ((
MODE
è=ð
ADC_DUALMODE_INTERLSLOW
) || \

640 ((
MODE
è=ð
ADC_DUALMODE_ALTERTRIG
è)

	)

663 
HAL_StusTy³Def
 
HAL_ADCEx_C®ib¿tiÚ_S¹
(
ADC_HªdËTy³Def
* 
hadc
);

666 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedS¹
(
ADC_HªdËTy³Def
* 
hadc
);

667 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedStÝ
(
ADC_HªdËTy³Def
* 
hadc
);

668 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedPÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
);

671 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedS¹_IT
(
ADC_HªdËTy³Def
* 
hadc
);

672 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedStÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
);

674 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

676 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeS¹_DMA
(
ADC_HªdËTy³Def
 *
hadc
, 
ušt32_t
 *
pD©a
, ušt32_ˆ
L’gth
);

677 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeStÝ_DMA
(
ADC_HªdËTy³Def
 *
hadc
);

681 
ušt32_t
 
HAL_ADCEx_InjeùedG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
, ušt32_ˆ
InjeùedRªk
);

682 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

683 
ušt32_t
 
HAL_ADCEx_MuÉiModeG‘V®ue
(
ADC_HªdËTy³Def
 *
hadc
);

687 
HAL_ADCEx_InjeùedCÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
);

697 
HAL_StusTy³Def
 
HAL_ADCEx_InjeùedCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
,
ADC_InjeùiÚCÚfTy³Def
* 
sCÚfigInjeùed
);

698 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

699 
HAL_StusTy³Def
 
HAL_ADCEx_MuÉiModeCÚfigChªÃl
(
ADC_HªdËTy³Def
 *
hadc
, 
ADC_MuÉiModeTy³Def
 *
muÉimode
);

719 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h

37 #iâdeà
__STM32F1xx_HAL_CORTEX_H


38 
	#__STM32F1xx_HAL_CORTEX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

59 #ià(
__MPU_PRESENT
 == 1U)

66 
ušt8_t
 
EÇbË
;

68 
ušt8_t
 
Numb”
;

70 
ušt32_t
 
Ba£Add»ss
;

71 
ušt8_t
 
Size
;

73 
ušt8_t
 
SubRegiÚDi§bË
;

75 
ušt8_t
 
Ty³ExtF›ld
;

77 
ušt8_t
 
AcûssP”missiÚ
;

79 
ušt8_t
 
Di§bËExec
;

81 
ušt8_t
 
IsSh¬—bË
;

83 
ušt8_t
 
IsCach—bË
;

85 
ušt8_t
 
IsBufã¿bË
;

87 }
	tMPU_RegiÚ_In™Ty³Def
;

106 
	#NVIC_PRIORITYGROUP_0
 0x00000007U

	)

108 
	#NVIC_PRIORITYGROUP_1
 0x00000006U

	)

110 
	#NVIC_PRIORITYGROUP_2
 0x00000005U

	)

112 
	#NVIC_PRIORITYGROUP_3
 0x00000004U

	)

114 
	#NVIC_PRIORITYGROUP_4
 0x00000003U

	)

123 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 0x00000000U

	)

124 
	#SYSTICK_CLKSOURCE_HCLK
 0x00000004U

	)

130 #ià(
__MPU_PRESENT
 == 1)

134 
	#MPU_HFNMI_PRIVDEF_NONE
 0x00000000U

	)

135 
	#MPU_HARDFAULT_NMI
 
MPU_CTRL_HFNMIENA_Msk


	)

136 
	#MPU_PRIVILEGED_DEFAULT
 
MPU_CTRL_PRIVDEFENA_Msk


	)

137 
	#MPU_HFNMI_PRIVDEF
 (
MPU_CTRL_HFNMIENA_Msk
 | 
MPU_CTRL_PRIVDEFENA_Msk
)

	)

146 
	#MPU_REGION_ENABLE
 ((
ušt8_t
)0x01)

	)

147 
	#MPU_REGION_DISABLE
 ((
ušt8_t
)0x00)

	)

155 
	#MPU_INSTRUCTION_ACCESS_ENABLE
 ((
ušt8_t
)0x00)

	)

156 
	#MPU_INSTRUCTION_ACCESS_DISABLE
 ((
ušt8_t
)0x01)

	)

164 
	#MPU_ACCESS_SHAREABLE
 ((
ušt8_t
)0x01)

	)

165 
	#MPU_ACCESS_NOT_SHAREABLE
 ((
ušt8_t
)0x00)

	)

173 
	#MPU_ACCESS_CACHEABLE
 ((
ušt8_t
)0x01)

	)

174 
	#MPU_ACCESS_NOT_CACHEABLE
 ((
ušt8_t
)0x00)

	)

182 
	#MPU_ACCESS_BUFFERABLE
 ((
ušt8_t
)0x01)

	)

183 
	#MPU_ACCESS_NOT_BUFFERABLE
 ((
ušt8_t
)0x00)

	)

191 
	#MPU_TEX_LEVEL0
 ((
ušt8_t
)0x00)

	)

192 
	#MPU_TEX_LEVEL1
 ((
ušt8_t
)0x01)

	)

193 
	#MPU_TEX_LEVEL2
 ((
ušt8_t
)0x02)

	)

201 
	#MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04)

	)

202 
	#MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05)

	)

203 
	#MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06)

	)

204 
	#MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07)

	)

205 
	#MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08)

	)

206 
	#MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09)

	)

207 
	#MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0A)

	)

208 
	#MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0B)

	)

209 
	#MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0C)

	)

210 
	#MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0D)

	)

211 
	#MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0E)

	)

212 
	#MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0F)

	)

213 
	#MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10)

	)

214 
	#MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11)

	)

215 
	#MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12)

	)

216 
	#MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13)

	)

217 
	#MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14)

	)

218 
	#MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15)

	)

219 
	#MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16)

	)

220 
	#MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17)

	)

221 
	#MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18)

	)

222 
	#MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19)

	)

223 
	#MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1A)

	)

224 
	#MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1B)

	)

225 
	#MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1C)

	)

226 
	#MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1D)

	)

227 
	#MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1E)

	)

228 
	#MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1F)

	)

236 
	#MPU_REGION_NO_ACCESS
 ((
ušt8_t
)0x00)

	)

237 
	#MPU_REGION_PRIV_RW
 ((
ušt8_t
)0x01)

	)

238 
	#MPU_REGION_PRIV_RW_URO
 ((
ušt8_t
)0x02)

	)

239 
	#MPU_REGION_FULL_ACCESS
 ((
ušt8_t
)0x03)

	)

240 
	#MPU_REGION_PRIV_RO
 ((
ušt8_t
)0x05)

	)

241 
	#MPU_REGION_PRIV_RO_URO
 ((
ušt8_t
)0x06)

	)

249 
	#MPU_REGION_NUMBER0
 ((
ušt8_t
)0x00)

	)

250 
	#MPU_REGION_NUMBER1
 ((
ušt8_t
)0x01)

	)

251 
	#MPU_REGION_NUMBER2
 ((
ušt8_t
)0x02)

	)

252 
	#MPU_REGION_NUMBER3
 ((
ušt8_t
)0x03)

	)

253 
	#MPU_REGION_NUMBER4
 ((
ušt8_t
)0x04)

	)

254 
	#MPU_REGION_NUMBER5
 ((
ušt8_t
)0x05)

	)

255 
	#MPU_REGION_NUMBER6
 ((
ušt8_t
)0x06)

	)

256 
	#MPU_REGION_NUMBER7
 ((
ušt8_t
)0x07)

	)

278 
HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
);

279 
HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
);

280 
HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

281 
HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

282 
HAL_NVIC_Sy¡emRe£t
();

283 
ušt32_t
 
HAL_SYSTICK_CÚfig
(ušt32_ˆ
TicksNumb
);

292 
ušt32_t
 
HAL_NVIC_G‘PriÜ™yGroupšg
();

293 
HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
);

294 
ušt32_t
 
HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

295 
HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

296 
HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

297 
ušt32_t
 
HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
);

298 
HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
);

299 
HAL_SYSTICK_IRQHªdËr
();

300 
HAL_SYSTICK_C®lback
();

302 #ià(
__MPU_PRESENT
 == 1U)

303 
HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
);

304 
HAL_MPU_Di§bË
();

305 
HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
);

322 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PRIORITYGROUP_0
) || \

323 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_1
) || \

324 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_2
) || \

325 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_3
) || \

326 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_4
))

	)

328 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

330 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

332 
	#IS_NVIC_DEVICE_IRQ
(
IRQ
è((IRQè>ð(
IRQn_Ty³
)0x00U)

	)

334 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SYSTICK_CLKSOURCE_HCLK
) || \

335 ((
SOURCE
è=ð
SYSTICK_CLKSOURCE_HCLK_DIV8
))

	)

337 #ià(
__MPU_PRESENT
 == 1U)

338 
	#IS_MPU_REGION_ENABLE
(
STATE
è(((STATEè=ð
MPU_REGION_ENABLE
) || \

339 ((
STATE
è=ð
MPU_REGION_DISABLE
))

	)

341 
	#IS_MPU_INSTRUCTION_ACCESS
(
STATE
è(((STATEè=ð
MPU_INSTRUCTION_ACCESS_ENABLE
) || \

342 ((
STATE
è=ð
MPU_INSTRUCTION_ACCESS_DISABLE
))

	)

344 
	#IS_MPU_ACCESS_SHAREABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_SHAREABLE
) || \

345 ((
STATE
è=ð
MPU_ACCESS_NOT_SHAREABLE
))

	)

347 
	#IS_MPU_ACCESS_CACHEABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_CACHEABLE
) || \

348 ((
STATE
è=ð
MPU_ACCESS_NOT_CACHEABLE
))

	)

350 
	#IS_MPU_ACCESS_BUFFERABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_BUFFERABLE
) || \

351 ((
STATE
è=ð
MPU_ACCESS_NOT_BUFFERABLE
))

	)

353 
	#IS_MPU_TEX_LEVEL
(
TYPE
è(((TYPEè=ð
MPU_TEX_LEVEL0
) || \

354 ((
TYPE
è=ð
MPU_TEX_LEVEL1
) || \

355 ((
TYPE
è=ð
MPU_TEX_LEVEL2
))

	)

357 
	#IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
TYPE
è(((TYPEè=ð
MPU_REGION_NO_ACCESS
) || \

358 ((
TYPE
è=ð
MPU_REGION_PRIV_RW
) || \

359 ((
TYPE
è=ð
MPU_REGION_PRIV_RW_URO
) || \

360 ((
TYPE
è=ð
MPU_REGION_FULL_ACCESS
) || \

361 ((
TYPE
è=ð
MPU_REGION_PRIV_RO
) || \

362 ((
TYPE
è=ð
MPU_REGION_PRIV_RO_URO
))

	)

364 
	#IS_MPU_REGION_NUMBER
(
NUMBER
è(((NUMBERè=ð
MPU_REGION_NUMBER0
) || \

365 ((
NUMBER
è=ð
MPU_REGION_NUMBER1
) || \

366 ((
NUMBER
è=ð
MPU_REGION_NUMBER2
) || \

367 ((
NUMBER
è=ð
MPU_REGION_NUMBER3
) || \

368 ((
NUMBER
è=ð
MPU_REGION_NUMBER4
) || \

369 ((
NUMBER
è=ð
MPU_REGION_NUMBER5
) || \

370 ((
NUMBER
è=ð
MPU_REGION_NUMBER6
) || \

371 ((
NUMBER
è=ð
MPU_REGION_NUMBER7
))

	)

373 
	#IS_MPU_REGION_SIZE
(
SIZE
è(((SIZEè=ð
MPU_REGION_SIZE_32B
) || \

374 ((
SIZE
è=ð
MPU_REGION_SIZE_64B
) || \

375 ((
SIZE
è=ð
MPU_REGION_SIZE_128B
) || \

376 ((
SIZE
è=ð
MPU_REGION_SIZE_256B
) || \

377 ((
SIZE
è=ð
MPU_REGION_SIZE_512B
) || \

378 ((
SIZE
è=ð
MPU_REGION_SIZE_1KB
) || \

379 ((
SIZE
è=ð
MPU_REGION_SIZE_2KB
) || \

380 ((
SIZE
è=ð
MPU_REGION_SIZE_4KB
) || \

381 ((
SIZE
è=ð
MPU_REGION_SIZE_8KB
) || \

382 ((
SIZE
è=ð
MPU_REGION_SIZE_16KB
) || \

383 ((
SIZE
è=ð
MPU_REGION_SIZE_32KB
) || \

384 ((
SIZE
è=ð
MPU_REGION_SIZE_64KB
) || \

385 ((
SIZE
è=ð
MPU_REGION_SIZE_128KB
) || \

386 ((
SIZE
è=ð
MPU_REGION_SIZE_256KB
) || \

387 ((
SIZE
è=ð
MPU_REGION_SIZE_512KB
) || \

388 ((
SIZE
è=ð
MPU_REGION_SIZE_1MB
) || \

389 ((
SIZE
è=ð
MPU_REGION_SIZE_2MB
) || \

390 ((
SIZE
è=ð
MPU_REGION_SIZE_4MB
) || \

391 ((
SIZE
è=ð
MPU_REGION_SIZE_8MB
) || \

392 ((
SIZE
è=ð
MPU_REGION_SIZE_16MB
) || \

393 ((
SIZE
è=ð
MPU_REGION_SIZE_32MB
) || \

394 ((
SIZE
è=ð
MPU_REGION_SIZE_64MB
) || \

395 ((
SIZE
è=ð
MPU_REGION_SIZE_128MB
) || \

396 ((
SIZE
è=ð
MPU_REGION_SIZE_256MB
) || \

397 ((
SIZE
è=ð
MPU_REGION_SIZE_512MB
) || \

398 ((
SIZE
è=ð
MPU_REGION_SIZE_1GB
) || \

399 ((
SIZE
è=ð
MPU_REGION_SIZE_2GB
) || \

400 ((
SIZE
è=ð
MPU_REGION_SIZE_4GB
))

	)

402 
	#IS_MPU_SUB_REGION_DISABLE
(
SUBREGION
è((SUBREGIONè< (
ušt16_t
)0x00FF)

	)

419 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h

38 #iâdeà
__STM32F1xx_HAL_DEF


39 
	#__STM32F1xx_HAL_DEF


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32f1xx.h
"

47 #ià
defšed
(
USE_HAL_LEGACY
)

48 
	~"Legacy/¡m32_h®_Ëgacy.h
"

50 
	~<¡dio.h
>

59 
HAL_OK
 = 0x00U,

60 
HAL_ERROR
 = 0x01U,

61 
HAL_BUSY
 = 0x02U,

62 
HAL_TIMEOUT
 = 0x03U

63 } 
	tHAL_StusTy³Def
;

70 
HAL_UNLOCKED
 = 0x00U,

71 
HAL_LOCKED
 = 0x01U

72 } 
	tHAL_LockTy³Def
;

75 
	#HAL_MAX_DELAY
 0xFFFFFFFFU

	)

77 
	#HAL_IS_BIT_SET
(
REG
, 
BIT
è(((REGè& (BIT)è!ð
RESET
)

	)

78 
	#HAL_IS_BIT_CLR
(
REG
, 
BIT
è(((REGè& (BIT)è=ð
RESET
)

	)

80 
	#__HAL_LINKDMA
(
__HANDLE__
, 
__PPP_DMA_FIELD__
, 
__DMA_HANDLE__
) \

82 (
__HANDLE__
)->
__PPP_DMA_FIELD__
 = &(
__DMA_HANDLE__
); \

83 (
__DMA_HANDLE__
).
P¬’t
 = (
__HANDLE__
); \

84 } 0U)

	)

86 
	#UNUSED
(
X
è()X

	)

103 
	#__HAL_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 0U)

	)

105 #ià(
USE_RTOS
 == 1U)

109 
	#__HAL_LOCK
(
__HANDLE__
) \

111 if((
__HANDLE__
)->
Lock
 =ð
HAL_LOCKED
) \

113  
HAL_BUSY
; \

117 (
__HANDLE__
)->
Lock
 = 
HAL_LOCKED
; \

119 }0U)

	)

121 
	#__HAL_UNLOCK
(
__HANDLE__
) \

123 (
__HANDLE__
)->
Lock
 = 
HAL_UNLOCKED
; \

124 }0U)

	)

127 #ià
defšed
 ( 
__GNUC__
 ) && !defšed (
__CC_ARM
)

128 #iâdeà
__w—k


129 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

131 #iâdeà
__·cked


132 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

138 #ià
defšed
 ( 
__GNUC__
 ) && !defšed (
__CC_ARM
)

139 #iâdeà
__ALIGN_END


140 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

142 #iâdeà
__ALIGN_BEGIN


143 
	#__ALIGN_BEGIN


	)

146 #iâdeà
__ALIGN_END


147 
	#__ALIGN_END


	)

149 #iâdeà
__ALIGN_BEGIN


150 #ià
defšed
 (
__CC_ARM
)

151 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

152 #–ià
defšed
 (
__ICCARM__
)

153 
	#__ALIGN_BEGIN


	)

162 #ià
defšed
 ( 
__CC_ARM
 )

172 
	#__RAM_FUNC


	)

174 #–ià
defšed
 ( 
__ICCARM__
 )

179 
	#__RAM_FUNC
 
__¿mfunc


	)

181 #–ià
defšed
 ( 
__GNUC__
 )

187 
	#__RAM_FUNC
 
	`__©Œibu‹__
((
	`£ùiÚ
(".RamFunc")))

	)

194 #ià
defšed
 ( 
__CC_ARM
 ) || defšed ( 
__GNUC__
 )

198 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

200 #–ià
defšed
 ( 
__ICCARM__
 )

204 
	#__NOINLINE
 
	`_P¿gma
("Ýtimizðno_šlše")

	)

208 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h

37 #iâdeà
__STM32F1xx_HAL_DMA_H


38 
	#__STM32F1xx_HAL_DMA_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

66 
ušt32_t
 
DœeùiÚ
;

70 
ušt32_t
 
P”hInc
;

73 
ušt32_t
 
MemInc
;

76 
ušt32_t
 
P”hD©aAlignm’t
;

79 
ušt32_t
 
MemD©aAlignm’t
;

82 
ušt32_t
 
Mode
;

87 
ušt32_t
 
PriÜ™y
;

89 } 
	tDMA_In™Ty³Def
;

96 
HAL_DMA_STATE_RESET
 = 0x00U,

97 
HAL_DMA_STATE_READY
 = 0x01U,

98 
HAL_DMA_STATE_BUSY
 = 0x02U,

99 
HAL_DMA_STATE_TIMEOUT
 = 0x03U

100 }
	tHAL_DMA_S‹Ty³Def
;

107 
HAL_DMA_FULL_TRANSFER
 = 0x00U,

108 
HAL_DMA_HALF_TRANSFER
 = 0x01U

109 }
	tHAL_DMA_Lev–Com¶‘eTy³Def
;

116 
HAL_DMA_XFER_CPLT_CB_ID
 = 0x00U,

117 
HAL_DMA_XFER_HALFCPLT_CB_ID
 = 0x01U,

118 
HAL_DMA_XFER_ERROR_CB_ID
 = 0x02U,

119 
HAL_DMA_XFER_ABORT_CB_ID
 = 0x03U,

120 
HAL_DMA_XFER_ALL_CB_ID
 = 0x04U

122 }
	tHAL_DMA_C®lbackIDTy³Def
;

127 
	s__DMA_HªdËTy³Def


129 
DMA_ChªÃl_Ty³Def
 *
In¡ªû
;

131 
DMA_In™Ty³Def
 
In™
;

133 
HAL_LockTy³Def
 
Lock
;

135 
HAL_DMA_S‹Ty³Def
 
S‹
;

137 *
P¬’t
;

139 (* 
XãrC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

141 (* 
XãrH®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

143 (* 
XãrE¼ÜC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

145 (* 
XãrAbÜtC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

147 
__IO
 
ušt32_t
 
E¼ÜCode
;

149 
DMA_Ty³Def
 *
DmaBa£Add»ss
;

151 
ušt32_t
 
ChªÃlIndex
;

153 } 
	tDMA_HªdËTy³Def
;

167 
	#HAL_DMA_ERROR_NONE
 0x00000000U

	)

168 
	#HAL_DMA_ERROR_TE
 0x00000001U

	)

169 
	#HAL_DMA_ERROR_NO_XFER
 0x00000004U

	)

170 
	#HAL_DMA_ERROR_TIMEOUT
 0x00000020U

	)

171 
	#HAL_DMA_ERROR_NOT_SUPPORTED
 0x00000100U

	)

179 
	#DMA_PERIPH_TO_MEMORY
 0x00000000U

	)

180 
	#DMA_MEMORY_TO_PERIPH
 ((
ušt32_t
)
DMA_CCR_DIR
è

	)

181 
	#DMA_MEMORY_TO_MEMORY
 ((
ušt32_t
)
DMA_CCR_MEM2MEM
è

	)

190 
	#DMA_PINC_ENABLE
 ((
ušt32_t
)
DMA_CCR_PINC
è

	)

191 
	#DMA_PINC_DISABLE
 0x00000000U

	)

199 
	#DMA_MINC_ENABLE
 ((
ušt32_t
)
DMA_CCR_MINC
è

	)

200 
	#DMA_MINC_DISABLE
 0x00000000U

	)

208 
	#DMA_PDATAALIGN_BYTE
 0x00000000U

	)

209 
	#DMA_PDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_CCR_PSIZE_0
è

	)

210 
	#DMA_PDATAALIGN_WORD
 ((
ušt32_t
)
DMA_CCR_PSIZE_1
è

	)

218 
	#DMA_MDATAALIGN_BYTE
 0x00000000U

	)

219 
	#DMA_MDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_CCR_MSIZE_0
è

	)

220 
	#DMA_MDATAALIGN_WORD
 ((
ušt32_t
)
DMA_CCR_MSIZE_1
è

	)

228 
	#DMA_NORMAL
 0x00000000U

	)

229 
	#DMA_CIRCULAR
 ((
ušt32_t
)
DMA_CCR_CIRC
è

	)

237 
	#DMA_PRIORITY_LOW
 0x00000000U

	)

238 
	#DMA_PRIORITY_MEDIUM
 ((
ušt32_t
)
DMA_CCR_PL_0
è

	)

239 
	#DMA_PRIORITY_HIGH
 ((
ušt32_t
)
DMA_CCR_PL_1
è

	)

240 
	#DMA_PRIORITY_VERY_HIGH
 ((
ušt32_t
)
DMA_CCR_PL
è

	)

249 
	#DMA_IT_TC
 ((
ušt32_t
)
DMA_CCR_TCIE
)

	)

250 
	#DMA_IT_HT
 ((
ušt32_t
)
DMA_CCR_HTIE
)

	)

251 
	#DMA_IT_TE
 ((
ušt32_t
)
DMA_CCR_TEIE
)

	)

259 
	#DMA_FLAG_GL1
 0x00000001U

	)

260 
	#DMA_FLAG_TC1
 0x00000002U

	)

261 
	#DMA_FLAG_HT1
 0x00000004U

	)

262 
	#DMA_FLAG_TE1
 0x00000008U

	)

263 
	#DMA_FLAG_GL2
 0x00000010U

	)

264 
	#DMA_FLAG_TC2
 0x00000020U

	)

265 
	#DMA_FLAG_HT2
 0x00000040U

	)

266 
	#DMA_FLAG_TE2
 0x00000080U

	)

267 
	#DMA_FLAG_GL3
 0x00000100U

	)

268 
	#DMA_FLAG_TC3
 0x00000200U

	)

269 
	#DMA_FLAG_HT3
 0x00000400U

	)

270 
	#DMA_FLAG_TE3
 0x00000800U

	)

271 
	#DMA_FLAG_GL4
 0x00001000U

	)

272 
	#DMA_FLAG_TC4
 0x00002000U

	)

273 
	#DMA_FLAG_HT4
 0x00004000U

	)

274 
	#DMA_FLAG_TE4
 0x00008000U

	)

275 
	#DMA_FLAG_GL5
 0x00010000U

	)

276 
	#DMA_FLAG_TC5
 0x00020000U

	)

277 
	#DMA_FLAG_HT5
 0x00040000U

	)

278 
	#DMA_FLAG_TE5
 0x00080000U

	)

279 
	#DMA_FLAG_GL6
 0x00100000U

	)

280 
	#DMA_FLAG_TC6
 0x00200000U

	)

281 
	#DMA_FLAG_HT6
 0x00400000U

	)

282 
	#DMA_FLAG_TE6
 0x00800000U

	)

283 
	#DMA_FLAG_GL7
 0x01000000U

	)

284 
	#DMA_FLAG_TC7
 0x02000000U

	)

285 
	#DMA_FLAG_HT7
 0x04000000U

	)

286 
	#DMA_FLAG_TE7
 0x08000000U

	)

305 
	#__HAL_DMA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA_STATE_RESET
)

	)

312 
	#__HAL_DMA_ENABLE
(
__HANDLE__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CCR
, 
DMA_CCR_EN
))

	)

319 
	#__HAL_DMA_DISABLE
(
__HANDLE__
è(
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CCR
, 
DMA_CCR_EN
))

	)

334 
	#__HAL_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CCR
, (__INTERRUPT__)))

	)

346 
	#__HAL_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CCR
 , (__INTERRUPT__)))

	)

358 
	#__HAL_DMA_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CCR
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

365 
	#__HAL_DMA_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CNDTR
)

	)

372 
	~"¡m32f1xx_h®_dma_ex.h
"

383 
HAL_StusTy³Def
 
HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
);

384 
HAL_StusTy³Def
 
HAL_DMA_DeIn™
 (
DMA_HªdËTy³Def
 *
hdma
);

393 
HAL_StusTy³Def
 
HAL_DMA_S¹
 (
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

394 
HAL_StusTy³Def
 
HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

395 
HAL_StusTy³Def
 
HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

396 
HAL_StusTy³Def
 
HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
);

397 
HAL_StusTy³Def
 
HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
);

398 
HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
);

399 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)ÐDMA_HªdËTy³Deà* 
_hdma
));

400 
HAL_StusTy³Def
 
HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
);

410 
HAL_DMA_S‹Ty³Def
 
HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
);

411 
ušt32_t
 
HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

425 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_PERIPH_TO_MEMORY
 ) || \

426 ((
DIRECTION
è=ð
DMA_MEMORY_TO_PERIPH
) || \

427 ((
DIRECTION
è=ð
DMA_MEMORY_TO_MEMORY
))

	)

429 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1Uè&& ((SIZEè< 0x10000U))

	)

431 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_PINC_ENABLE
) || \

432 ((
STATE
è=ð
DMA_PINC_DISABLE
))

	)

434 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MINC_ENABLE
) || \

435 ((
STATE
è=ð
DMA_MINC_DISABLE
))

	)

437 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PDATAALIGN_BYTE
) || \

438 ((
SIZE
è=ð
DMA_PDATAALIGN_HALFWORD
) || \

439 ((
SIZE
è=ð
DMA_PDATAALIGN_WORD
))

	)

441 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MDATAALIGN_BYTE
) || \

442 ((
SIZE
è=ð
DMA_MDATAALIGN_HALFWORD
) || \

443 ((
SIZE
è=ð
DMA_MDATAALIGN_WORD
 ))

	)

445 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_NORMAL
 ) || \

446 ((
MODE
è=ð
DMA_CIRCULAR
))

	)

448 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PRIORITY_LOW
 ) || \

449 ((
PRIORITY
è=ð
DMA_PRIORITY_MEDIUM
) || \

450 ((
PRIORITY
è=ð
DMA_PRIORITY_HIGH
) || \

451 ((
PRIORITY
è=ð
DMA_PRIORITY_VERY_HIGH
))

	)

467 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h

37 #iâdeà
__STM32F1xx_HAL_DMA_EX_H


38 
	#__STM32F1xx_HAL_DMA_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

62 #ià
defšed
 (
STM32F100xE
è|| defšed (
STM32F101xE
è|| defšed (
STM32F101xG
è|| defšed (
STM32F103xE
) || \

63 
defšed
 (
STM32F103xG
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

73 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
) \

74 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

75 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

76 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

77 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

78 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TC5
 :\

79 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TC6
 :\

80 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_TC7
 :\

81 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

82 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

83 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

84 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

85 
DMA_FLAG_TC5
)

	)

92 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

93 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

94 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

95 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

96 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

97 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_HT5
 :\

98 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_HT6
 :\

99 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_HT7
 :\

100 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

101 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

102 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

103 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

104 
DMA_FLAG_HT5
)

	)

111 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

112 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

113 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

114 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

115 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

116 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TE5
 :\

117 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TE6
 :\

118 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_TE7
 :\

119 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

120 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

121 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

122 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

123 
DMA_FLAG_TE5
)

	)

130 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

131 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

132 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

133 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

134 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

135 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_GL5
 :\

136 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_GL6
 :\

137 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_GL7
 :\

138 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

139 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

140 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

141 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

142 
DMA_FLAG_GL5
)

	)

155 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

156 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_ChªÃl7
)? (
DMA2
->
ISR
 & (
__FLAG__
)) :\

157 (
DMA1
->
ISR
 & (
__FLAG__
)))

	)

170 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
) \

171 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_ChªÃl7
)? (
DMA2
->
IFCR
 = (
__FLAG__
)) :\

172 (
DMA1
->
IFCR
 = (
__FLAG__
)))

	)

188 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
) \

189 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

190 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

191 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

192 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

193 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TC5
 :\

194 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TC6
 :\

195 
DMA_FLAG_TC7
)

	)

202 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

203 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

204 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

205 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

206 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

207 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_HT5
 :\

208 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_HT6
 :\

209 
DMA_FLAG_HT7
)

	)

216 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

217 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

218 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

219 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

220 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

221 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TE5
 :\

222 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TE6
 :\

223 
DMA_FLAG_TE7
)

	)

230 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

231 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

232 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

233 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

234 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

235 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_GL5
 :\

236 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_GL6
 :\

237 
DMA_FLAG_GL7
)

	)

252 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
ISR
 & (__FLAG__))

	)

266 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
IFCR
 = (__FLAG__))

	)

286 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h

37 #iâdeà
__STM32F1xx_HAL_FLASH_H


38 
	#__STM32F1xx_HAL_FLASH_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

58 
	#FLASH_TIMEOUT_VALUE
 50000U

	)

67 
	#IS_FLASH_TYPEPROGRAM
(
VALUE
è(((VALUEè=ð
FLASH_TYPEPROGRAM_HALFWORD
) || \

68 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_WORD
) || \

69 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_DOUBLEWORD
))

	)

71 #ià 
defšed
(
FLASH_ACR_LATENCY
)

72 
	#IS_FLASH_LATENCY
(
__LATENCY__
è(((__LATENCY__è=ð
FLASH_LATENCY_0
) || \

73 ((
__LATENCY__
è=ð
FLASH_LATENCY_1
) || \

74 ((
__LATENCY__
è=ð
FLASH_LATENCY_2
))

	)

77 
	#IS_FLASH_LATENCY
(
__LATENCY__
è((__LATENCY__è=ð
FLASH_LATENCY_0
)

	)

93 
FLASH_PROC_NONE
 = 0U,

94 
FLASH_PROC_PAGEERASE
 = 1U,

95 
FLASH_PROC_MASSERASE
 = 2U,

96 
FLASH_PROC_PROGRAMHALFWORD
 = 3U,

97 
FLASH_PROC_PROGRAMWORD
 = 4U,

98 
FLASH_PROC_PROGRAMDOUBLEWORD
 = 5U

99 } 
	tFLASH_Proûdu»Ty³Def
;

106 
__IO
 
FLASH_Proûdu»Ty³Def
 
Proûdu»OnGošg
;

108 
__IO
 
ušt32_t
 
D©aRemaššg
;

110 
__IO
 
ušt32_t
 
Add»ss
;

112 
__IO
 
ušt64_t
 
D©a
;

114 
HAL_LockTy³Def
 
Lock
;

116 
__IO
 
ušt32_t
 
E¼ÜCode
;

118 } 
	tFLASH_ProûssTy³Def
;

133 
	#HAL_FLASH_ERROR_NONE
 0x00U

	)

134 
	#HAL_FLASH_ERROR_PROG
 0x01U

	)

135 
	#HAL_FLASH_ERROR_WRP
 0x02U

	)

136 
	#HAL_FLASH_ERROR_OPTV
 0x04U

	)

145 
	#FLASH_TYPEPROGRAM_HALFWORD
 0x01U

	)

146 
	#FLASH_TYPEPROGRAM_WORD
 0x02U

	)

147 
	#FLASH_TYPEPROGRAM_DOUBLEWORD
 0x03U

	)

153 #ià 
defšed
(
FLASH_ACR_LATENCY
)

157 
	#FLASH_LATENCY_0
 0x00000000U

	)

158 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_0


	)

159 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_1


	)

169 
	#FLASH_LATENCY_0
 0x00000000U

	)

198 
	#__HAL_FLASH_HALF_CYCLE_ACCESS_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_HLFCYA
)

	)

206 
	#__HAL_FLASH_HALF_CYCLE_ACCESS_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_HLFCYA
))

	)

212 #ià
defšed
(
FLASH_ACR_LATENCY
)

224 
	#__HAL_FLASH_SET_LATENCY
(
__LATENCY__
è(
FLASH
->
ACR
 = (FLASH->ACR&(~
FLASH_ACR_LATENCY
)è| (__LATENCY__))

	)

232 
	#__HAL_FLASH_GET_LATENCY
(è(
	`READ_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_LATENCY
))

	)

247 
	#__HAL_FLASH_PREFETCH_BUFFER_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
)

	)

253 
	#__HAL_FLASH_PREFETCH_BUFFER_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_PRFTBE
))

	)

264 
	~"¡m32f1xx_h®_æash_ex.h
"

275 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

276 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

279 
HAL_FLASH_IRQHªdËr
();

281 
HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
);

282 
HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
);

292 
HAL_StusTy³Def
 
HAL_FLASH_UÆock
();

293 
HAL_StusTy³Def
 
HAL_FLASH_Lock
();

294 
HAL_StusTy³Def
 
HAL_FLASH_OB_UÆock
();

295 
HAL_StusTy³Def
 
HAL_FLASH_OB_Lock
();

296 
HAL_FLASH_OB_Launch
();

306 
ušt32_t
 
HAL_FLASH_G‘E¼Ü
();

320 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

321 #ià
defšed
(
FLASH_BANK2_END
)

322 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚBªk2
(
ušt32_t
 
Timeout
);

337 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h

37 #iâdeà
__STM32F1xx_HAL_FLASH_EX_H


38 
	#__STM32F1xx_HAL_FLASH_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

59 
	#FLASH_SIZE_DATA_REGISTER
 0x1FFFF7E0U

	)

60 
	#OBR_REG_INDEX
 1U

	)

61 
	#SR_FLAG_MASK
 ((
ušt32_t
)(
FLASH_SR_BSY
 | 
FLASH_SR_PGERR
 | 
FLASH_SR_WRPRTERR
 | 
FLASH_SR_EOP
))

	)

71 
	#IS_FLASH_TYPEERASE
(
VALUE
è(((VALUEè=ð
FLASH_TYPEERASE_PAGES
è|| ((VALUEè=ð
FLASH_TYPEERASE_MASSERASE
))

	)

73 
	#IS_OPTIONBYTE
(
VALUE
è(((VALUEè<ð(
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
 | 
OPTIONBYTE_DATA
)))

	)

75 
	#IS_WRPSTATE
(
VALUE
è(((VALUEè=ð
OB_WRPSTATE_DISABLE
è|| ((VALUEè=ð
OB_WRPSTATE_ENABLE
))

	)

77 
	#IS_OB_RDP_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_RDP_LEVEL_0
è|| ((LEVELè=ð
OB_RDP_LEVEL_1
))

	)

79 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
OB_DATA_ADDRESS_DATA0
è|| ((ADDRESSè=ð
OB_DATA_ADDRESS_DATA1
))

	)

81 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

83 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NO_RST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

85 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NO_RST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

87 #ià
defšed
(
FLASH_BANK2_END
)

88 
	#IS_OB_BOOT1
(
BOOT1
è(((BOOT1è=ð
OB_BOOT1_RESET
è|| ((BOOT1è=ð
OB_BOOT1_SET
))

	)

92 #ià(
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
))

93 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x20Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)- 1 <= 0x08007FFFU) : \

94 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)- 1 <ð0x08003FFFU))

	)

98 #ià(
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
))

99 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x80Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <= 0x0801FFFFU) : \

100 (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x40Uè? ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <= 0x0800FFFFU) : \

101 (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x20Uè? ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <= 0x08007FFFU) : \

102 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <ð0x08003FFFU))))

	)

106 #ià(
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
))

107 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x200Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <= 0x0807FFFFU) : \

108 (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x180Uè? ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <= 0x0805FFFFU) : \

109 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <ð0x0803FFFFU)))

	)

113 #ià
defšed
(
FLASH_BANK2_END
)

114 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x400Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <= 0x080FFFFFU) : \

115 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <ð0x080BFFFFU))

	)

119 #ià(
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
))

120 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x100Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <= 0x0803FFFFU) : \

121 (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x80Uè? ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <= 0x0801FFFFU) : \

122 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <ð0x0800FFFFU)))

	)

125 
	#IS_OB_WRP
(
PAGE
è(((PAGEè!ð0x0000000U))

	)

127 #ià
defšed
(
FLASH_BANK2_END
)

128 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
) || \

129 ((
BANK
è=ð
FLASH_BANK_2
) || \

130 ((
BANK
è=ð
FLASH_BANK_BOTH
))

	)

132 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
))

	)

136 #ià(
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
))

137 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x20U) ? \

138 ((
ADDRESS
è<ð
FLASH_BANK1_END
è: ((ADDRESSè<ð0x08003FFFU)))

	)

143 #ià(
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
))

144 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x80U) ? \

145 ((
ADDRESS
è<ð
FLASH_BANK1_END
è: (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x40U) ? \

146 ((
ADDRESS
è<ð0x0800FFFFè: (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x20U) ? \

147 ((
ADDRESS
è<ð0x08007FFFè: ((ADDRESSè<ð0x08003FFFU)))))

	)

152 #ià(
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
))

153 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x200U) ? \

154 ((
ADDRESS
è<ð
FLASH_BANK1_END
è: (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x180U) ? \

155 ((
ADDRESS
è<ð0x0805FFFFUè: ((ADDRESSè<ð0x0803FFFFU))))

	)

160 #ià
defšed
(
FLASH_BANK2_END
)

161 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x400U) ? \

162 ((
ADDRESS
è<ð
FLASH_BANK2_END
è: ((ADDRESSè<ð0x080BFFFFU)))

	)

167 #ià(
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
))

168 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x100U) ? \

169 ((
ADDRESS
è<ð
FLASH_BANK1_END
è: (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x80U) ? \

170 ((
ADDRESS
è<ð0x0801FFFFUè: ((ADDRESSè<ð0x0800FFFFU))))

	)

188 
ušt32_t
 
Ty³E¿£
;

191 
ušt32_t
 
Bªks
;

194 
ušt32_t
 
PageAdd»ss
;

198 
ušt32_t
 
NbPages
;

201 } 
	tFLASH_E¿£In™Ty³Def
;

208 
ušt32_t
 
O±iÚTy³
;

211 
ušt32_t
 
WRPS‹
;

214 
ušt32_t
 
WRPPage
;

217 
ušt32_t
 
Bªks
;

220 
ušt8_t
 
RDPLev–
;

223 #ià
defšed
(
FLASH_BANK2_END
)

224 
ušt8_t
 
USERCÚfig
;

229 
ušt8_t
 
USERCÚfig
;

235 
ušt32_t
 
DATAAdd»ss
;

238 
ušt8_t
 
DATAD©a
;

240 } 
	tFLASH_OBProg¿mIn™Ty³Def
;

258 #ià(
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
è|| defšed(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
))

259 
	#FLASH_PAGE_SIZE
 0x400U

	)

263 #ià(
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
))

264 
	#FLASH_PAGE_SIZE
 0x800U

	)

276 
	#FLASH_TYPEERASE_PAGES
 0x00U

	)

277 
	#FLASH_TYPEERASE_MASSERASE
 0x02U

	)

286 #ià
defšed
(
FLASH_BANK2_END
)

287 
	#FLASH_BANK_1
 1U

	)

288 
	#FLASH_BANK_2
 2U

	)

289 
	#FLASH_BANK_BOTH
 ((
ušt32_t
)
FLASH_BANK_1
 | 
FLASH_BANK_2
è

	)

292 
	#FLASH_BANK_1
 1U

	)

309 
	#OPTIONBYTE_WRP
 0x01U

	)

310 
	#OPTIONBYTE_RDP
 0x02U

	)

311 
	#OPTIONBYTE_USER
 0x04U

	)

312 
	#OPTIONBYTE_DATA
 0x08U

	)

321 
	#OB_WRPSTATE_DISABLE
 0x00U

	)

322 
	#OB_WRPSTATE_ENABLE
 0x01U

	)

332 #ià 
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
) \

333 || 
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
) \

334 || 
defšed
(
STM32F103xB
)

335 
	#OB_WRP_PAGES0TO3
 0x00000001U

	)

336 
	#OB_WRP_PAGES4TO7
 0x00000002U

	)

337 
	#OB_WRP_PAGES8TO11
 0x00000004U

	)

338 
	#OB_WRP_PAGES12TO15
 0x00000008U

	)

339 
	#OB_WRP_PAGES16TO19
 0x00000010U

	)

340 
	#OB_WRP_PAGES20TO23
 0x00000020U

	)

341 
	#OB_WRP_PAGES24TO27
 0x00000040U

	)

342 
	#OB_WRP_PAGES28TO31
 0x00000080U

	)

347 #ià 
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
)

348 
	#OB_WRP_PAGES32TO35
 0x00000100U

	)

349 
	#OB_WRP_PAGES36TO39
 0x00000200U

	)

350 
	#OB_WRP_PAGES40TO43
 0x00000400U

	)

351 
	#OB_WRP_PAGES44TO47
 0x00000800U

	)

352 
	#OB_WRP_PAGES48TO51
 0x00001000U

	)

353 
	#OB_WRP_PAGES52TO55
 0x00002000U

	)

354 
	#OB_WRP_PAGES56TO59
 0x00004000U

	)

355 
	#OB_WRP_PAGES60TO63
 0x00008000U

	)

356 
	#OB_WRP_PAGES64TO67
 0x00010000U

	)

357 
	#OB_WRP_PAGES68TO71
 0x00020000U

	)

358 
	#OB_WRP_PAGES72TO75
 0x00040000U

	)

359 
	#OB_WRP_PAGES76TO79
 0x00080000U

	)

360 
	#OB_WRP_PAGES80TO83
 0x00100000U

	)

361 
	#OB_WRP_PAGES84TO87
 0x00200000U

	)

362 
	#OB_WRP_PAGES88TO91
 0x00400000U

	)

363 
	#OB_WRP_PAGES92TO95
 0x00800000U

	)

364 
	#OB_WRP_PAGES96TO99
 0x01000000U

	)

365 
	#OB_WRP_PAGES100TO103
 0x02000000U

	)

366 
	#OB_WRP_PAGES104TO107
 0x04000000U

	)

367 
	#OB_WRP_PAGES108TO111
 0x08000000U

	)

368 
	#OB_WRP_PAGES112TO115
 0x10000000U

	)

369 
	#OB_WRP_PAGES116TO119
 0x20000000U

	)

370 
	#OB_WRP_PAGES120TO123
 0x40000000U

	)

371 
	#OB_WRP_PAGES124TO127
 0x80000000U

	)

376 #ià 
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
) \

377 || 
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
) \

378 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

379 
	#OB_WRP_PAGES0TO1
 0x00000001U

	)

380 
	#OB_WRP_PAGES2TO3
 0x00000002U

	)

381 
	#OB_WRP_PAGES4TO5
 0x00000004U

	)

382 
	#OB_WRP_PAGES6TO7
 0x00000008U

	)

383 
	#OB_WRP_PAGES8TO9
 0x00000010U

	)

384 
	#OB_WRP_PAGES10TO11
 0x00000020U

	)

385 
	#OB_WRP_PAGES12TO13
 0x00000040U

	)

386 
	#OB_WRP_PAGES14TO15
 0x00000080U

	)

387 
	#OB_WRP_PAGES16TO17
 0x00000100U

	)

388 
	#OB_WRP_PAGES18TO19
 0x00000200U

	)

389 
	#OB_WRP_PAGES20TO21
 0x00000400U

	)

390 
	#OB_WRP_PAGES22TO23
 0x00000800U

	)

391 
	#OB_WRP_PAGES24TO25
 0x00001000U

	)

392 
	#OB_WRP_PAGES26TO27
 0x00002000U

	)

393 
	#OB_WRP_PAGES28TO29
 0x00004000U

	)

394 
	#OB_WRP_PAGES30TO31
 0x00008000U

	)

395 
	#OB_WRP_PAGES32TO33
 0x00010000U

	)

396 
	#OB_WRP_PAGES34TO35
 0x00020000U

	)

397 
	#OB_WRP_PAGES36TO37
 0x00040000U

	)

398 
	#OB_WRP_PAGES38TO39
 0x00080000U

	)

399 
	#OB_WRP_PAGES40TO41
 0x00100000U

	)

400 
	#OB_WRP_PAGES42TO43
 0x00200000U

	)

401 
	#OB_WRP_PAGES44TO45
 0x00400000U

	)

402 
	#OB_WRP_PAGES46TO47
 0x00800000U

	)

403 
	#OB_WRP_PAGES48TO49
 0x01000000U

	)

404 
	#OB_WRP_PAGES50TO51
 0x02000000U

	)

405 
	#OB_WRP_PAGES52TO53
 0x04000000U

	)

406 
	#OB_WRP_PAGES54TO55
 0x08000000U

	)

407 
	#OB_WRP_PAGES56TO57
 0x10000000U

	)

408 
	#OB_WRP_PAGES58TO59
 0x20000000U

	)

409 
	#OB_WRP_PAGES60TO61
 0x40000000U

	)

410 
	#OB_WRP_PAGES62TO127
 0x80000000U

	)

411 
	#OB_WRP_PAGES62TO255
 0x80000000U

	)

412 
	#OB_WRP_PAGES62TO511
 0x80000000U

	)

417 
	#OB_WRP_ALLPAGES
 0xFFFFFFFFU

	)

420 #ià 
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
)

421 
	#OB_WRP_PAGES0TO31MASK
 0x000000FFU

	)

425 #ià 
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
)

426 
	#OB_WRP_PAGES0TO31MASK
 0x000000FFU

	)

427 
	#OB_WRP_PAGES32TO63MASK
 0x0000FF00U

	)

428 
	#OB_WRP_PAGES64TO95MASK
 0x00FF0000U

	)

429 
	#OB_WRP_PAGES96TO127MASK
 0xFF000000U

	)

433 #ià 
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
)

434 
	#OB_WRP_PAGES0TO15MASK
 0x000000FFU

	)

435 
	#OB_WRP_PAGES16TO31MASK
 0x0000FF00U

	)

436 
	#OB_WRP_PAGES32TO47MASK
 0x00FF0000U

	)

437 
	#OB_WRP_PAGES48TO255MASK
 0xFF000000U

	)

441 #ià 
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

442 
	#OB_WRP_PAGES0TO15MASK
 0x000000FFU

	)

443 
	#OB_WRP_PAGES16TO31MASK
 0x0000FF00U

	)

444 
	#OB_WRP_PAGES32TO47MASK
 0x00FF0000U

	)

445 
	#OB_WRP_PAGES48TO511MASK
 0xFF000000U

	)

449 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

450 
	#OB_WRP_PAGES0TO15MASK
 0x000000FFU

	)

451 
	#OB_WRP_PAGES16TO31MASK
 0x0000FF00U

	)

452 
	#OB_WRP_PAGES32TO47MASK
 0x00FF0000U

	)

453 
	#OB_WRP_PAGES48TO127MASK
 0xFF000000U

	)

463 
	#OB_RDP_LEVEL_0
 ((
ušt8_t
)0xA5)

	)

464 
	#OB_RDP_LEVEL_1
 ((
ušt8_t
)0x00)

	)

472 
	#OB_IWDG_SW
 ((
ušt16_t
)0x0001è

	)

473 
	#OB_IWDG_HW
 ((
ušt16_t
)0x0000è

	)

481 
	#OB_STOP_NO_RST
 ((
ušt16_t
)0x0002è

	)

482 
	#OB_STOP_RST
 ((
ušt16_t
)0x0000è

	)

490 
	#OB_STDBY_NO_RST
 ((
ušt16_t
)0x0004è

	)

491 
	#OB_STDBY_RST
 ((
ušt16_t
)0x0000è

	)

496 #ià
defšed
(
FLASH_BANK2_END
)

500 
	#OB_BOOT1_RESET
 ((
ušt16_t
)0x0000è

	)

501 
	#OB_BOOT1_SET
 ((
ušt16_t
)0x0008è

	)

510 
	#OB_DATA_ADDRESS_DATA0
 0x1FFFF804U

	)

511 
	#OB_DATA_ADDRESS_DATA1
 0x1FFFF806U

	)

528 #ià
defšed
(
FLASH_BANK2_END
)

529 
	#FLASH_FLAG_BSY
 
FLASH_FLAG_BSY_BANK1


	)

530 
	#FLASH_FLAG_PGERR
 
FLASH_FLAG_PGERR_BANK1


	)

531 
	#FLASH_FLAG_WRPERR
 
FLASH_FLAG_WRPERR_BANK1


	)

532 
	#FLASH_FLAG_EOP
 
FLASH_FLAG_EOP_BANK1


	)

534 
	#FLASH_FLAG_BSY_BANK1
 
FLASH_SR_BSY


	)

535 
	#FLASH_FLAG_PGERR_BANK1
 
FLASH_SR_PGERR


	)

536 
	#FLASH_FLAG_WRPERR_BANK1
 
FLASH_SR_WRPRTERR


	)

537 
	#FLASH_FLAG_EOP_BANK1
 
FLASH_SR_EOP


	)

539 
	#FLASH_FLAG_BSY_BANK2
 (
FLASH_SR2_BSY
 << 16Uè

	)

540 
	#FLASH_FLAG_PGERR_BANK2
 (
FLASH_SR2_PGERR
 << 16Uè

	)

541 
	#FLASH_FLAG_WRPERR_BANK2
 (
FLASH_SR2_WRPRTERR
 << 16Uè

	)

542 
	#FLASH_FLAG_EOP_BANK2
 (
FLASH_SR2_EOP
 << 16Uè

	)

546 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

547 
	#FLASH_FLAG_PGERR
 
FLASH_SR_PGERR


	)

548 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPRTERR


	)

549 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

552 
	#FLASH_FLAG_OPTVERR
 ((
OBR_REG_INDEX
 << 8U | 
FLASH_OBR_OPTERR
)è

	)

561 #ià
defšed
(
FLASH_BANK2_END
)

562 
	#FLASH_IT_EOP
 
FLASH_IT_EOP_BANK1


	)

563 
	#FLASH_IT_ERR
 
FLASH_IT_ERR_BANK1


	)

565 
	#FLASH_IT_EOP_BANK1
 
FLASH_CR_EOPIE


	)

566 
	#FLASH_IT_ERR_BANK1
 
FLASH_CR_ERRIE


	)

568 
	#FLASH_IT_EOP_BANK2
 (
FLASH_CR2_EOPIE
 << 16Uè

	)

569 
	#FLASH_IT_ERR_BANK2
 (
FLASH_CR2_ERRIE
 << 16Uè

	)

573 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

574 
	#FLASH_IT_ERR
 
FLASH_CR_ERRIE


	)

600 #ià
defšed
(
FLASH_BANK2_END
)

611 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
) do { \

613 
	`SET_BIT
(
FLASH
->
CR
, ((
__INTERRUPT__
) & 0x0000FFFFU)); \

615 
	`SET_BIT
(
FLASH
->
CR2
, ((
__INTERRUPT__
) >> 16U)); \

616 } 0U)

	)

628 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
) do { \

630 
	`CLEAR_BIT
(
FLASH
->
CR
, ((
__INTERRUPT__
) & 0x0000FFFFU)); \

632 
	`CLEAR_BIT
(
FLASH
->
CR2
, ((
__INTERRUPT__
) >> 16U)); \

633 } 0U)

	)

650 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
FLASH_FLAG_OPTVERR
) ? \

651 (
FLASH
->
OBR
 & 
FLASH_OBR_OPTERR
) : \

652 ((((
__FLAG__
è& 
SR_FLAG_MASK
è!ð
RESET
)? \

653 (
FLASH
->
SR
 & ((
__FLAG__
è& 
SR_FLAG_MASK
)) : \

654 (
FLASH
->
SR2
 & ((
__FLAG__
è>> 16U))))

	)

671 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
) do { \

673 ià((
__FLAG__
è=ð
FLASH_FLAG_OPTVERR
) \

675 
	`CLEAR_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_OPTERR
); \

679 ià(((
__FLAG__
è& 
SR_FLAG_MASK
è!ð
RESET
) \

681 
FLASH
->
SR
 = ((
__FLAG__
è& 
SR_FLAG_MASK
); \

684 ià(((
__FLAG__
è>> 16Uè!ð
RESET
) \

686 
FLASH
->
SR2
 = ((
__FLAG__
) >> 16U); \

689 } 0U)

	)

699 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 |ð(__INTERRUPT__))

	)

709 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 &ð~(__INTERRUPT__))

	)

722 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
FLASH_FLAG_OPTVERR
) ? \

723 (
FLASH
->
OBR
 & 
FLASH_OBR_OPTERR
) : \

724 (
FLASH
->
SR
 & (
__FLAG__
)))

	)

735 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
) do { \

737 ià((
__FLAG__
è=ð
FLASH_FLAG_OPTVERR
) \

739 
	`CLEAR_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_OPTERR
); \

743 
FLASH
->
SR
 = (
__FLAG__
); \

745 } 0U)

	)

766 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
PageE¼Ü
);

767 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
);

777 
HAL_StusTy³Def
 
HAL_FLASHEx_OBE¿£
();

778 
HAL_StusTy³Def
 
HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

779 
HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

780 
ušt32_t
 
HAL_FLASHEx_OBG‘U£rD©a
(ušt32_ˆ
DATAAd»ss
);

796 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h

37 #iâdeà
__STM32F1xx_HAL_GPIO_H


38 
	#__STM32F1xx_HAL_GPIO_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

65 
ušt32_t
 
Pš
;

68 
ušt32_t
 
Mode
;

71 
ušt32_t
 
PuÎ
;

74 
ušt32_t
 
S³ed
;

76 } 
	tGPIO_In™Ty³Def
;

83 
GPIO_PIN_RESET
 = 0U,

84 
GPIO_PIN_SET


85 } 
	tGPIO_PšS‹
;

99 
	#GPIO_PIN_0
 ((
ušt16_t
)0x0001è

	)

100 
	#GPIO_PIN_1
 ((
ušt16_t
)0x0002è

	)

101 
	#GPIO_PIN_2
 ((
ušt16_t
)0x0004è

	)

102 
	#GPIO_PIN_3
 ((
ušt16_t
)0x0008è

	)

103 
	#GPIO_PIN_4
 ((
ušt16_t
)0x0010è

	)

104 
	#GPIO_PIN_5
 ((
ušt16_t
)0x0020è

	)

105 
	#GPIO_PIN_6
 ((
ušt16_t
)0x0040è

	)

106 
	#GPIO_PIN_7
 ((
ušt16_t
)0x0080è

	)

107 
	#GPIO_PIN_8
 ((
ušt16_t
)0x0100è

	)

108 
	#GPIO_PIN_9
 ((
ušt16_t
)0x0200è

	)

109 
	#GPIO_PIN_10
 ((
ušt16_t
)0x0400è

	)

110 
	#GPIO_PIN_11
 ((
ušt16_t
)0x0800è

	)

111 
	#GPIO_PIN_12
 ((
ušt16_t
)0x1000è

	)

112 
	#GPIO_PIN_13
 ((
ušt16_t
)0x2000è

	)

113 
	#GPIO_PIN_14
 ((
ušt16_t
)0x4000è

	)

114 
	#GPIO_PIN_15
 ((
ušt16_t
)0x8000è

	)

115 
	#GPIO_PIN_AÎ
 ((
ušt16_t
)0xFFFFè

	)

117 
	#GPIO_PIN_MASK
 0x0000FFFFU

	)

132 
	#GPIO_MODE_INPUT
 0x00000000U

	)

133 
	#GPIO_MODE_OUTPUT_PP
 0x00000001U

	)

134 
	#GPIO_MODE_OUTPUT_OD
 0x00000011U

	)

135 
	#GPIO_MODE_AF_PP
 0x00000002U

	)

136 
	#GPIO_MODE_AF_OD
 0x00000012U

	)

137 
	#GPIO_MODE_AF_INPUT
 
GPIO_MODE_INPUT


	)

139 
	#GPIO_MODE_ANALOG
 0x00000003U

	)

141 
	#GPIO_MODE_IT_RISING
 0x10110000U

	)

142 
	#GPIO_MODE_IT_FALLING
 0x10210000U

	)

143 
	#GPIO_MODE_IT_RISING_FALLING
 0x10310000U

	)

145 
	#GPIO_MODE_EVT_RISING
 0x10120000U

	)

146 
	#GPIO_MODE_EVT_FALLING
 0x10220000U

	)

147 
	#GPIO_MODE_EVT_RISING_FALLING
 0x10320000U

	)

157 
	#GPIO_SPEED_FREQ_LOW
 (
GPIO_CRL_MODE0_1
è

	)

158 
	#GPIO_SPEED_FREQ_MEDIUM
 (
GPIO_CRL_MODE0_0
è

	)

159 
	#GPIO_SPEED_FREQ_HIGH
 (
GPIO_CRL_MODE0
è

	)

169 
	#GPIO_NOPULL
 0x00000000U

	)

170 
	#GPIO_PULLUP
 0x00000001U

	)

171 
	#GPIO_PULLDOWN
 0x00000002U

	)

191 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

199 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

207 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

215 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

223 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(
EXTI
->
SWIER
 |ð(__EXTI_LINE__))

	)

229 
	~"¡m32f1xx_h®_gpio_ex.h
"

240 
HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
);

241 
HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
);

250 
GPIO_PšS‹
 
HAL_GPIO_R—dPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

251 
HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
);

252 
HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

253 
HAL_StusTy³Def
 
HAL_GPIO_LockPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

254 
HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
);

255 
HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
);

279 
	#IS_GPIO_PIN_ACTION
(
ACTION
è(((ACTIONè=ð
GPIO_PIN_RESET
è|| ((ACTIONè=ð
GPIO_PIN_SET
))

	)

280 
	#IS_GPIO_PIN
(
PIN
è((((PINè& 
GPIO_PIN_MASK
 ) !ð0x00Uè&& (((PINè& ~GPIO_PIN_MASKè=ð0x00U))

	)

281 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_MODE_INPUT
è||\

	)

282 ((
MODE
è=ð
GPIO_MODE_OUTPUT_PP
) ||\

283 ((
MODE
è=ð
GPIO_MODE_OUTPUT_OD
) ||\

284 ((
MODE
è=ð
GPIO_MODE_AF_PP
) ||\

285 ((
MODE
è=ð
GPIO_MODE_AF_OD
) ||\

286 ((
MODE
è=ð
GPIO_MODE_IT_RISING
) ||\

287 ((
MODE
è=ð
GPIO_MODE_IT_FALLING
) ||\

288 ((
MODE
è=ð
GPIO_MODE_IT_RISING_FALLING
) ||\

289 ((
MODE
è=ð
GPIO_MODE_EVT_RISING
) ||\

290 ((
MODE
è=ð
GPIO_MODE_EVT_FALLING
) ||\

291 ((
MODE
è=ð
GPIO_MODE_EVT_RISING_FALLING
) ||\

292 ((
MODE
è=ð
GPIO_MODE_ANALOG
))

293 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_SPEED_FREQ_LOW
è|| \

	)

294 ((
SPEED
è=ð
GPIO_SPEED_FREQ_MEDIUM
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_HIGH
))

295 
	#IS_GPIO_PULL
(
PULL
è(((PULLè=ð
GPIO_NOPULL
è|| ((PULLè=ð
GPIO_PULLUP
è|| \

	)

296 ((
PULL
è=ð
GPIO_PULLDOWN
))

318 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h

37 #iâdeà
__STM32F1xx_HAL_GPIO_EX_H


38 
	#__STM32F1xx_HAL_GPIO_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

70 
	#AFIO_EVENTOUT_PIN_0
 
AFIO_EVCR_PIN_PX0


	)

71 
	#AFIO_EVENTOUT_PIN_1
 
AFIO_EVCR_PIN_PX1


	)

72 
	#AFIO_EVENTOUT_PIN_2
 
AFIO_EVCR_PIN_PX2


	)

73 
	#AFIO_EVENTOUT_PIN_3
 
AFIO_EVCR_PIN_PX3


	)

74 
	#AFIO_EVENTOUT_PIN_4
 
AFIO_EVCR_PIN_PX4


	)

75 
	#AFIO_EVENTOUT_PIN_5
 
AFIO_EVCR_PIN_PX5


	)

76 
	#AFIO_EVENTOUT_PIN_6
 
AFIO_EVCR_PIN_PX6


	)

77 
	#AFIO_EVENTOUT_PIN_7
 
AFIO_EVCR_PIN_PX7


	)

78 
	#AFIO_EVENTOUT_PIN_8
 
AFIO_EVCR_PIN_PX8


	)

79 
	#AFIO_EVENTOUT_PIN_9
 
AFIO_EVCR_PIN_PX9


	)

80 
	#AFIO_EVENTOUT_PIN_10
 
AFIO_EVCR_PIN_PX10


	)

81 
	#AFIO_EVENTOUT_PIN_11
 
AFIO_EVCR_PIN_PX11


	)

82 
	#AFIO_EVENTOUT_PIN_12
 
AFIO_EVCR_PIN_PX12


	)

83 
	#AFIO_EVENTOUT_PIN_13
 
AFIO_EVCR_PIN_PX13


	)

84 
	#AFIO_EVENTOUT_PIN_14
 
AFIO_EVCR_PIN_PX14


	)

85 
	#AFIO_EVENTOUT_PIN_15
 
AFIO_EVCR_PIN_PX15


	)

87 
	#IS_AFIO_EVENTOUT_PIN
(
__PIN__
è(((__PIN__è=ð
AFIO_EVENTOUT_PIN_0
è|| \

	)

88 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_1
) || \

89 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_2
) || \

90 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_3
) || \

91 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_4
) || \

92 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_5
) || \

93 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_6
) || \

94 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_7
) || \

95 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_8
) || \

96 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_9
) || \

97 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_10
) || \

98 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_11
) || \

99 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_12
) || \

100 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_13
) || \

101 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_14
) || \

102 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_15
))

111 
	#AFIO_EVENTOUT_PORT_A
 
AFIO_EVCR_PORT_PA


	)

112 
	#AFIO_EVENTOUT_PORT_B
 
AFIO_EVCR_PORT_PB


	)

113 
	#AFIO_EVENTOUT_PORT_C
 
AFIO_EVCR_PORT_PC


	)

114 
	#AFIO_EVENTOUT_PORT_D
 
AFIO_EVCR_PORT_PD


	)

115 
	#AFIO_EVENTOUT_PORT_E
 
AFIO_EVCR_PORT_PE


	)

117 
	#IS_AFIO_EVENTOUT_PORT
(
__PORT__
è(((__PORT__è=ð
AFIO_EVENTOUT_PORT_A
è|| \

	)

118 ((
__PORT__
è=ð
AFIO_EVENTOUT_PORT_B
) || \

119 ((
__PORT__
è=ð
AFIO_EVENTOUT_PORT_C
) || \

120 ((
__PORT__
è=ð
AFIO_EVENTOUT_PORT_D
) || \

121 ((
__PORT__
è=ð
AFIO_EVENTOUT_PORT_E
))

140 
	#__HAL_AFIO_REMAP_SPI1_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_SPI1_REMAP
)

	)

147 
	#__HAL_AFIO_REMAP_SPI1_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_SPI1_REMAP
)

	)

154 
	#__HAL_AFIO_REMAP_I2C1_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_I2C1_REMAP
)

	)

161 
	#__HAL_AFIO_REMAP_I2C1_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_I2C1_REMAP
)

	)

168 
	#__HAL_AFIO_REMAP_USART1_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_USART1_REMAP
)

	)

175 
	#__HAL_AFIO_REMAP_USART1_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_USART1_REMAP
)

	)

182 
	#__HAL_AFIO_REMAP_USART2_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_USART2_REMAP
)

	)

189 
	#__HAL_AFIO_REMAP_USART2_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_USART2_REMAP
)

	)

196 
	#__HAL_AFIO_REMAP_USART3_ENABLE
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_USART3_REMAP_FULLREMAP
, AFIO_MAPR_USART3_REMAP_FULLREMAP)

	)

203 
	#__HAL_AFIO_REMAP_USART3_PARTIAL
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_USART3_REMAP_PARTIALREMAP
, 
AFIO_MAPR_USART3_REMAP_FULLREMAP
)

	)

210 
	#__HAL_AFIO_REMAP_USART3_DISABLE
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_USART3_REMAP_NOREMAP
, 
AFIO_MAPR_USART3_REMAP_FULLREMAP
)

	)

217 
	#__HAL_AFIO_REMAP_TIM1_ENABLE
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM1_REMAP_FULLREMAP
, AFIO_MAPR_TIM1_REMAP_FULLREMAP)

	)

224 
	#__HAL_AFIO_REMAP_TIM1_PARTIAL
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
, 
AFIO_MAPR_TIM1_REMAP_FULLREMAP
)

	)

231 
	#__HAL_AFIO_REMAP_TIM1_DISABLE
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM1_REMAP_NOREMAP
, 
AFIO_MAPR_TIM1_REMAP_FULLREMAP
)

	)

238 
	#__HAL_AFIO_REMAP_TIM2_ENABLE
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM2_REMAP_FULLREMAP
, AFIO_MAPR_TIM2_REMAP_FULLREMAP)

	)

245 
	#__HAL_AFIO_REMAP_TIM2_PARTIAL_2
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
, 
AFIO_MAPR_TIM2_REMAP_FULLREMAP
)

	)

252 
	#__HAL_AFIO_REMAP_TIM2_PARTIAL_1
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
, 
AFIO_MAPR_TIM2_REMAP_FULLREMAP
)

	)

259 
	#__HAL_AFIO_REMAP_TIM2_DISABLE
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM2_REMAP_NOREMAP
, 
AFIO_MAPR_TIM2_REMAP_FULLREMAP
)

	)

267 
	#__HAL_AFIO_REMAP_TIM3_ENABLE
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM3_REMAP_FULLREMAP
, AFIO_MAPR_TIM3_REMAP_FULLREMAP)

	)

275 
	#__HAL_AFIO_REMAP_TIM3_PARTIAL
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
, 
AFIO_MAPR_TIM3_REMAP_FULLREMAP
)

	)

283 
	#__HAL_AFIO_REMAP_TIM3_DISABLE
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_TIM3_REMAP_NOREMAP
, 
AFIO_MAPR_TIM3_REMAP_FULLREMAP
)

	)

291 
	#__HAL_AFIO_REMAP_TIM4_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_TIM4_REMAP
)

	)

299 
	#__HAL_AFIO_REMAP_TIM4_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_TIM4_REMAP
)

	)

301 #ià
defšed
(
AFIO_MAPR_CAN_REMAP_REMAP1
)

308 
	#__HAL_AFIO_REMAP_CAN1_1
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_CAN_REMAP_REMAP1
, 
AFIO_MAPR_CAN_REMAP
)

	)

315 
	#__HAL_AFIO_REMAP_CAN1_2
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_CAN_REMAP_REMAP2
, 
AFIO_MAPR_CAN_REMAP
)

	)

322 
	#__HAL_AFIO_REMAP_CAN1_3
(è
	`AFIO_REMAP_PARTIAL
(
AFIO_MAPR_CAN_REMAP_REMAP3
, 
AFIO_MAPR_CAN_REMAP
)

	)

334 
	#__HAL_AFIO_REMAP_PD01_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_PD01_REMAP
)

	)

344 
	#__HAL_AFIO_REMAP_PD01_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_PD01_REMAP
)

	)

346 #ià
defšed
(
AFIO_MAPR_TIM5CH4_IREMAP
)

353 
	#__HAL_AFIO_REMAP_TIM5CH4_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_TIM5CH4_IREMAP
)

	)

361 
	#__HAL_AFIO_REMAP_TIM5CH4_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_TIM5CH4_IREMAP
)

	)

364 #ià
defšed
(
AFIO_MAPR_ETH_REMAP
)

371 
	#__HAL_AFIO_REMAP_ETH_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_ETH_REMAP
)

	)

379 
	#__HAL_AFIO_REMAP_ETH_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_ETH_REMAP
)

	)

382 #ià
defšed
(
AFIO_MAPR_CAN2_REMAP
)

390 
	#__HAL_AFIO_REMAP_CAN2_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_CAN2_REMAP
)

	)

398 
	#__HAL_AFIO_REMAP_CAN2_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_CAN2_REMAP
)

	)

401 #ià
defšed
(
AFIO_MAPR_MII_RMII_SEL
)

408 
	#__HAL_AFIO_ETH_RMII
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_MII_RMII_SEL
)

	)

416 
	#__HAL_AFIO_ETH_MII
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_MII_RMII_SEL
)

	)

424 
	#__HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_ADC1_ETRGINJ_REMAP
)

	)

431 
	#__HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_ADC1_ETRGINJ_REMAP
)

	)

438 
	#__HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_ADC1_ETRGREG_REMAP
)

	)

445 
	#__HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_ADC1_ETRGREG_REMAP
)

	)

447 #ià
defšed
(
AFIO_MAPR_ADC2_ETRGINJ_REMAP
)

454 
	#__HAL_AFIO_REMAP_ADC2_ETRGINJ_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_ADC2_ETRGINJ_REMAP
)

	)

461 
	#__HAL_AFIO_REMAP_ADC2_ETRGINJ_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_ADC2_ETRGINJ_REMAP
)

	)

464 #ià
defšed
 (
AFIO_MAPR_ADC2_ETRGREG_REMAP
)

471 
	#__HAL_AFIO_REMAP_ADC2_ETRGREG_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_ADC2_ETRGREG_REMAP
)

	)

478 
	#__HAL_AFIO_REMAP_ADC2_ETRGREG_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_ADC2_ETRGREG_REMAP
)

	)

486 
	#__HAL_AFIO_REMAP_SWJ_ENABLE
(è
	`AFIO_DBGAFR_CONFIG
(
AFIO_MAPR_SWJ_CFG_RESET
)

	)

493 
	#__HAL_AFIO_REMAP_SWJ_NONJTRST
(è
	`AFIO_DBGAFR_CONFIG
(
AFIO_MAPR_SWJ_CFG_NOJNTRST
)

	)

501 
	#__HAL_AFIO_REMAP_SWJ_NOJTAG
(è
	`AFIO_DBGAFR_CONFIG
(
AFIO_MAPR_SWJ_CFG_JTAGDISABLE
)

	)

508 
	#__HAL_AFIO_REMAP_SWJ_DISABLE
(è
	`AFIO_DBGAFR_CONFIG
(
AFIO_MAPR_SWJ_CFG_DISABLE
)

	)

510 #ià
defšed
(
AFIO_MAPR_SPI3_REMAP
)

518 
	#__HAL_AFIO_REMAP_SPI3_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_SPI3_REMAP
)

	)

526 
	#__HAL_AFIO_REMAP_SPI3_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_SPI3_REMAP
)

	)

529 #ià
defšed
(
AFIO_MAPR_TIM2ITR1_IREMAP
)

537 
	#__HAL_AFIO_TIM2ITR1_TO_USB
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_TIM2ITR1_IREMAP
)

	)

545 
	#__HAL_AFIO_TIM2ITR1_TO_ETH
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_TIM2ITR1_IREMAP
)

	)

548 #ià
defšed
(
AFIO_MAPR_PTP_PPS_REMAP
)

556 
	#__HAL_AFIO_ETH_PTP_PPS_ENABLE
(è
	`AFIO_REMAP_ENABLE
(
AFIO_MAPR_PTP_PPS_REMAP
)

	)

564 
	#__HAL_AFIO_ETH_PTP_PPS_DISABLE
(è
	`AFIO_REMAP_DISABLE
(
AFIO_MAPR_PTP_PPS_REMAP
)

	)

567 #ià
defšed
(
AFIO_MAPR2_TIM9_REMAP
)

574 
	#__HAL_AFIO_REMAP_TIM9_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM9_REMAP
)

	)

581 
	#__HAL_AFIO_REMAP_TIM9_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM9_REMAP
)

	)

584 #ià
defšed
(
AFIO_MAPR2_TIM10_REMAP
)

591 
	#__HAL_AFIO_REMAP_TIM10_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM10_REMAP
)

	)

598 
	#__HAL_AFIO_REMAP_TIM10_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM10_REMAP
)

	)

601 #ià
defšed
(
AFIO_MAPR2_TIM11_REMAP
)

607 
	#__HAL_AFIO_REMAP_TIM11_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM11_REMAP
)

	)

614 
	#__HAL_AFIO_REMAP_TIM11_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM11_REMAP
)

	)

617 #ià
defšed
(
AFIO_MAPR2_TIM13_REMAP
)

624 
	#__HAL_AFIO_REMAP_TIM13_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM13_REMAP
)

	)

631 
	#__HAL_AFIO_REMAP_TIM13_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM13_REMAP
)

	)

634 #ià
defšed
(
AFIO_MAPR2_TIM14_REMAP
)

641 
	#__HAL_AFIO_REMAP_TIM14_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM14_REMAP
)

	)

648 
	#__HAL_AFIO_REMAP_TIM14_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM14_REMAP
)

	)

651 #ià
defšed
(
AFIO_MAPR2_FSMC_NADV_REMAP
)

658 
	#__HAL_AFIO_FSMCNADV_DISCONNECTED
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_FSMC_NADV_REMAP
)

	)

665 
	#__HAL_AFIO_FSMCNADV_CONNECTED
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_FSMC_NADV_REMAP
)

	)

668 #ià
defšed
(
AFIO_MAPR2_TIM15_REMAP
)

675 
	#__HAL_AFIO_REMAP_TIM15_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM15_REMAP
)

	)

682 
	#__HAL_AFIO_REMAP_TIM15_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM15_REMAP
)

	)

685 #ià
defšed
(
AFIO_MAPR2_TIM16_REMAP
)

692 
	#__HAL_AFIO_REMAP_TIM16_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM16_REMAP
)

	)

699 
	#__HAL_AFIO_REMAP_TIM16_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM16_REMAP
)

	)

702 #ià
defšed
(
AFIO_MAPR2_TIM17_REMAP
)

709 
	#__HAL_AFIO_REMAP_TIM17_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM17_REMAP
)

	)

716 
	#__HAL_AFIO_REMAP_TIM17_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM17_REMAP
)

	)

719 #ià
defšed
(
AFIO_MAPR2_CEC_REMAP
)

726 
	#__HAL_AFIO_REMAP_CEC_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_CEC_REMAP
)

	)

733 
	#__HAL_AFIO_REMAP_CEC_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_CEC_REMAP
)

	)

736 #ià
defšed
(
AFIO_MAPR2_TIM1_DMA_REMAP
)

743 
	#__HAL_AFIO_REMAP_TIM1DMA_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM1_DMA_REMAP
)

	)

750 
	#__HAL_AFIO_REMAP_TIM1DMA_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM1_DMA_REMAP
)

	)

753 #ià
defšed
(
AFIO_MAPR2_TIM67_DAC_DMA_REMAP
)

760 
	#__HAL_AFIO_REMAP_TIM67DACDMA_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM67_DAC_DMA_REMAP
)

	)

767 
	#__HAL_AFIO_REMAP_TIM67DACDMA_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM67_DAC_DMA_REMAP
)

	)

770 #ià
defšed
(
AFIO_MAPR2_TIM12_REMAP
)

778 
	#__HAL_AFIO_REMAP_TIM12_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM12_REMAP
)

	)

786 
	#__HAL_AFIO_REMAP_TIM12_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM12_REMAP
)

	)

789 #ià
defšed
(
AFIO_MAPR2_MISC_REMAP
)

801 
	#__HAL_AFIO_REMAP_MISC_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_MISC_REMAP
)

	)

813 
	#__HAL_AFIO_REMAP_MISC_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_MISC_REMAP
)

	)

827 #ià
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)

828 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

829 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

830 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :3U)

831 #–ià
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F103xB
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

832 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

833 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

834 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

835 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :4U)

836 #–ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

837 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

838 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

839 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

840 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

841 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

842 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :6U)

845 
	#AFIO_REMAP_ENABLE
(
REMAP_PIN
èdo{ 
ušt32_t
 
tm´eg
 = 
AFIO
->
MAPR
; \

	)

846 
tm´eg
 |ð
AFIO_MAPR_SWJ_CFG
; \

847 
tm´eg
 |ð
REMAP_PIN
; \

848 
AFIO
->
MAPR
 = 
tm´eg
; \

851 
	#AFIO_REMAP_DISABLE
(
REMAP_PIN
èdo{ 
ušt32_t
 
tm´eg
 = 
AFIO
->
MAPR
; \

	)

852 
tm´eg
 |ð
AFIO_MAPR_SWJ_CFG
; \

853 
tm´eg
 &ð~
REMAP_PIN
; \

854 
AFIO
->
MAPR
 = 
tm´eg
; \

857 
	#AFIO_REMAP_PARTIAL
(
REMAP_PIN
, 
REMAP_PIN_MASK
èdo{ 
ušt32_t
 
tm´eg
 = 
AFIO
->
MAPR
; \

	)

858 
tm´eg
 &ð~
REMAP_PIN_MASK
; \

859 
tm´eg
 |ð
AFIO_MAPR_SWJ_CFG
; \

860 
tm´eg
 |ð
REMAP_PIN
; \

861 
AFIO
->
MAPR
 = 
tm´eg
; \

864 
	#AFIO_DBGAFR_CONFIG
(
DBGAFR_SWJCFG
èdo{ 
ušt32_t
 
tm´eg
 = 
AFIO
->
MAPR
; \

	)

865 
tm´eg
 &ð~
AFIO_MAPR_SWJ_CFG_Msk
; \

866 
tm´eg
 |ð
DBGAFR_SWJCFG
; \

867 
AFIO
->
MAPR
 = 
tm´eg
; \

884 
HAL_GPIOEx_CÚfigEv’tout
(
ušt32_t
 
GPIO_PÜtSourû
, ušt32_ˆ
GPIO_PšSourû
);

885 
HAL_GPIOEx_EÇbËEv’tout
();

886 
HAL_GPIOEx_Di§bËEv’tout
();

904 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h

37 #iâdeà
__STM32F1xx_HAL_I2C_H


38 
	#__STM32F1xx_HAL_I2C_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

65 
ušt32_t
 
ClockS³ed
;

68 
ušt32_t
 
DutyCyþe
;

71 
ušt32_t
 
OwnAdd»ss1
;

74 
ušt32_t
 
Add»ssšgMode
;

77 
ušt32_t
 
Du®Add»ssMode
;

80 
ušt32_t
 
OwnAdd»ss2
;

83 
ušt32_t
 
G’”®C®lMode
;

86 
ušt32_t
 
NoSŒ‘chMode
;

89 }
	tI2C_In™Ty³Def
;

119 
HAL_I2C_STATE_RESET
 = 0x00U,

120 
HAL_I2C_STATE_READY
 = 0x20U,

121 
HAL_I2C_STATE_BUSY
 = 0x24U,

122 
HAL_I2C_STATE_BUSY_TX
 = 0x21U,

123 
HAL_I2C_STATE_BUSY_RX
 = 0x22U,

124 
HAL_I2C_STATE_LISTEN
 = 0x28U,

125 
HAL_I2C_STATE_BUSY_TX_LISTEN
 = 0x29U,

127 
HAL_I2C_STATE_BUSY_RX_LISTEN
 = 0x2AU,

129 
HAL_I2C_STATE_ABORT
 = 0x60U,

130 
HAL_I2C_STATE_TIMEOUT
 = 0xA0U,

131 
HAL_I2C_STATE_ERROR
 = 0xE0U

133 }
	tHAL_I2C_S‹Ty³Def
;

154 
HAL_I2C_MODE_NONE
 = 0x00U,

155 
HAL_I2C_MODE_MASTER
 = 0x10U,

156 
HAL_I2C_MODE_SLAVE
 = 0x20U,

157 
HAL_I2C_MODE_MEM
 = 0x40U

159 }
	tHAL_I2C_ModeTy³Def
;

166 
I2C_Ty³Def
 *
In¡ªû
;

168 
I2C_In™Ty³Def
 
In™
;

170 
ušt8_t
 *
pBuffPŒ
;

172 
ušt16_t
 
XãrSize
;

174 
__IO
 
ušt16_t
 
XãrCouÁ
;

176 
__IO
 
ušt32_t
 
XãrO±iÚs
;

178 
__IO
 
ušt32_t
 
P»viousS‹
;

181 
DMA_HªdËTy³Def
 *
hdm©x
;

183 
DMA_HªdËTy³Def
 *
hdm¬x
;

185 
HAL_LockTy³Def
 
Lock
;

187 
__IO
 
HAL_I2C_S‹Ty³Def
 
S‹
;

189 
__IO
 
HAL_I2C_ModeTy³Def
 
Mode
;

191 
__IO
 
ušt32_t
 
E¼ÜCode
;

193 
__IO
 
ušt32_t
 
Devadd»ss
;

195 
__IO
 
ušt32_t
 
Memadd»ss
;

197 
__IO
 
ušt32_t
 
MemaddSize
;

199 
__IO
 
ušt32_t
 
Ev’tCouÁ
;

201 }
	tI2C_HªdËTy³Def
;

216 
	#HAL_I2C_ERROR_NONE
 0x00000000U

	)

217 
	#HAL_I2C_ERROR_BERR
 0x00000001U

	)

218 
	#HAL_I2C_ERROR_ARLO
 0x00000002U

	)

219 
	#HAL_I2C_ERROR_AF
 0x00000004U

	)

220 
	#HAL_I2C_ERROR_OVR
 0x00000008U

	)

221 
	#HAL_I2C_ERROR_DMA
 0x00000010U

	)

222 
	#HAL_I2C_ERROR_TIMEOUT
 0x00000020U

	)

230 
	#I2C_DUTYCYCLE_2
 0x00000000U

	)

231 
	#I2C_DUTYCYCLE_16_9
 
I2C_CCR_DUTY


	)

239 
	#I2C_ADDRESSINGMODE_7BIT
 0x00004000U

	)

240 
	#I2C_ADDRESSINGMODE_10BIT
 (
I2C_OAR1_ADDMODE
 | 0x00004000U)

	)

248 
	#I2C_DUALADDRESS_DISABLE
 0x00000000U

	)

249 
	#I2C_DUALADDRESS_ENABLE
 
I2C_OAR2_ENDUAL


	)

257 
	#I2C_GENERALCALL_DISABLE
 0x00000000U

	)

258 
	#I2C_GENERALCALL_ENABLE
 
I2C_CR1_ENGC


	)

266 
	#I2C_NOSTRETCH_DISABLE
 0x00000000U

	)

267 
	#I2C_NOSTRETCH_ENABLE
 
I2C_CR1_NOSTRETCH


	)

275 
	#I2C_MEMADD_SIZE_8BIT
 0x00000001U

	)

276 
	#I2C_MEMADD_SIZE_16BIT
 0x00000010U

	)

284 
	#I2C_DIRECTION_RECEIVE
 0x00000000U

	)

285 
	#I2C_DIRECTION_TRANSMIT
 0x00000001U

	)

293 
	#I2C_FIRST_FRAME
 0x00000001U

	)

294 
	#I2C_NEXT_FRAME
 0x00000002U

	)

295 
	#I2C_FIRST_AND_LAST_FRAME
 0x00000004U

	)

296 
	#I2C_LAST_FRAME
 0x00000008U

	)

304 
	#I2C_IT_BUF
 
I2C_CR2_ITBUFEN


	)

305 
	#I2C_IT_EVT
 
I2C_CR2_ITEVTEN


	)

306 
	#I2C_IT_ERR
 
I2C_CR2_ITERREN


	)

314 
	#I2C_FLAG_SMBALERT
 0x00018000U

	)

315 
	#I2C_FLAG_TIMEOUT
 0x00014000U

	)

316 
	#I2C_FLAG_PECERR
 0x00011000U

	)

317 
	#I2C_FLAG_OVR
 0x00010800U

	)

318 
	#I2C_FLAG_AF
 0x00010400U

	)

319 
	#I2C_FLAG_ARLO
 0x00010200U

	)

320 
	#I2C_FLAG_BERR
 0x00010100U

	)

321 
	#I2C_FLAG_TXE
 0x00010080U

	)

322 
	#I2C_FLAG_RXNE
 0x00010040U

	)

323 
	#I2C_FLAG_STOPF
 0x00010010U

	)

324 
	#I2C_FLAG_ADD10
 0x00010008U

	)

325 
	#I2C_FLAG_BTF
 0x00010004U

	)

326 
	#I2C_FLAG_ADDR
 0x00010002U

	)

327 
	#I2C_FLAG_SB
 0x00010001U

	)

328 
	#I2C_FLAG_DUALF
 0x00100080U

	)

329 
	#I2C_FLAG_SMBHOST
 0x00100040U

	)

330 
	#I2C_FLAG_SMBDEFAULT
 0x00100020U

	)

331 
	#I2C_FLAG_GENCALL
 0x00100010U

	)

332 
	#I2C_FLAG_TRA
 0x00100004U

	)

333 
	#I2C_FLAG_BUSY
 0x00100002U

	)

334 
	#I2C_FLAG_MSL
 0x00100001U

	)

353 
	#__HAL_I2C_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_I2C_STATE_RESET
)

	)

365 
	#__HAL_I2C_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

366 
	#__HAL_I2C_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(~(__INTERRUPT__)))

	)

378 
	#__HAL_I2C_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

409 
	#__HAL_I2C_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((
ušt8_t
)((__FLAG__è>> 16U)è=ð0x01U)?((((__HANDLE__)->
In¡ªû
->
SR1
è& ((__FLAG__è& 
I2C_FLAG_MASK
)è=ð((__FLAG__è& I2C_FLAG_MASK)): \

	)

410 ((((
__HANDLE__
)->
In¡ªû
->
SR2
è& ((
__FLAG__
è& 
I2C_FLAG_MASK
)) == ((__FLAG__) & I2C_FLAG_MASK)))

426 
	#__HAL_I2C_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR1
 = ~((__FLAG__è& 
I2C_FLAG_MASK
))

	)

433 
	#__HAL_I2C_CLEAR_ADDRFLAG
(
__HANDLE__
è\

	)

435 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

436 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR1
; \

437 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR2
; \

438 
UNUSED
(
tm´eg
); \

446 
	#__HAL_I2C_CLEAR_STOPFLAG
(
__HANDLE__
è\

	)

448 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

449 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR1
; \

450 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð
I2C_CR1_PE
; \

451 
UNUSED
(
tm´eg
); \

459 
	#__HAL_I2C_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
I2C_CR1_PE
)

	)

466 
	#__HAL_I2C_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
I2C_CR1_PE
)

	)

481 
HAL_StusTy³Def
 
HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
);

482 
HAL_StusTy³Def
 
HAL_I2C_DeIn™
 (
I2C_HªdËTy³Def
 *
hi2c
);

483 
HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
);

484 
HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
);

494 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

495 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

496 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

497 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

498 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

499 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

500 
HAL_StusTy³Def
 
HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
);

503 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

504 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

505 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

506 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

507 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

508 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

510 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

511 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

512 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

513 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

514 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
);

515 
HAL_StusTy³Def
 
HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

516 
HAL_StusTy³Def
 
HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

519 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

520 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

521 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

522 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

523 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

524 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

527 
HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

528 
HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

529 
HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

530 
HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

531 
HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

532 
HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

533 
HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
);

534 
HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

535 
HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

536 
HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

537 
HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

538 
HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

547 
HAL_I2C_S‹Ty³Def
 
HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
);

548 
HAL_I2C_ModeTy³Def
 
HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
);

549 
ušt32_t
 
HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

564 
	#I2C_FLAG_MASK
 0x0000FFFFU

	)

565 
	#I2C_MIN_PCLK_FREQ_STANDARD
 2000000U

	)

566 
	#I2C_MIN_PCLK_FREQ_FAST
 4000000U

	)

576 
	#I2C_MIN_PCLK_FREQ
(
__PCLK__
, 
__SPEED__
è(((__SPEED__è<ð100000Uè? ((__PCLK__è< 
I2C_MIN_PCLK_FREQ_STANDARD
è: ((__PCLK__è< 
I2C_MIN_PCLK_FREQ_FAST
))

	)

577 
	#I2C_CCR_CALCULATION
(
__PCLK__
, 
__SPEED__
, 
__COEFF__
è(((((__PCLK__è- 1U)/((__SPEED__è* (__COEFF__))è+ 1Uè& 
I2C_CCR_CCR
)

	)

578 
	#I2C_FREQRANGE
(
__PCLK__
è((__PCLK__)/1000000U)

	)

579 
	#I2C_RISE_TIME
(
__FREQRANGE__
, 
__SPEED__
è(((__SPEED__è<ð100000Uè? ((__FREQRANGE__è+ 1Uè: ((((__FREQRANGE__è* 300Uè/ 1000Uè+ 1U))

	)

580 
	#I2C_SPEED_STANDARD
(
__PCLK__
, 
__SPEED__
è((
	`I2C_CCR_CALCULATION
((__PCLK__), (__SPEED__), 2Uè< 4U)? 4U:I2C_CCR_CALCULATION((__PCLK__), (__SPEED__), 2U))

	)

581 
	#I2C_SPEED_FAST
(
__PCLK__
, 
__SPEED__
, 
__DUTYCYCLE__
è(((__DUTYCYCLE__è=ð
I2C_DUTYCYCLE_2
)? 
	`I2C_CCR_CALCULATION
((__PCLK__), (__SPEED__), 3Uè: (I2C_CCR_CALCULATION((__PCLK__), (__SPEED__), 25Uè| 
I2C_DUTYCYCLE_16_9
))

	)

582 
	#I2C_SPEED
(
__PCLK__
, 
__SPEED__
, 
__DUTYCYCLE__
è(((__SPEED__è<ð100000U)? (
	`I2C_SPEED_STANDARD
((__PCLK__), (__SPEED__))è: \

	)

583 ((
I2C_SPEED_FAST
((
__PCLK__
), (
__SPEED__
), (
__DUTYCYCLE__
)è& 
I2C_CCR_CCR
) == 0U)? 1U : \

584 ((
I2C_SPEED_FAST
((
__PCLK__
), (
__SPEED__
), (
__DUTYCYCLE__
))è| 
I2C_CCR_FS
))

586 
	#I2C_7BIT_ADD_WRITE
(
__ADDRESS__
è((
ušt8_t
)((__ADDRESS__è& (~
I2C_OAR1_ADD0
)))

	)

587 
	#I2C_7BIT_ADD_READ
(
__ADDRESS__
è((
ušt8_t
)((__ADDRESS__è| 
I2C_OAR1_ADD0
))

	)

589 
	#I2C_10BIT_ADDRESS
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)(0x00FFU))))

	)

590 
	#I2C_10BIT_HEADER_WRITE
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((ušt16_t)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0x0300U))è>> 7Uè| (ušt16_t)(0x00F0U))))

	)

591 
	#I2C_10BIT_HEADER_READ
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((ušt16_t)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0x0300U))è>> 7Uè| (ušt16_t)(0x00F1U))))

	)

593 
	#I2C_MEM_ADD_MSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0xFF00U))è>> 8U)))

	)

594 
	#I2C_MEM_ADD_LSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)(0x00FFU))))

	)

599 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ð
I2C_DUTYCYCLE_2
è|| \

	)

600 ((
CYCLE
è=ð
I2C_DUTYCYCLE_16_9
))

601 
	#IS_I2C_ADDRESSING_MODE
(
ADDRESS
è(((ADDRESSè=ð
I2C_ADDRESSINGMODE_7BIT
è|| \

	)

602 ((
ADDRESS
è=ð
I2C_ADDRESSINGMODE_10BIT
))

603 
	#IS_I2C_DUAL_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_DUALADDRESS_DISABLE
è|| \

	)

604 ((
ADDRESS
è=ð
I2C_DUALADDRESS_ENABLE
))

605 
	#IS_I2C_GENERAL_CALL
(
CALL
è(((CALLè=ð
I2C_GENERALCALL_DISABLE
è|| \

	)

606 ((
CALL
è=ð
I2C_GENERALCALL_ENABLE
))

607 
	#IS_I2C_NO_STRETCH
(
STRETCH
è(((STRETCHè=ð
I2C_NOSTRETCH_DISABLE
è|| \

	)

608 ((
STRETCH
è=ð
I2C_NOSTRETCH_ENABLE
))

609 
	#IS_I2C_MEMADD_SIZE
(
SIZE
è(((SIZEè=ð
I2C_MEMADD_SIZE_8BIT
è|| \

	)

610 ((
SIZE
è=ð
I2C_MEMADD_SIZE_16BIT
))

611 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè> 0è&& ((SPEEDè<ð400000U))

	)

612 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è(((ADDRESS1è& (
ušt32_t
)(0xFFFFFC00U)è=ð0U)

	)

613 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
è(((ADDRESS2è& (
ušt32_t
)(0xFFFFFF01U)è=ð0U)

	)

614 
	#IS_I2C_TRANSFER_OPTIONS_REQUEST
(
REQUEST
è(((REQUESTè=ð
I2C_FIRST_FRAME
è|| \

	)

615 ((
REQUEST
è=ð
I2C_NEXT_FRAME
) || \

616 ((
REQUEST
è=ð
I2C_FIRST_AND_LAST_FRAME
) || \

617 ((
REQUEST
è=ð
I2C_LAST_FRAME
))

643 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h

37 #iâdeà
__STM32F1xx_HAL_PWR_H


38 
	#__STM32F1xx_HAL_PWR_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

66 
ušt32_t
 
PVDLev–
;

69 
ušt32_t
 
Mode
;

71 }
	tPWR_PVDTy³Def
;

85 
	#PWR_EXTI_LINE_PVD
 ((
ušt32_t
)0x00010000è

	)

101 
	#PWR_PVDLEVEL_0
 
PWR_CR_PLS_2V2


	)

102 
	#PWR_PVDLEVEL_1
 
PWR_CR_PLS_2V3


	)

103 
	#PWR_PVDLEVEL_2
 
PWR_CR_PLS_2V4


	)

104 
	#PWR_PVDLEVEL_3
 
PWR_CR_PLS_2V5


	)

105 
	#PWR_PVDLEVEL_4
 
PWR_CR_PLS_2V6


	)

106 
	#PWR_PVDLEVEL_5
 
PWR_CR_PLS_2V7


	)

107 
	#PWR_PVDLEVEL_6
 
PWR_CR_PLS_2V8


	)

108 
	#PWR_PVDLEVEL_7
 
PWR_CR_PLS_2V9


	)

117 
	#PWR_PVD_MODE_NORMAL
 0x00000000U

	)

118 
	#PWR_PVD_MODE_IT_RISING
 0x00010001U

	)

119 
	#PWR_PVD_MODE_IT_FALLING
 0x00010002U

	)

120 
	#PWR_PVD_MODE_IT_RISING_FALLING
 0x00010003U

	)

121 
	#PWR_PVD_MODE_EVENT_RISING
 0x00020001U

	)

122 
	#PWR_PVD_MODE_EVENT_FALLING
 0x00020002U

	)

123 
	#PWR_PVD_MODE_EVENT_RISING_FALLING
 0x00020003U

	)

134 
	#PWR_WAKEUP_PIN1
 
PWR_CSR_EWUP


	)

143 
	#PWR_MAINREGULATOR_ON
 0x00000000U

	)

144 
	#PWR_LOWPOWERREGULATOR_ON
 
PWR_CR_LPDS


	)

153 
	#PWR_SLEEPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

154 
	#PWR_SLEEPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

163 
	#PWR_STOPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

164 
	#PWR_STOPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

173 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

174 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

175 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

206 
	#__HAL_PWR_GET_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

214 
	#__HAL_PWR_CLEAR_FLAG
(
__FLAG__
è
	`SET_BIT
(
PWR
->
CR
, ((__FLAG__è<< 2))

	)

220 
	#__HAL_PWR_PVD_EXTI_ENABLE_IT
(è
	`SET_BIT
(
EXTI
->
IMR
, 
PWR_EXTI_LINE_PVD
)

	)

226 
	#__HAL_PWR_PVD_EXTI_DISABLE_IT
(è
	`CLEAR_BIT
(
EXTI
->
IMR
, 
PWR_EXTI_LINE_PVD
)

	)

232 
	#__HAL_PWR_PVD_EXTI_ENABLE_EVENT
(è
	`SET_BIT
(
EXTI
->
EMR
, 
PWR_EXTI_LINE_PVD
)

	)

238 
	#__HAL_PWR_PVD_EXTI_DISABLE_EVENT
(è
	`CLEAR_BIT
(
EXTI
->
EMR
, 
PWR_EXTI_LINE_PVD
)

	)

245 
	#__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

252 
	#__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

259 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

266 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

272 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE
(è
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

	)

279 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE
(è
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

	)

287 
	#__HAL_PWR_PVD_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_PVD
))

	)

293 
	#__HAL_PWR_PVD_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_PVD
))

	)

299 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è
	`SET_BIT
(
EXTI
->
SWIER
, 
PWR_EXTI_LINE_PVD
)

	)

308 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLEVEL_0
è|| ((LEVELè=ð
PWR_PVDLEVEL_1
)|| \

309 ((
LEVEL
è=ð
PWR_PVDLEVEL_2
è|| ((LEVELè=ð
PWR_PVDLEVEL_3
)|| \

310 ((
LEVEL
è=ð
PWR_PVDLEVEL_4
è|| ((LEVELè=ð
PWR_PVDLEVEL_5
)|| \

311 ((
LEVEL
è=ð
PWR_PVDLEVEL_6
è|| ((LEVELè=ð
PWR_PVDLEVEL_7
))

	)

314 
	#IS_PWR_PVD_MODE
(
MODE
è(((MODEè=ð
PWR_PVD_MODE_IT_RISING
)|| ((MODEè=ð
PWR_PVD_MODE_IT_FALLING
) || \

315 ((
MODE
è=ð
PWR_PVD_MODE_IT_RISING_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING
) || \

316 ((
MODE
è=ð
PWR_PVD_MODE_EVENT_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING_FALLING
) || \

317 ((
MODE
è=ð
PWR_PVD_MODE_NORMAL
))

	)

319 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
))

	)

321 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_ON
) || \

322 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_ON
))

	)

324 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPENTRY_WFI
è|| ((ENTRYè=ð
PWR_SLEEPENTRY_WFE
))

	)

326 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPENTRY_WFI
è|| ((ENTRYè=ð
PWR_STOPENTRY_WFE
))

	)

345 
HAL_PWR_DeIn™
();

346 
HAL_PWR_EÇbËBkUpAcûss
();

347 
HAL_PWR_Di§bËBkUpAcûss
();

358 
HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
);

360 
HAL_PWR_EÇbËPVD
();

361 
HAL_PWR_Di§bËPVD
();

364 
HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

365 
HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

368 
HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

369 
HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
);

370 
HAL_PWR_EÁ”STANDBYMode
();

372 
HAL_PWR_EÇbËSË•OnEx™
();

373 
HAL_PWR_Di§bËSË•OnEx™
();

374 
HAL_PWR_EÇbËSEVOnP’d
();

375 
HAL_PWR_Di§bËSEVOnP’d
();

379 
HAL_PWR_PVD_IRQHªdËr
();

380 
HAL_PWR_PVDC®lback
();

397 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h

37 #iâdeà
__STM32F1xx_HAL_RCC_H


38 
	#__STM32F1xx_HAL_RCC_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

66 
ušt32_t
 
PLLS‹
;

69 
ušt32_t
 
PLLSourû
;

72 
ušt32_t
 
PLLMUL
;

74 } 
	tRCC_PLLIn™Ty³Def
;

81 
ušt32_t
 
ClockTy³
;

84 
ušt32_t
 
SYSCLKSourû
;

87 
ušt32_t
 
AHBCLKDivid”
;

90 
ušt32_t
 
APB1CLKDivid”
;

93 
ušt32_t
 
APB2CLKDivid”
;

95 } 
	tRCC_ClkIn™Ty³Def
;

110 
	#RCC_PLLSOURCE_HSI_DIV2
 0x00000000U

	)

111 
	#RCC_PLLSOURCE_HSE
 
RCC_CFGR_PLLSRC


	)

120 
	#RCC_OSCILLATORTYPE_NONE
 0x00000000U

	)

121 
	#RCC_OSCILLATORTYPE_HSE
 0x00000001U

	)

122 
	#RCC_OSCILLATORTYPE_HSI
 0x00000002U

	)

123 
	#RCC_OSCILLATORTYPE_LSE
 0x00000004U

	)

124 
	#RCC_OSCILLATORTYPE_LSI
 0x00000008U

	)

132 
	#RCC_HSE_OFF
 0x00000000U

	)

133 
	#RCC_HSE_ON
 
RCC_CR_HSEON


	)

134 
	#RCC_HSE_BYPASS
 ((
ušt32_t
)(
RCC_CR_HSEBYP
 | 
RCC_CR_HSEON
)è

	)

142 
	#RCC_LSE_OFF
 0x00000000U

	)

143 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

144 
	#RCC_LSE_BYPASS
 ((
ušt32_t
)(
RCC_BDCR_LSEBYP
 | 
RCC_BDCR_LSEON
)è

	)

153 
	#RCC_HSI_OFF
 0x00000000U

	)

154 
	#RCC_HSI_ON
 
RCC_CR_HSION


	)

156 
	#RCC_HSICALIBRATION_DEFAULT
 0x10U

	)

165 
	#RCC_LSI_OFF
 0x00000000U

	)

166 
	#RCC_LSI_ON
 
RCC_CSR_LSION


	)

175 
	#RCC_PLL_NONE
 0x00000000U

	)

176 
	#RCC_PLL_OFF
 0x00000001U

	)

177 
	#RCC_PLL_ON
 0x00000002U

	)

186 
	#RCC_CLOCKTYPE_SYSCLK
 0x00000001U

	)

187 
	#RCC_CLOCKTYPE_HCLK
 0x00000002U

	)

188 
	#RCC_CLOCKTYPE_PCLK1
 0x00000004U

	)

189 
	#RCC_CLOCKTYPE_PCLK2
 0x00000008U

	)

198 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

199 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

200 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

209 
	#RCC_SYSCLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

210 
	#RCC_SYSCLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

211 
	#RCC_SYSCLKSOURCE_STATUS_PLLCLK
 
RCC_CFGR_SWS_PLL


	)

220 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

221 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

222 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

223 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

224 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

225 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

226 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

227 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

228 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

237 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE1_DIV1


	)

238 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE1_DIV2


	)

239 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE1_DIV4


	)

240 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE1_DIV8


	)

241 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE1_DIV16


	)

250 
	#RCC_RTCCLKSOURCE_NO_CLK
 0x00000000U

	)

251 
	#RCC_RTCCLKSOURCE_LSE
 
RCC_BDCR_RTCSEL_LSE


	)

252 
	#RCC_RTCCLKSOURCE_LSI
 
RCC_BDCR_RTCSEL_LSI


	)

253 
	#RCC_RTCCLKSOURCE_HSE_DIV128
 
RCC_BDCR_RTCSEL_HSE


	)

262 
	#RCC_MCO1
 0x00000000U

	)

263 
	#RCC_MCO
 
RCC_MCO1


	)

272 
	#RCC_MCODIV_1
 0x00000000U

	)

281 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)
RCC_CIR_LSIRDYF
è

	)

282 
	#RCC_IT_LSERDY
 ((
ušt8_t
)
RCC_CIR_LSERDYF
è

	)

283 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)
RCC_CIR_HSIRDYF
è

	)

284 
	#RCC_IT_HSERDY
 ((
ušt8_t
)
RCC_CIR_HSERDYF
è

	)

285 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)
RCC_CIR_PLLRDYF
è

	)

286 
	#RCC_IT_CSS
 ((
ušt8_t
)
RCC_CIR_CSSF
è

	)

301 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_HSIRDY_Pos
)è

	)

302 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_HSERDY_Pos
)è

	)

303 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_PLLRDY_Pos
)è

	)

306 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_LSIRDY_Pos
)è

	)

307 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_PINRSTF_Pos
)è

	)

308 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_PORRSTF_Pos
)è

	)

309 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_SFTRSTF_Pos
)è

	)

310 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_IWDGRSTF_Pos
)è

	)

311 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_WWDGRSTF_Pos
)è

	)

312 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_LPWRRSTF_Pos
)è

	)

315 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)((
BDCR_REG_INDEX
 << 5Uè| 
RCC_BDCR_LSERDY_Pos
)è

	)

338 
	#__HAL_RCC_DMA1_CLK_ENABLE
() do { \

339 
__IO
 
ušt32_t
 
tm´eg
; \

340 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
);\

342 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
);\

343 
	`UNUSED
(
tm´eg
); \

344 } 0U)

	)

346 
	#__HAL_RCC_SRAM_CLK_ENABLE
() do { \

347 
__IO
 
ušt32_t
 
tm´eg
; \

348 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SRAMEN
);\

350 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SRAMEN
);\

351 
	`UNUSED
(
tm´eg
); \

352 } 0U)

	)

354 
	#__HAL_RCC_FLITF_CLK_ENABLE
() do { \

355 
__IO
 
ušt32_t
 
tm´eg
; \

356 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FLITFEN
);\

358 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FLITFEN
);\

359 
	`UNUSED
(
tm´eg
); \

360 } 0U)

	)

362 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

363 
__IO
 
ušt32_t
 
tm´eg
; \

364 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
);\

366 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
);\

367 
	`UNUSED
(
tm´eg
); \

368 } 0U)

	)

370 
	#__HAL_RCC_DMA1_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_DMA1EN
))

	)

371 
	#__HAL_RCC_SRAM_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_SRAMEN
))

	)

372 
	#__HAL_RCC_FLITF_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_FLITFEN
))

	)

373 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_CRCEN
))

	)

387 
	#__HAL_RCC_DMA1_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA1EN
)è!ð
RESET
)

	)

388 
	#__HAL_RCC_DMA1_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA1EN
)è=ð
RESET
)

	)

389 
	#__HAL_RCC_SRAM_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SRAMEN
)è!ð
RESET
)

	)

390 
	#__HAL_RCC_SRAM_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SRAMEN
)è=ð
RESET
)

	)

391 
	#__HAL_RCC_FLITF_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FLITFEN
)è!ð
RESET
)

	)

392 
	#__HAL_RCC_FLITF_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FLITFEN
)è=ð
RESET
)

	)

393 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_CRCEN
)è!ð
RESET
)

	)

394 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_CRCEN
)è=ð
RESET
)

	)

407 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

408 
__IO
 
ušt32_t
 
tm´eg
; \

409 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

411 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

412 
	`UNUSED
(
tm´eg
); \

413 } 0U)

	)

415 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

416 
__IO
 
ušt32_t
 
tm´eg
; \

417 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

419 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

420 
	`UNUSED
(
tm´eg
); \

421 } 0U)

	)

423 
	#__HAL_RCC_WWDG_CLK_ENABLE
() do { \

424 
__IO
 
ušt32_t
 
tm´eg
; \

425 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

427 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

428 
	`UNUSED
(
tm´eg
); \

429 } 0U)

	)

431 
	#__HAL_RCC_USART2_CLK_ENABLE
() do { \

432 
__IO
 
ušt32_t
 
tm´eg
; \

433 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

435 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

436 
	`UNUSED
(
tm´eg
); \

437 } 0U)

	)

439 
	#__HAL_RCC_I2C1_CLK_ENABLE
() do { \

440 
__IO
 
ušt32_t
 
tm´eg
; \

441 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

443 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

444 
	`UNUSED
(
tm´eg
); \

445 } 0U)

	)

447 
	#__HAL_RCC_BKP_CLK_ENABLE
() do { \

448 
__IO
 
ušt32_t
 
tm´eg
; \

449 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_BKPEN
);\

451 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_BKPEN
);\

452 
	`UNUSED
(
tm´eg
); \

453 } 0U)

	)

455 
	#__HAL_RCC_PWR_CLK_ENABLE
() do { \

456 
__IO
 
ušt32_t
 
tm´eg
; \

457 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

459 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

460 
	`UNUSED
(
tm´eg
); \

461 } 0U)

	)

463 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

464 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

465 
	#__HAL_RCC_WWDG_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_WWDGEN
))

	)

466 
	#__HAL_RCC_USART2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART2EN
))

	)

467 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C1EN
))

	)

469 
	#__HAL_RCC_BKP_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_BKPEN
))

	)

470 
	#__HAL_RCC_PWR_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_PWREN
))

	)

484 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

485 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

486 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

487 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

488 
	#__HAL_RCC_WWDG_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è!ð
RESET
)

	)

489 
	#__HAL_RCC_WWDG_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è=ð
RESET
)

	)

490 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è!ð
RESET
)

	)

491 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è=ð
RESET
)

	)

492 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è!ð
RESET
)

	)

493 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è=ð
RESET
)

	)

494 
	#__HAL_RCC_BKP_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_BKPEN
)è!ð
RESET
)

	)

495 
	#__HAL_RCC_BKP_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_BKPEN
)è=ð
RESET
)

	)

496 
	#__HAL_RCC_PWR_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è!ð
RESET
)

	)

497 
	#__HAL_RCC_PWR_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è=ð
RESET
)

	)

510 
	#__HAL_RCC_AFIO_CLK_ENABLE
() do { \

511 
__IO
 
ušt32_t
 
tm´eg
; \

512 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_AFIOEN
);\

514 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_AFIOEN
);\

515 
	`UNUSED
(
tm´eg
); \

516 } 0U)

	)

518 
	#__HAL_RCC_GPIOA_CLK_ENABLE
() do { \

519 
__IO
 
ušt32_t
 
tm´eg
; \

520 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPAEN
);\

522 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPAEN
);\

523 
	`UNUSED
(
tm´eg
); \

524 } 0U)

	)

526 
	#__HAL_RCC_GPIOB_CLK_ENABLE
() do { \

527 
__IO
 
ušt32_t
 
tm´eg
; \

528 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPBEN
);\

530 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPBEN
);\

531 
	`UNUSED
(
tm´eg
); \

532 } 0U)

	)

534 
	#__HAL_RCC_GPIOC_CLK_ENABLE
() do { \

535 
__IO
 
ušt32_t
 
tm´eg
; \

536 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPCEN
);\

538 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPCEN
);\

539 
	`UNUSED
(
tm´eg
); \

540 } 0U)

	)

542 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

543 
__IO
 
ušt32_t
 
tm´eg
; \

544 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPDEN
);\

546 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPDEN
);\

547 
	`UNUSED
(
tm´eg
); \

548 } 0U)

	)

550 
	#__HAL_RCC_ADC1_CLK_ENABLE
() do { \

551 
__IO
 
ušt32_t
 
tm´eg
; \

552 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

554 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

555 
	`UNUSED
(
tm´eg
); \

556 } 0U)

	)

558 
	#__HAL_RCC_TIM1_CLK_ENABLE
() do { \

559 
__IO
 
ušt32_t
 
tm´eg
; \

560 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

562 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

563 
	`UNUSED
(
tm´eg
); \

564 } 0U)

	)

566 
	#__HAL_RCC_SPI1_CLK_ENABLE
() do { \

567 
__IO
 
ušt32_t
 
tm´eg
; \

568 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

570 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

571 
	`UNUSED
(
tm´eg
); \

572 } 0U)

	)

574 
	#__HAL_RCC_USART1_CLK_ENABLE
() do { \

575 
__IO
 
ušt32_t
 
tm´eg
; \

576 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

578 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

579 
	`UNUSED
(
tm´eg
); \

580 } 0U)

	)

582 
	#__HAL_RCC_AFIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_AFIOEN
))

	)

583 
	#__HAL_RCC_GPIOA_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPAEN
))

	)

584 
	#__HAL_RCC_GPIOB_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPBEN
))

	)

585 
	#__HAL_RCC_GPIOC_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPCEN
))

	)

586 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPDEN
))

	)

587 
	#__HAL_RCC_ADC1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC1EN
))

	)

589 
	#__HAL_RCC_TIM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM1EN
))

	)

590 
	#__HAL_RCC_SPI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI1EN
))

	)

591 
	#__HAL_RCC_USART1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART1EN
))

	)

605 
	#__HAL_RCC_AFIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_AFIOEN
)è!ð
RESET
)

	)

606 
	#__HAL_RCC_AFIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_AFIOEN
)è=ð
RESET
)

	)

607 
	#__HAL_RCC_GPIOA_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPAEN
)è!ð
RESET
)

	)

608 
	#__HAL_RCC_GPIOA_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPAEN
)è=ð
RESET
)

	)

609 
	#__HAL_RCC_GPIOB_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPBEN
)è!ð
RESET
)

	)

610 
	#__HAL_RCC_GPIOB_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPBEN
)è=ð
RESET
)

	)

611 
	#__HAL_RCC_GPIOC_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPCEN
)è!ð
RESET
)

	)

612 
	#__HAL_RCC_GPIOC_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPCEN
)è=ð
RESET
)

	)

613 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPDEN
)è!ð
RESET
)

	)

614 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPDEN
)è=ð
RESET
)

	)

615 
	#__HAL_RCC_ADC1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è!ð
RESET
)

	)

616 
	#__HAL_RCC_ADC1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è=ð
RESET
)

	)

617 
	#__HAL_RCC_TIM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è!ð
RESET
)

	)

618 
	#__HAL_RCC_TIM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è=ð
RESET
)

	)

619 
	#__HAL_RCC_SPI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è!ð
RESET
)

	)

620 
	#__HAL_RCC_SPI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è=ð
RESET
)

	)

621 
	#__HAL_RCC_USART1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è!ð
RESET
)

	)

622 
	#__HAL_RCC_USART1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è=ð
RESET
)

	)

632 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

633 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

634 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

635 
	#__HAL_RCC_WWDG_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_WWDGRST
))

	)

636 
	#__HAL_RCC_USART2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART2RST
))

	)

637 
	#__HAL_RCC_I2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C1RST
))

	)

639 
	#__HAL_RCC_BKP_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_BKPRST
))

	)

640 
	#__HAL_RCC_PWR_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_PWRRST
))

	)

642 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00)

	)

643 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

644 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

645 
	#__HAL_RCC_WWDG_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_WWDGRST
))

	)

646 
	#__HAL_RCC_USART2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART2RST
))

	)

647 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C1RST
))

	)

649 
	#__HAL_RCC_BKP_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_BKPRST
))

	)

650 
	#__HAL_RCC_PWR_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_PWRRST
))

	)

660 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

661 
	#__HAL_RCC_AFIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_AFIORST
))

	)

662 
	#__HAL_RCC_GPIOA_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPARST
))

	)

663 
	#__HAL_RCC_GPIOB_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPBRST
))

	)

664 
	#__HAL_RCC_GPIOC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPCRST
))

	)

665 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPDRST
))

	)

666 
	#__HAL_RCC_ADC1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADC1RST
))

	)

668 
	#__HAL_RCC_TIM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM1RST
))

	)

669 
	#__HAL_RCC_SPI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI1RST
))

	)

670 
	#__HAL_RCC_USART1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART1RST
))

	)

672 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00)

	)

673 
	#__HAL_RCC_AFIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_AFIORST
))

	)

674 
	#__HAL_RCC_GPIOA_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPARST
))

	)

675 
	#__HAL_RCC_GPIOB_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPBRST
))

	)

676 
	#__HAL_RCC_GPIOC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPCRST
))

	)

677 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPDRST
))

	)

678 
	#__HAL_RCC_ADC1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADC1RST
))

	)

680 
	#__HAL_RCC_TIM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM1RST
))

	)

681 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI1RST
))

	)

682 
	#__HAL_RCC_USART1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART1RST
))

	)

702 
	#__HAL_RCC_HSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
ENABLE
)

	)

703 
	#__HAL_RCC_HSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
DISABLE
)

	)

712 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
_HSICALIBRATIONVALUE_
) \

713 (
	`MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_HSITRIM
, (
ušt32_t
)(
_HSICALIBRATIONVALUE_
è<< 
RCC_CR_HSITRIM_Pos
))

	)

728 
	#__HAL_RCC_LSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
ENABLE
)

	)

735 
	#__HAL_RCC_LSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
DISABLE
)

	)

767 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
) \

769 ià((
__STATE__
è=ð
RCC_HSE_ON
) \

771 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

773 ià((
__STATE__
è=ð
RCC_HSE_OFF
) \

775 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

776 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

778 ià((
__STATE__
è=ð
RCC_HSE_BYPASS
) \

780 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

781 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

785 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

786 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

788 }0U)

	)

815 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
) \

817 ià((
__STATE__
è=ð
RCC_LSE_ON
) \

819 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

821 ià((
__STATE__
è=ð
RCC_LSE_OFF
) \

823 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

824 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

826 ià((
__STATE__
è=ð
RCC_LSE_BYPASS
) \

828 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

829 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

833 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

834 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

836 }0U)

	)

852 
	#__HAL_RCC_PLL_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
ENABLE
)

	)

857 
	#__HAL_RCC_PLL_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
DISABLE
)

	)

889 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSOURCE__
, 
__PLLMUL__
)\

890 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
),((
__RCC_PLLSOURCE__
è| (
__PLLMUL__
è))

	)

898 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_PLLSRC
)))

	)

916 
	#__HAL_RCC_SYSCLK_CONFIG
(
__SYSCLKSOURCE__
) \

917 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, (
__SYSCLKSOURCE__
))

	)

926 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
,
RCC_CFGR_SWS
)))

	)

936 #ià 
defšed
(
RCC_CFGR_MCO_3
)

968 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
) \

969 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_MCO
, (
__MCOCLKSOURCE__
))

	)

1002 
	#__HAL_RCC_RTC_CONFIG
(
__RTC_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
, (__RTC_CLKSOURCE__))

	)

1011 
	#__HAL_RCC_GET_RTC_SOURCE
(è(
	`READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
))

	)

1016 
	#__HAL_RCC_RTC_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
ENABLE
)

	)

1021 
	#__HAL_RCC_RTC_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
DISABLE
)

	)

1027 
	#__HAL_RCC_BACKUPRESET_FORCE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
ENABLE
)

	)

1031 
	#__HAL_RCC_BACKUPRESET_RELEASE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
DISABLE
)

	)

1058 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 |ð(__INTERRUPT__))

	)

1076 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 &ð(ušt8_t)(~(__INTERRUPT__)))

	)

1095 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE2_ADDRESS
 = (__INTERRUPT__))

	)

1115 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
è((
RCC
->
CIR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

1121 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(è(*(
__IO
 
ušt32_t
 *)
RCC_CSR_RMVF_BB
 = 
ENABLE
)

	)

1146 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((__FLAG__è>> 5Uè=ð
CR_REG_INDEX
)? 
RCC
->
CR
 : \

1147 ((((
__FLAG__
è>> 5Uè=ð
BDCR_REG_INDEX
)? 
RCC
->
BDCR
 : \

1148 
RCC
->
CSR
)è& (1U << ((
__FLAG__
è& 
RCC_FLAG_MASK
)))

	)

1159 
	~"¡m32f1xx_h®_rcc_ex.h
"

1171 
HAL_StusTy³Def
 
HAL_RCC_DeIn™
();

1172 
HAL_StusTy³Def
 
HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1173 
HAL_StusTy³Def
 
HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
);

1184 
HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
);

1185 
HAL_RCC_EÇbËCSS
();

1186 
HAL_RCC_Di§bËCSS
();

1187 
ušt32_t
 
HAL_RCC_G‘SysClockF»q
();

1188 
ušt32_t
 
HAL_RCC_G‘HCLKF»q
();

1189 
ušt32_t
 
HAL_RCC_G‘PCLK1F»q
();

1190 
ušt32_t
 
HAL_RCC_G‘PCLK2F»q
();

1191 
HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1192 
HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
);

1195 
HAL_RCC_NMI_IRQHªdËr
();

1198 
HAL_RCC_CSSC®lback
();

1217 
	#RCC_DBP_TIMEOUT_VALUE
 100U

	)

1219 
	#RCC_LSE_TIMEOUT_VALUE
 
LSE_STARTUP_TIMEOUT


	)

1220 
	#CLOCKSWITCH_TIMEOUT_VALUE
 5000

	)

1221 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

1222 
	#HSI_TIMEOUT_VALUE
 2U

	)

1223 
	#LSI_TIMEOUT_VALUE
 2U

	)

1224 
	#PLL_TIMEOUT_VALUE
 2U

	)

1233 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

1234 
	#RCC_CR_OFFSET
 0x00U

	)

1235 
	#RCC_CFGR_OFFSET
 0x04U

	)

1236 
	#RCC_CIR_OFFSET
 0x08U

	)

1237 
	#RCC_BDCR_OFFSET
 0x20U

	)

1238 
	#RCC_CSR_OFFSET
 0x24U

	)

1248 
	#RCC_CR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_CR_OFFSET
)

	)

1249 
	#RCC_CFGR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_CFGR_OFFSET
)

	)

1250 
	#RCC_CIR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_CIR_OFFSET
)

	)

1251 
	#RCC_BDCR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_BDCR_OFFSET
)

	)

1252 
	#RCC_CSR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_CSR_OFFSET
)

	)

1256 
	#RCC_HSION_BIT_NUMBER
 
RCC_CR_HSION_Pos


	)

1257 
	#RCC_CR_HSION_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
RCC_HSION_BIT_NUMBER
 * 4U)))

	)

1259 
	#RCC_HSEON_BIT_NUMBER
 
RCC_CR_HSEON_Pos


	)

1260 
	#RCC_CR_HSEON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
RCC_HSEON_BIT_NUMBER
 * 4U)))

	)

1262 
	#RCC_CSSON_BIT_NUMBER
 
RCC_CR_CSSON_Pos


	)

1263 
	#RCC_CR_CSSON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
RCC_CSSON_BIT_NUMBER
 * 4U)))

	)

1265 
	#RCC_PLLON_BIT_NUMBER
 
RCC_CR_PLLON_Pos


	)

1266 
	#RCC_CR_PLLON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
RCC_PLLON_BIT_NUMBER
 * 4U)))

	)

1270 
	#RCC_LSION_BIT_NUMBER
 
RCC_CSR_LSION_Pos


	)

1271 
	#RCC_CSR_LSION_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CSR_OFFSET_BB
 * 32Uè+ (
RCC_LSION_BIT_NUMBER
 * 4U)))

	)

1274 
	#RCC_RMVF_BIT_NUMBER
 
RCC_CSR_RMVF_Pos


	)

1275 
	#RCC_CSR_RMVF_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CSR_OFFSET_BB
 * 32Uè+ (
RCC_RMVF_BIT_NUMBER
 * 4U)))

	)

1279 
	#RCC_LSEON_BIT_NUMBER
 
RCC_BDCR_LSEON_Pos


	)

1280 
	#RCC_BDCR_LSEON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET_BB
 * 32Uè+ (
RCC_LSEON_BIT_NUMBER
 * 4U)))

	)

1283 
	#RCC_LSEBYP_BIT_NUMBER
 
RCC_BDCR_LSEBYP_Pos


	)

1284 
	#RCC_BDCR_LSEBYP_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET_BB
 * 32Uè+ (
RCC_LSEBYP_BIT_NUMBER
 * 4U)))

	)

1287 
	#RCC_RTCEN_BIT_NUMBER
 
RCC_BDCR_RTCEN_Pos


	)

1288 
	#RCC_BDCR_RTCEN_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET_BB
 * 32Uè+ (
RCC_RTCEN_BIT_NUMBER
 * 4U)))

	)

1291 
	#RCC_BDRST_BIT_NUMBER
 
RCC_BDCR_BDRST_Pos


	)

1292 
	#RCC_BDCR_BDRST_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET_BB
 * 32Uè+ (
RCC_BDRST_BIT_NUMBER
 * 4U)))

	)

1299 
	#RCC_CR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CR_OFFSET
 + 0x02U))

	)

1302 
	#RCC_CIR_BYTE1_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CIR_OFFSET
 + 0x01U))

	)

1305 
	#RCC_CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CIR_OFFSET
 + 0x02U))

	)

1308 
	#CR_REG_INDEX
 ((
ušt8_t
)1)

	)

1309 
	#BDCR_REG_INDEX
 ((
ušt8_t
)2)

	)

1310 
	#CSR_REG_INDEX
 ((
ušt8_t
)3)

	)

1312 
	#RCC_FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

1324 
	#__HAL_RCC_SYSCFG_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1325 
	#__HAL_RCC_SYSCFG_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1326 
	#__HAL_RCC_SYSCFG_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1327 
	#__HAL_RCC_SYSCFG_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1332 
	#IS_RCC_PLLSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_PLLSOURCE_HSI_DIV2
) || \

1333 ((
__SOURCE__
è=ð
RCC_PLLSOURCE_HSE
))

	)

1334 
	#IS_RCC_OSCILLATORTYPE
(
__OSCILLATOR__
è(((__OSCILLATOR__è=ð
RCC_OSCILLATORTYPE_NONE
) || \

1335 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE) || \

1336 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI) || \

1337 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI) || \

1338 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_LSE
è=ðRCC_OSCILLATORTYPE_LSE))

	)

1339 
	#IS_RCC_HSE
(
__HSE__
è(((__HSE__è=ð
RCC_HSE_OFF
è|| ((__HSE__è=ð
RCC_HSE_ON
) || \

1340 ((
__HSE__
è=ð
RCC_HSE_BYPASS
))

	)

1341 
	#IS_RCC_LSE
(
__LSE__
è(((__LSE__è=ð
RCC_LSE_OFF
è|| ((__LSE__è=ð
RCC_LSE_ON
) || \

1342 ((
__LSE__
è=ð
RCC_LSE_BYPASS
))

	)

1343 
	#IS_RCC_HSI
(
__HSI__
è(((__HSI__è=ð
RCC_HSI_OFF
è|| ((__HSI__è=ð
RCC_HSI_ON
))

	)

1344 
	#IS_RCC_CALIBRATION_VALUE
(
__VALUE__
è((__VALUE__è<ð0x1FU)

	)

1345 
	#IS_RCC_LSI
(
__LSI__
è(((__LSI__è=ð
RCC_LSI_OFF
è|| ((__LSI__è=ð
RCC_LSI_ON
))

	)

1346 
	#IS_RCC_PLL
(
__PLL__
è(((__PLL__è=ð
RCC_PLL_NONE
è|| ((__PLL__è=ð
RCC_PLL_OFF
) || \

1347 ((
__PLL__
è=ð
RCC_PLL_ON
))

	)

1349 
	#IS_RCC_CLOCKTYPE
(
CLK
è((((CLKè& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK) || \

1350 (((
CLK
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK) || \

1351 (((
CLK
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1) || \

1352 (((
CLK
è& 
RCC_CLOCKTYPE_PCLK2
è=ðRCC_CLOCKTYPE_PCLK2))

	)

1353 
	#IS_RCC_SYSCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_SYSCLKSOURCE_HSI
) || \

1354 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

1355 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_PLLCLK
))

	)

1356 
	#IS_RCC_SYSCLKSOURCE_STATUS
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_SYSCLKSOURCE_STATUS_HSI
) || \

1357 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
) || \

1358 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
))

	)

1359 
	#IS_RCC_HCLK
(
__HCLK__
è(((__HCLK__è=ð
RCC_SYSCLK_DIV1
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV2
) || \

1360 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV4
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV8
) || \

1361 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV16
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV64
) || \

1362 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV128
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV256
) || \

1363 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV512
))

	)

1364 
	#IS_RCC_PCLK
(
__PCLK__
è(((__PCLK__è=ð
RCC_HCLK_DIV1
è|| ((__PCLK__è=ð
RCC_HCLK_DIV2
) || \

1365 ((
__PCLK__
è=ð
RCC_HCLK_DIV4
è|| ((__PCLK__è=ð
RCC_HCLK_DIV8
) || \

1366 ((
__PCLK__
è=ð
RCC_HCLK_DIV16
))

	)

1367 
	#IS_RCC_MCO
(
__MCO__
è((__MCO__è=ð
RCC_MCO
)

	)

1368 
	#IS_RCC_MCODIV
(
__DIV__
è(((__DIV__è=ð
RCC_MCODIV_1
))

	)

1369 
	#IS_RCC_RTCCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_RTCCLKSOURCE_NO_CLK
) || \

1370 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSE
) || \

1371 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSI
) || \

1372 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV128
))

	)

1386 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h

37 #iâdeà
__STM32F1xx_HAL_RCC_EX_H


38 
	#__STM32F1xx_HAL_RCC_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

59 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

62 
	#PLLI2SON_BITNUMBER
 
RCC_CR_PLL3ON_Pos


	)

63 
	#RCC_CR_PLLI2SON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
PLLI2SON_BITNUMBER
 * 4U)))

	)

65 
	#PLL2ON_BITNUMBER
 
RCC_CR_PLL2ON_Pos


	)

66 
	#RCC_CR_PLL2ON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
PLL2ON_BITNUMBER
 * 4U)))

	)

68 
	#PLLI2S_TIMEOUT_VALUE
 100U

	)

69 
	#PLL2_TIMEOUT_VALUE
 100U

	)

74 
	#CR_REG_INDEX
 ((
ušt8_t
)1)

	)

84 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

85 
	#IS_RCC_PREDIV1_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_PREDIV1_SOURCE_HSE
) || \

86 ((
__SOURCE__
è=ð
RCC_PREDIV1_SOURCE_PLL2
))

	)

89 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

90 || 
defšed
(
STM32F100xE
)

91 
	#IS_RCC_HSE_PREDIV
(
__DIV__
è(((__DIV__è=ð
RCC_HSE_PREDIV_DIV1
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV2
) || \

92 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV3
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV4
) || \

93 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV5
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV6
) || \

94 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV7
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV8
) || \

95 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV9
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV10
) || \

96 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV11
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV12
) || \

97 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV13
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV14
) || \

98 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV15
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV16
))

	)

101 
	#IS_RCC_HSE_PREDIV
(
__DIV__
è(((__DIV__è=ð
RCC_HSE_PREDIV_DIV1
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV2
))

	)

104 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

105 
	#IS_RCC_PLL_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLL_MUL4
è|| ((__MUL__è=ð
RCC_PLL_MUL5
) || \

106 ((
__MUL__
è=ð
RCC_PLL_MUL6
è|| ((__MUL__è=ð
RCC_PLL_MUL7
) || \

107 ((
__MUL__
è=ð
RCC_PLL_MUL8
è|| ((__MUL__è=ð
RCC_PLL_MUL9
) || \

108 ((
__MUL__
è=ð
RCC_PLL_MUL6_5
))

	)

110 
	#IS_RCC_MCO1SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_MCO1SOURCE_SYSCLK
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_HSI
) \

111 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSE
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_PLLCLK
) \

112 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_PLL2CLK
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_PLL3CLK
) \

113 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_PLL3CLK_DIV2
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_EXT_HSE
) \

114 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_NOCLOCK
))

	)

117 
	#IS_RCC_PLL_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLL_MUL2
è|| ((__MUL__è=ð
RCC_PLL_MUL3
) || \

118 ((
__MUL__
è=ð
RCC_PLL_MUL4
è|| ((__MUL__è=ð
RCC_PLL_MUL5
) || \

119 ((
__MUL__
è=ð
RCC_PLL_MUL6
è|| ((__MUL__è=ð
RCC_PLL_MUL7
) || \

120 ((
__MUL__
è=ð
RCC_PLL_MUL8
è|| ((__MUL__è=ð
RCC_PLL_MUL9
) || \

121 ((
__MUL__
è=ð
RCC_PLL_MUL10
è|| ((__MUL__è=ð
RCC_PLL_MUL11
) || \

122 ((
__MUL__
è=ð
RCC_PLL_MUL12
è|| ((__MUL__è=ð
RCC_PLL_MUL13
) || \

123 ((
__MUL__
è=ð
RCC_PLL_MUL14
è|| ((__MUL__è=ð
RCC_PLL_MUL15
) || \

124 ((
__MUL__
è=ð
RCC_PLL_MUL16
))

	)

126 
	#IS_RCC_MCO1SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_MCO1SOURCE_SYSCLK
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_HSI
) \

127 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSE
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_PLLCLK
) \

128 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_NOCLOCK
))

	)

132 
	#IS_RCC_ADCPLLCLK_DIV
(
__ADCCLK__
è(((__ADCCLK__è=ð
RCC_ADCPCLK2_DIV2
è|| ((__ADCCLK__è=ð
RCC_ADCPCLK2_DIV4
) || \

133 ((
__ADCCLK__
è=ð
RCC_ADCPCLK2_DIV6
è|| ((__ADCCLK__è=ð
RCC_ADCPCLK2_DIV8
))

	)

135 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

136 
	#IS_RCC_I2S2CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_I2S2CLKSOURCE_SYSCLK
è|| ((__SOURCE__è=ð
RCC_I2S2CLKSOURCE_PLLI2S_VCO
))

	)

138 
	#IS_RCC_I2S3CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_I2S3CLKSOURCE_SYSCLK
è|| ((__SOURCE__è=ð
RCC_I2S3CLKSOURCE_PLLI2S_VCO
))

	)

140 
	#IS_RCC_USBPLLCLK_DIV
(
__USBCLK__
è(((__USBCLK__è=ð
RCC_USBCLKSOURCE_PLL_DIV2
è|| ((__USBCLK__è=ð
RCC_USBCLKSOURCE_PLL_DIV3
))

	)

142 
	#IS_RCC_PLLI2S_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLLI2S_MUL8
è|| ((__MUL__è=ð
RCC_PLLI2S_MUL9
) || \

143 ((
__MUL__
è=ð
RCC_PLLI2S_MUL10
è|| ((__MUL__è=ð
RCC_PLLI2S_MUL11
) || \

144 ((
__MUL__
è=ð
RCC_PLLI2S_MUL12
è|| ((__MUL__è=ð
RCC_PLLI2S_MUL13
) || \

145 ((
__MUL__
è=ð
RCC_PLLI2S_MUL14
è|| ((__MUL__è=ð
RCC_PLLI2S_MUL16
) || \

146 ((
__MUL__
è=ð
RCC_PLLI2S_MUL20
))

	)

148 
	#IS_RCC_HSE_PREDIV2
(
__DIV__
è(((__DIV__è=ð
RCC_HSE_PREDIV2_DIV1
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV2
) || \

149 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV3
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV4
) || \

150 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV5
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV6
) || \

151 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV7
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV8
) || \

152 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV9
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV10
) || \

153 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV11
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV12
) || \

154 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV13
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV14
) || \

155 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV15
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV16
))

	)

157 
	#IS_RCC_PLL2
(
__PLL__
è(((__PLL__è=ð
RCC_PLL2_NONE
è|| ((__PLL__è=ð
RCC_PLL2_OFF
) || \

158 ((
__PLL__
è=ð
RCC_PLL2_ON
))

	)

160 
	#IS_RCC_PLL2_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLL2_MUL8
è|| ((__MUL__è=ð
RCC_PLL2_MUL9
) || \

161 ((
__MUL__
è=ð
RCC_PLL2_MUL10
è|| ((__MUL__è=ð
RCC_PLL2_MUL11
) || \

162 ((
__MUL__
è=ð
RCC_PLL2_MUL12
è|| ((__MUL__è=ð
RCC_PLL2_MUL13
) || \

163 ((
__MUL__
è=ð
RCC_PLL2_MUL14
è|| ((__MUL__è=ð
RCC_PLL2_MUL16
) || \

164 ((
__MUL__
è=ð
RCC_PLL2_MUL20
))

	)

166 
	#IS_RCC_PERIPHCLOCK
(
__SELECTION__
) \

167 ((((
__SELECTION__
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC) || \

168 (((
__SELECTION__
è& 
RCC_PERIPHCLK_ADC
) == RCC_PERIPHCLK_ADC) || \

169 (((
__SELECTION__
è& 
RCC_PERIPHCLK_I2S2
) == RCC_PERIPHCLK_I2S2) || \

170 (((
__SELECTION__
è& 
RCC_PERIPHCLK_I2S3
) == RCC_PERIPHCLK_I2S3) || \

171 (((
__SELECTION__
è& 
RCC_PERIPHCLK_USB
è=ðRCC_PERIPHCLK_USB))

	)

173 #–ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

175 
	#IS_RCC_I2S2CLKSOURCE
(
__SOURCE__
è((__SOURCE__è=ð
RCC_I2S2CLKSOURCE_SYSCLK
)

	)

177 
	#IS_RCC_I2S3CLKSOURCE
(
__SOURCE__
è((__SOURCE__è=ð
RCC_I2S3CLKSOURCE_SYSCLK
)

	)

179 
	#IS_RCC_PERIPHCLOCK
(
__SELECTION__
) \

180 ((((
__SELECTION__
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC) || \

181 (((
__SELECTION__
è& 
RCC_PERIPHCLK_ADC
) == RCC_PERIPHCLK_ADC) || \

182 (((
__SELECTION__
è& 
RCC_PERIPHCLK_I2S2
) == RCC_PERIPHCLK_I2S2) || \

183 (((
__SELECTION__
è& 
RCC_PERIPHCLK_I2S3
) == RCC_PERIPHCLK_I2S3) || \

184 (((
__SELECTION__
è& 
RCC_PERIPHCLK_USB
è=ðRCC_PERIPHCLK_USB))

	)

187 #–ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

188 || 
defšed
(
STM32F103xB
)

190 
	#IS_RCC_PERIPHCLOCK
(
__SELECTION__
) \

191 ((((
__SELECTION__
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC) || \

192 (((
__SELECTION__
è& 
RCC_PERIPHCLK_ADC
) == RCC_PERIPHCLK_ADC) || \

193 (((
__SELECTION__
è& 
RCC_PERIPHCLK_USB
è=ðRCC_PERIPHCLK_USB))

	)

197 
	#IS_RCC_PERIPHCLOCK
(
__SELECTION__
) \

198 ((((
__SELECTION__
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC) || \

199 (((
__SELECTION__
è& 
RCC_PERIPHCLK_ADC
è=ðRCC_PERIPHCLK_ADC))

	)

203 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

204 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

206 
	#IS_RCC_USBPLLCLK_DIV
(
__USBCLK__
è(((__USBCLK__è=ð
RCC_USBCLKSOURCE_PLL
è|| ((__USBCLK__è=ð
RCC_USBCLKSOURCE_PLL_DIV1_5
))

	)

220 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

226 
ušt32_t
 
PLL2S‹
;

229 
ušt32_t
 
PLL2MUL
;

232 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

233 
ušt32_t
 
HSEP»div2V®ue
;

237 } 
	tRCC_PLL2In™Ty³Def
;

246 
ušt32_t
 
OscžÏtÜTy³
;

249 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

250 
ušt32_t
 
P»div1Sourû
;

254 
ušt32_t
 
HSES‹
;

257 
ušt32_t
 
HSEP»divV®ue
;

260 
ušt32_t
 
LSES‹
;

263 
ušt32_t
 
HSIS‹
;

266 
ušt32_t
 
HSIC®ib¿tiÚV®ue
;

269 
ušt32_t
 
LSIS‹
;

272 
RCC_PLLIn™Ty³Def
 
PLL
;

274 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

275 
RCC_PLL2In™Ty³Def
 
PLL2
;

277 } 
	tRCC_OscIn™Ty³Def
;

279 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

285 
ušt32_t
 
PLLI2SMUL
;

288 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

289 
ušt32_t
 
HSEP»div2V®ue
;

293 } 
	tRCC_PLLI2SIn™Ty³Def
;

301 
ušt32_t
 
P”hClockS–eùiÚ
;

304 
ušt32_t
 
RTCClockS–eùiÚ
;

307 
ušt32_t
 
AdcClockS–eùiÚ
;

310 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

311 || 
defšed
(
STM32F107xC
)

312 
ušt32_t
 
I2s2ClockS–eùiÚ
;

315 
ušt32_t
 
I2s3ClockS–eùiÚ
;

318 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

319 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

325 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

326 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

327 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

328 
ušt32_t
 
UsbClockS–eùiÚ
;

332 } 
	tRCC_P”hCLKIn™Ty³Def
;

347 
	#RCC_PERIPHCLK_RTC
 0x00000001U

	)

348 
	#RCC_PERIPHCLK_ADC
 0x00000002U

	)

349 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

350 || 
defšed
(
STM32F107xC
)

351 
	#RCC_PERIPHCLK_I2S2
 0x00000004U

	)

352 
	#RCC_PERIPHCLK_I2S3
 0x00000008U

	)

354 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

355 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

356 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

357 
	#RCC_PERIPHCLK_USB
 0x00000010U

	)

367 
	#RCC_ADCPCLK2_DIV2
 
RCC_CFGR_ADCPRE_DIV2


	)

368 
	#RCC_ADCPCLK2_DIV4
 
RCC_CFGR_ADCPRE_DIV4


	)

369 
	#RCC_ADCPCLK2_DIV6
 
RCC_CFGR_ADCPRE_DIV6


	)

370 
	#RCC_ADCPCLK2_DIV8
 
RCC_CFGR_ADCPRE_DIV8


	)

376 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

377 || 
defšed
(
STM32F107xC
)

381 
	#RCC_I2S2CLKSOURCE_SYSCLK
 0x00000000U

	)

382 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

383 
	#RCC_I2S2CLKSOURCE_PLLI2S_VCO
 
RCC_CFGR2_I2S2SRC


	)

393 
	#RCC_I2S3CLKSOURCE_SYSCLK
 0x00000000U

	)

394 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

395 
	#RCC_I2S3CLKSOURCE_PLLI2S_VCO
 
RCC_CFGR2_I2S3SRC


	)

404 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

405 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

410 
	#RCC_USBCLKSOURCE_PLL
 
RCC_CFGR_USBPRE


	)

411 
	#RCC_USBCLKSOURCE_PLL_DIV1_5
 0x00000000U

	)

420 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

424 
	#RCC_USBCLKSOURCE_PLL_DIV2
 
RCC_CFGR_OTGFSPRE


	)

425 
	#RCC_USBCLKSOURCE_PLL_DIV3
 0x00000000U

	)

435 
	#RCC_PLLI2S_MUL8
 
RCC_CFGR2_PLL3MUL8


	)

436 
	#RCC_PLLI2S_MUL9
 
RCC_CFGR2_PLL3MUL9


	)

437 
	#RCC_PLLI2S_MUL10
 
RCC_CFGR2_PLL3MUL10


	)

438 
	#RCC_PLLI2S_MUL11
 
RCC_CFGR2_PLL3MUL11


	)

439 
	#RCC_PLLI2S_MUL12
 
RCC_CFGR2_PLL3MUL12


	)

440 
	#RCC_PLLI2S_MUL13
 
RCC_CFGR2_PLL3MUL13


	)

441 
	#RCC_PLLI2S_MUL14
 
RCC_CFGR2_PLL3MUL14


	)

442 
	#RCC_PLLI2S_MUL16
 
RCC_CFGR2_PLL3MUL16


	)

443 
	#RCC_PLLI2S_MUL20
 
RCC_CFGR2_PLL3MUL20


	)

450 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

455 
	#RCC_PREDIV1_SOURCE_HSE
 
RCC_CFGR2_PREDIV1SRC_HSE


	)

456 
	#RCC_PREDIV1_SOURCE_PLL2
 
RCC_CFGR2_PREDIV1SRC_PLL2


	)

467 
	#RCC_HSE_PREDIV_DIV1
 0x00000000U

	)

469 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

470 || 
defšed
(
STM32F100xE
)

471 
	#RCC_HSE_PREDIV_DIV2
 
RCC_CFGR2_PREDIV1_DIV2


	)

472 
	#RCC_HSE_PREDIV_DIV3
 
RCC_CFGR2_PREDIV1_DIV3


	)

473 
	#RCC_HSE_PREDIV_DIV4
 
RCC_CFGR2_PREDIV1_DIV4


	)

474 
	#RCC_HSE_PREDIV_DIV5
 
RCC_CFGR2_PREDIV1_DIV5


	)

475 
	#RCC_HSE_PREDIV_DIV6
 
RCC_CFGR2_PREDIV1_DIV6


	)

476 
	#RCC_HSE_PREDIV_DIV7
 
RCC_CFGR2_PREDIV1_DIV7


	)

477 
	#RCC_HSE_PREDIV_DIV8
 
RCC_CFGR2_PREDIV1_DIV8


	)

478 
	#RCC_HSE_PREDIV_DIV9
 
RCC_CFGR2_PREDIV1_DIV9


	)

479 
	#RCC_HSE_PREDIV_DIV10
 
RCC_CFGR2_PREDIV1_DIV10


	)

480 
	#RCC_HSE_PREDIV_DIV11
 
RCC_CFGR2_PREDIV1_DIV11


	)

481 
	#RCC_HSE_PREDIV_DIV12
 
RCC_CFGR2_PREDIV1_DIV12


	)

482 
	#RCC_HSE_PREDIV_DIV13
 
RCC_CFGR2_PREDIV1_DIV13


	)

483 
	#RCC_HSE_PREDIV_DIV14
 
RCC_CFGR2_PREDIV1_DIV14


	)

484 
	#RCC_HSE_PREDIV_DIV15
 
RCC_CFGR2_PREDIV1_DIV15


	)

485 
	#RCC_HSE_PREDIV_DIV16
 
RCC_CFGR2_PREDIV1_DIV16


	)

487 
	#RCC_HSE_PREDIV_DIV2
 
RCC_CFGR_PLLXTPRE


	)

494 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

499 
	#RCC_HSE_PREDIV2_DIV1
 
RCC_CFGR2_PREDIV2_DIV1


	)

500 
	#RCC_HSE_PREDIV2_DIV2
 
RCC_CFGR2_PREDIV2_DIV2


	)

501 
	#RCC_HSE_PREDIV2_DIV3
 
RCC_CFGR2_PREDIV2_DIV3


	)

502 
	#RCC_HSE_PREDIV2_DIV4
 
RCC_CFGR2_PREDIV2_DIV4


	)

503 
	#RCC_HSE_PREDIV2_DIV5
 
RCC_CFGR2_PREDIV2_DIV5


	)

504 
	#RCC_HSE_PREDIV2_DIV6
 
RCC_CFGR2_PREDIV2_DIV6


	)

505 
	#RCC_HSE_PREDIV2_DIV7
 
RCC_CFGR2_PREDIV2_DIV7


	)

506 
	#RCC_HSE_PREDIV2_DIV8
 
RCC_CFGR2_PREDIV2_DIV8


	)

507 
	#RCC_HSE_PREDIV2_DIV9
 
RCC_CFGR2_PREDIV2_DIV9


	)

508 
	#RCC_HSE_PREDIV2_DIV10
 
RCC_CFGR2_PREDIV2_DIV10


	)

509 
	#RCC_HSE_PREDIV2_DIV11
 
RCC_CFGR2_PREDIV2_DIV11


	)

510 
	#RCC_HSE_PREDIV2_DIV12
 
RCC_CFGR2_PREDIV2_DIV12


	)

511 
	#RCC_HSE_PREDIV2_DIV13
 
RCC_CFGR2_PREDIV2_DIV13


	)

512 
	#RCC_HSE_PREDIV2_DIV14
 
RCC_CFGR2_PREDIV2_DIV14


	)

513 
	#RCC_HSE_PREDIV2_DIV15
 
RCC_CFGR2_PREDIV2_DIV15


	)

514 
	#RCC_HSE_PREDIV2_DIV16
 
RCC_CFGR2_PREDIV2_DIV16


	)

523 
	#RCC_PLL2_NONE
 0x00000000U

	)

524 
	#RCC_PLL2_OFF
 0x00000001U

	)

525 
	#RCC_PLL2_ON
 0x00000002U

	)

535 
	#RCC_PLL2_MUL8
 
RCC_CFGR2_PLL2MUL8


	)

536 
	#RCC_PLL2_MUL9
 
RCC_CFGR2_PLL2MUL9


	)

537 
	#RCC_PLL2_MUL10
 
RCC_CFGR2_PLL2MUL10


	)

538 
	#RCC_PLL2_MUL11
 
RCC_CFGR2_PLL2MUL11


	)

539 
	#RCC_PLL2_MUL12
 
RCC_CFGR2_PLL2MUL12


	)

540 
	#RCC_PLL2_MUL13
 
RCC_CFGR2_PLL2MUL13


	)

541 
	#RCC_PLL2_MUL14
 
RCC_CFGR2_PLL2MUL14


	)

542 
	#RCC_PLL2_MUL16
 
RCC_CFGR2_PLL2MUL16


	)

543 
	#RCC_PLL2_MUL20
 
RCC_CFGR2_PLL2MUL20


	)

555 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

557 
	#RCC_PLL_MUL2
 
RCC_CFGR_PLLMULL2


	)

558 
	#RCC_PLL_MUL3
 
RCC_CFGR_PLLMULL3


	)

560 
	#RCC_PLL_MUL4
 
RCC_CFGR_PLLMULL4


	)

561 
	#RCC_PLL_MUL5
 
RCC_CFGR_PLLMULL5


	)

562 
	#RCC_PLL_MUL6
 
RCC_CFGR_PLLMULL6


	)

563 
	#RCC_PLL_MUL7
 
RCC_CFGR_PLLMULL7


	)

564 
	#RCC_PLL_MUL8
 
RCC_CFGR_PLLMULL8


	)

565 
	#RCC_PLL_MUL9
 
RCC_CFGR_PLLMULL9


	)

566 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

567 
	#RCC_PLL_MUL6_5
 
RCC_CFGR_PLLMULL6_5


	)

569 
	#RCC_PLL_MUL10
 
RCC_CFGR_PLLMULL10


	)

570 
	#RCC_PLL_MUL11
 
RCC_CFGR_PLLMULL11


	)

571 
	#RCC_PLL_MUL12
 
RCC_CFGR_PLLMULL12


	)

572 
	#RCC_PLL_MUL13
 
RCC_CFGR_PLLMULL13


	)

573 
	#RCC_PLL_MUL14
 
RCC_CFGR_PLLMULL14


	)

574 
	#RCC_PLL_MUL15
 
RCC_CFGR_PLLMULL15


	)

575 
	#RCC_PLL_MUL16
 
RCC_CFGR_PLLMULL16


	)

585 
	#RCC_MCO1SOURCE_NOCLOCK
 ((
ušt32_t
)
RCC_CFGR_MCO_NOCLOCK
)

	)

586 
	#RCC_MCO1SOURCE_SYSCLK
 ((
ušt32_t
)
RCC_CFGR_MCO_SYSCLK
)

	)

587 
	#RCC_MCO1SOURCE_HSI
 ((
ušt32_t
)
RCC_CFGR_MCO_HSI
)

	)

588 
	#RCC_MCO1SOURCE_HSE
 ((
ušt32_t
)
RCC_CFGR_MCO_HSE
)

	)

589 
	#RCC_MCO1SOURCE_PLLCLK
 ((
ušt32_t
)
RCC_CFGR_MCO_PLLCLK_DIV2
)

	)

590 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

591 
	#RCC_MCO1SOURCE_PLL2CLK
 ((
ušt32_t
)
RCC_CFGR_MCO_PLL2CLK
)

	)

592 
	#RCC_MCO1SOURCE_PLL3CLK_DIV2
 ((
ušt32_t
)
RCC_CFGR_MCO_PLL3CLK_DIV2
)

	)

593 
	#RCC_MCO1SOURCE_EXT_HSE
 ((
ušt32_t
)
RCC_CFGR_MCO_EXT_HSE
)

	)

594 
	#RCC_MCO1SOURCE_PLL3CLK
 ((
ušt32_t
)
RCC_CFGR_MCO_PLL3CLK
)

	)

600 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

604 
	#RCC_IT_PLL2RDY
 ((
ušt8_t
)
RCC_CIR_PLL2RDYF
)

	)

605 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)
RCC_CIR_PLL3RDYF
)

	)

618 
	#RCC_FLAG_PLL2RDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_PLL2RDY_Pos
))

	)

619 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_PLL3RDY_Pos
))

	)

642 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

643 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed (
STM32F107xC
)\

644 || 
defšed
 (
STM32F100xE
)

645 
	#__HAL_RCC_DMA2_CLK_ENABLE
() do { \

646 
__IO
 
ušt32_t
 
tm´eg
; \

647 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA2EN
);\

649 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA2EN
);\

650 
	`UNUSED
(
tm´eg
); \

651 } 0U)

	)

653 
	#__HAL_RCC_DMA2_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_DMA2EN
))

	)

656 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

657 || 
defšed
(
STM32F103xG
è|| defšed (
STM32F100xE
)

658 
	#__HAL_RCC_FSMC_CLK_ENABLE
() do { \

659 
__IO
 
ušt32_t
 
tm´eg
; \

660 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FSMCEN
);\

662 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FSMCEN
);\

663 
	`UNUSED
(
tm´eg
); \

664 } 0U)

	)

666 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_FSMCEN
))

	)

669 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

670 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

671 
__IO
 
ušt32_t
 
tm´eg
; \

672 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SDIOEN
);\

674 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SDIOEN
);\

675 
	`UNUSED
(
tm´eg
); \

676 } 0U)

	)

679 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_SDIOEN
))

	)

682 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

683 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
() do { \

684 
__IO
 
ušt32_t
 
tm´eg
; \

685 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_OTGFSEN
);\

687 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_OTGFSEN
);\

688 
	`UNUSED
(
tm´eg
); \

689 } 0U)

	)

692 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_OTGFSEN
))

	)

695 #ià
defšed
(
STM32F107xC
)

696 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
() do { \

697 
__IO
 
ušt32_t
 
tm´eg
; \

698 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACEN
);\

700 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACEN
);\

701 
	`UNUSED
(
tm´eg
); \

702 } 0U)

	)

704 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
() do { \

705 
__IO
 
ušt32_t
 
tm´eg
; \

706 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACTXEN
);\

708 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACTXEN
);\

709 
	`UNUSED
(
tm´eg
); \

710 } 0U)

	)

712 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
() do { \

713 
__IO
 
ušt32_t
 
tm´eg
; \

714 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACRXEN
);\

716 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACRXEN
);\

717 
	`UNUSED
(
tm´eg
); \

718 } 0U)

	)

720 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_ETHMACEN
))

	)

721 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_ETHMACTXEN
))

	)

722 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_ETHMACRXEN
))

	)

727 
	#__HAL_RCC_ETH_CLK_ENABLE
() do { \

728 
	`__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

729 
	`__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

730 
	`__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

731 } 0U)

	)

735 
	#__HAL_RCC_ETH_CLK_DISABLE
() do { \

736 
	`__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

737 
	`__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

738 
	`__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

739 } 0U)

	)

755 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

756 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed (
STM32F107xC
)\

757 || 
defšed
 (
STM32F100xE
)

758 
	#__HAL_RCC_DMA2_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA2EN
)è!ð
RESET
)

	)

759 
	#__HAL_RCC_DMA2_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA2EN
)è=ð
RESET
)

	)

761 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

762 || 
defšed
(
STM32F103xG
è|| defšed (
STM32F100xE
)

763 
	#__HAL_RCC_FSMC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FSMCEN
)è!ð
RESET
)

	)

764 
	#__HAL_RCC_FSMC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FSMCEN
)è=ð
RESET
)

	)

766 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

767 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SDIOEN
)è!ð
RESET
)

	)

768 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SDIOEN
)è=ð
RESET
)

	)

770 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

771 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_OTGFSEN
)è!ð
RESET
)

	)

772 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_OTGFSEN
)è=ð
RESET
)

	)

774 #ià
defšed
(
STM32F107xC
)

775 
	#__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACEN
)è!ð
RESET
)

	)

776 
	#__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACEN
)è=ð
RESET
)

	)

777 
	#__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACTXEN
)è!ð
RESET
)

	)

778 
	#__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACTXEN
)è=ð
RESET
)

	)

779 
	#__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACRXEN
)è!ð
RESET
)

	)

780 
	#__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACRXEN
)è=ð
RESET
)

	)

795 #ià
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
è|| defšed(
STM32F103xE
)\

796 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è||defšed(
STM32F107xC
)

797 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

798 
__IO
 
ušt32_t
 
tm´eg
; \

799 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

801 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

802 
	`UNUSED
(
tm´eg
); \

803 } 0U)

	)

805 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

808 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
è|| defšed(
STM32F101xB
)\

809 || 
defšed
(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F102xB
)\

810 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

811 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

812 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

813 
__IO
 
ušt32_t
 
tm´eg
; \

814 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

816 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

817 
	`UNUSED
(
tm´eg
); \

818 } 0U)

	)

820 
	#__HAL_RCC_SPI2_CLK_ENABLE
() do { \

821 
__IO
 
ušt32_t
 
tm´eg
; \

822 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

824 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

825 
	`UNUSED
(
tm´eg
); \

826 } 0U)

	)

828 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

829 
__IO
 
ušt32_t
 
tm´eg
; \

830 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

832 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

833 
	`UNUSED
(
tm´eg
); \

834 } 0U)

	)

836 
	#__HAL_RCC_I2C2_CLK_ENABLE
() do { \

837 
__IO
 
ušt32_t
 
tm´eg
; \

838 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

840 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

841 
	`UNUSED
(
tm´eg
); \

842 } 0U)

	)

844 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

845 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI2EN
))

	)

846 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

847 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C2EN
))

	)

850 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

851 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

852 
	#__HAL_RCC_USB_CLK_ENABLE
() do { \

853 
__IO
 
ušt32_t
 
tm´eg
; \

854 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USBEN
);\

856 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USBEN
);\

857 
	`UNUSED
(
tm´eg
); \

858 } 0U)

	)

860 
	#__HAL_RCC_USB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USBEN
))

	)

863 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

864 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

865 
	#__HAL_RCC_TIM5_CLK_ENABLE
() do { \

866 
__IO
 
ušt32_t
 
tm´eg
; \

867 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

869 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

870 
	`UNUSED
(
tm´eg
); \

871 } 0U)

	)

873 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

874 
__IO
 
ušt32_t
 
tm´eg
; \

875 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

877 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

878 
	`UNUSED
(
tm´eg
); \

879 } 0U)

	)

881 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

882 
__IO
 
ušt32_t
 
tm´eg
; \

883 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

885 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

886 
	`UNUSED
(
tm´eg
); \

887 } 0U)

	)

889 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

890 
__IO
 
ušt32_t
 
tm´eg
; \

891 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

893 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

894 
	`UNUSED
(
tm´eg
); \

895 } 0U)

	)

897 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

898 
__IO
 
ušt32_t
 
tm´eg
; \

899 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

901 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

902 
	`UNUSED
(
tm´eg
); \

903 } 0U)

	)

905 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

906 
__IO
 
ušt32_t
 
tm´eg
; \

907 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

909 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

910 
	`UNUSED
(
tm´eg
); \

911 } 0U)

	)

913 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

914 
__IO
 
ušt32_t
 
tm´eg
; \

915 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

917 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

918 
	`UNUSED
(
tm´eg
); \

919 } 0U)

	)

921 
	#__HAL_RCC_TIM5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM5EN
))

	)

922 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

923 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

924 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

925 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

926 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

927 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

930 #ià
defšed
(
STM32F100xB
è|| defšed (
STM32F100xE
)

931 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

932 
__IO
 
ušt32_t
 
tm´eg
; \

933 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

935 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

936 
	`UNUSED
(
tm´eg
); \

937 } 0U)

	)

939 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

940 
__IO
 
ušt32_t
 
tm´eg
; \

941 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

943 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

944 
	`UNUSED
(
tm´eg
); \

945 } 0U)

	)

947 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

948 
__IO
 
ušt32_t
 
tm´eg
; \

949 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

951 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

952 
	`UNUSED
(
tm´eg
); \

953 } 0U)

	)

955 
	#__HAL_RCC_CEC_CLK_ENABLE
() do { \

956 
__IO
 
ušt32_t
 
tm´eg
; \

957 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

959 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

960 
	`UNUSED
(
tm´eg
); \

961 } 0U)

	)

963 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

964 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

965 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

966 
	#__HAL_RCC_CEC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CECEN
))

	)

969 #ifdeà
STM32F100xE


970 
	#__HAL_RCC_TIM5_CLK_ENABLE
() do { \

971 
__IO
 
ušt32_t
 
tm´eg
; \

972 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

974 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

975 
	`UNUSED
(
tm´eg
); \

976 } 0U)

	)

978 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

979 
__IO
 
ušt32_t
 
tm´eg
; \

980 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

982 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

983 
	`UNUSED
(
tm´eg
); \

984 } 0U)

	)

986 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

987 
__IO
 
ušt32_t
 
tm´eg
; \

988 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

990 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

991 
	`UNUSED
(
tm´eg
); \

992 } 0U)

	)

994 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

995 
__IO
 
ušt32_t
 
tm´eg
; \

996 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

998 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

999 
	`UNUSED
(
tm´eg
); \

1000 } 0U)

	)

1002 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

1003 
__IO
 
ušt32_t
 
tm´eg
; \

1004 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1006 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1007 
	`UNUSED
(
tm´eg
); \

1008 } 0U)

	)

1010 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

1011 
__IO
 
ušt32_t
 
tm´eg
; \

1012 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1014 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1015 
	`UNUSED
(
tm´eg
); \

1016 } 0U)

	)

1018 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

1019 
__IO
 
ušt32_t
 
tm´eg
; \

1020 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1022 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1023 
	`UNUSED
(
tm´eg
); \

1024 } 0U)

	)

1026 
	#__HAL_RCC_TIM5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM5EN
))

	)

1027 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1028 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1029 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1030 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

1031 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

1032 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

1035 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1036 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

1037 
__IO
 
ušt32_t
 
tm´eg
; \

1038 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1040 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1041 
	`UNUSED
(
tm´eg
); \

1042 } 0U)

	)

1044 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

1047 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1048 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

1049 
__IO
 
ušt32_t
 
tm´eg
; \

1050 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1052 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1053 
	`UNUSED
(
tm´eg
); \

1054 } 0U)

	)

1056 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

1057 
__IO
 
ušt32_t
 
tm´eg
; \

1058 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1060 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1061 
	`UNUSED
(
tm´eg
); \

1062 } 0U)

	)

1064 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

1065 
__IO
 
ušt32_t
 
tm´eg
; \

1066 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1068 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1069 
	`UNUSED
(
tm´eg
); \

1070 } 0U)

	)

1072 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1073 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1074 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1089 #ià
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
è|| defšed(
STM32F103xE
)\

1090 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è||defšed(
STM32F107xC
)

1091 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

1092 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

1094 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
è|| defšed(
STM32F101xB
)\

1095 || 
defšed
(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F102xB
)\

1096 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

1097 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1098 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

1099 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

1100 
	#__HAL_RCC_SPI2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è!ð
RESET
)

	)

1101 
	#__HAL_RCC_SPI2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è=ð
RESET
)

	)

1102 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

1103 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

1104 
	#__HAL_RCC_I2C2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è!ð
RESET
)

	)

1105 
	#__HAL_RCC_I2C2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è=ð
RESET
)

	)

1107 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

1108 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

1109 
	#__HAL_RCC_USB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USBEN
)è!ð
RESET
)

	)

1110 
	#__HAL_RCC_USB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USBEN
)è=ð
RESET
)

	)

1112 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1113 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

1114 
	#__HAL_RCC_TIM5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è!ð
RESET
)

	)

1115 
	#__HAL_RCC_TIM5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è=ð
RESET
)

	)

1116 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

1117 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

1118 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

1119 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

1120 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

1121 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

1122 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

1123 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

1124 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

1125 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

1126 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

1127 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

1129 #ià
defšed
(
STM32F100xB
è|| defšed (
STM32F100xE
)

1130 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

1131 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

1132 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

1133 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

1134 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

1135 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

1136 
	#__HAL_RCC_CEC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è!ð
RESET
)

	)

1137 
	#__HAL_RCC_CEC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è=ð
RESET
)

	)

1139 #ifdeà
STM32F100xE


1140 
	#__HAL_RCC_TIM5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è!ð
RESET
)

	)

1141 
	#__HAL_RCC_TIM5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è=ð
RESET
)

	)

1142 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

1143 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

1144 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

1145 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

1146 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

1147 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

1148 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

1149 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

1150 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

1151 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

1152 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

1153 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

1154 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

1155 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

1157 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1158 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

1159 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

1161 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1162 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

1163 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

1164 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

1165 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

1180 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103x6
è|| defšed(
STM32F103xB
)\

1181 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F103xE
)\

1182 || 
defšed
(
STM32F103xG
)

1183 
	#__HAL_RCC_ADC2_CLK_ENABLE
() do { \

1184 
__IO
 
ušt32_t
 
tm´eg
; \

1185 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1187 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1188 
	`UNUSED
(
tm´eg
); \

1189 } 0U)

	)

1191 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

1194 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

1195 
	#__HAL_RCC_TIM15_CLK_ENABLE
() do { \

1196 
__IO
 
ušt32_t
 
tm´eg
; \

1197 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM15EN
);\

1199 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM15EN
);\

1200 
	`UNUSED
(
tm´eg
); \

1201 } 0U)

	)

1203 
	#__HAL_RCC_TIM16_CLK_ENABLE
() do { \

1204 
__IO
 
ušt32_t
 
tm´eg
; \

1205 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM16EN
);\

1207 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM16EN
);\

1208 
	`UNUSED
(
tm´eg
); \

1209 } 0U)

	)

1211 
	#__HAL_RCC_TIM17_CLK_ENABLE
() do { \

1212 
__IO
 
ušt32_t
 
tm´eg
; \

1213 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM17EN
);\

1215 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM17EN
);\

1216 
	`UNUSED
(
tm´eg
); \

1217 } 0U)

	)

1219 
	#__HAL_RCC_TIM15_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM15EN
))

	)

1220 
	#__HAL_RCC_TIM16_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM16EN
))

	)

1221 
	#__HAL_RCC_TIM17_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM17EN
))

	)

1224 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xB
è|| defšed(
STM32F101xE
)\

1225 || 
defšed
(
STM32F101xG
è|| defšed(
STM32F100xB
è|| defšed(
STM32F103xB
)\

1226 || 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

1227 || 
defšed
(
STM32F107xC
)

1228 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

1229 
__IO
 
ušt32_t
 
tm´eg
; \

1230 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPEEN
);\

1232 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPEEN
);\

1233 
	`UNUSED
(
tm´eg
); \

1234 } 0U)

	)

1236 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPEEN
))

	)

1239 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1240 || 
defšed
(
STM32F103xG
)

1241 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

1242 
__IO
 
ušt32_t
 
tm´eg
; \

1243 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPFEN
);\

1245 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPFEN
);\

1246 
	`UNUSED
(
tm´eg
); \

1247 } 0U)

	)

1249 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

1250 
__IO
 
ušt32_t
 
tm´eg
; \

1251 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPGEN
);\

1253 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPGEN
);\

1254 
	`UNUSED
(
tm´eg
); \

1255 } 0U)

	)

1257 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPFEN
))

	)

1258 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPGEN
))

	)

1261 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

1262 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

1263 
__IO
 
ušt32_t
 
tm´eg
; \

1264 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1266 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1267 
	`UNUSED
(
tm´eg
); \

1268 } 0U)

	)

1270 
	#__HAL_RCC_ADC3_CLK_ENABLE
() do { \

1271 
__IO
 
ušt32_t
 
tm´eg
; \

1272 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1274 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1275 
	`UNUSED
(
tm´eg
); \

1276 } 0U)

	)

1278 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

1279 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

1282 #ià
defšed
(
STM32F100xE
)

1283 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

1284 
__IO
 
ušt32_t
 
tm´eg
; \

1285 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPFEN
);\

1287 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPFEN
);\

1288 
	`UNUSED
(
tm´eg
); \

1289 } 0U)

	)

1291 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

1292 
__IO
 
ušt32_t
 
tm´eg
; \

1293 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPGEN
);\

1295 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPGEN
);\

1296 
	`UNUSED
(
tm´eg
); \

1297 } 0U)

	)

1299 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPFEN
))

	)

1300 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPGEN
))

	)

1303 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1304 
	#__HAL_RCC_TIM9_CLK_ENABLE
() do { \

1305 
__IO
 
ušt32_t
 
tm´eg
; \

1306 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

1308 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

1309 
	`UNUSED
(
tm´eg
); \

1310 } 0U)

	)

1312 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

1313 
__IO
 
ušt32_t
 
tm´eg
; \

1314 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1316 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1317 
	`UNUSED
(
tm´eg
); \

1318 } 0U)

	)

1320 
	#__HAL_RCC_TIM11_CLK_ENABLE
() do { \

1321 
__IO
 
ušt32_t
 
tm´eg
; \

1322 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

1324 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

1325 
	`UNUSED
(
tm´eg
); \

1326 } 0U)

	)

1328 
	#__HAL_RCC_TIM9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM9EN
))

	)

1329 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

1330 
	#__HAL_RCC_TIM11_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM11EN
))

	)

1345 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103x6
è|| defšed(
STM32F103xB
)\

1346 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F103xE
)\

1347 || 
defšed
(
STM32F103xG
)

1348 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

1349 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

1351 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

1352 
	#__HAL_RCC_TIM15_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM15EN
)è!ð
RESET
)

	)

1353 
	#__HAL_RCC_TIM15_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM15EN
)è=ð
RESET
)

	)

1354 
	#__HAL_RCC_TIM16_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM16EN
)è!ð
RESET
)

	)

1355 
	#__HAL_RCC_TIM16_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM16EN
)è=ð
RESET
)

	)

1356 
	#__HAL_RCC_TIM17_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM17EN
)è!ð
RESET
)

	)

1357 
	#__HAL_RCC_TIM17_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM17EN
)è=ð
RESET
)

	)

1359 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xB
è|| defšed(
STM32F101xE
)\

1360 || 
defšed
(
STM32F101xG
è|| defšed(
STM32F100xB
è|| defšed(
STM32F103xB
)\

1361 || 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

1362 || 
defšed
(
STM32F107xC
)

1363 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPEEN
)è!ð
RESET
)

	)

1364 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPEEN
)è=ð
RESET
)

	)

1366 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1367 || 
defšed
(
STM32F103xG
)

1368 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPFEN
)è!ð
RESET
)

	)

1369 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPFEN
)è=ð
RESET
)

	)

1370 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPGEN
)è!ð
RESET
)

	)

1371 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPGEN
)è=ð
RESET
)

	)

1373 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

1374 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

1375 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

1376 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

1377 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

1379 #ià
defšed
(
STM32F100xE
)

1380 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPFEN
)è!ð
RESET
)

	)

1381 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPFEN
)è=ð
RESET
)

	)

1382 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPGEN
)è!ð
RESET
)

	)

1383 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPGEN
)è=ð
RESET
)

	)

1385 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1386 
	#__HAL_RCC_TIM9_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è!ð
RESET
)

	)

1387 
	#__HAL_RCC_TIM9_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è=ð
RESET
)

	)

1388 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

1389 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

1390 
	#__HAL_RCC_TIM11_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è!ð
RESET
)

	)

1391 
	#__HAL_RCC_TIM11_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è=ð
RESET
)

	)

1398 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1403 
	#__HAL_RCC_AHB_FORCE_RESET
(è(
RCC
->
AHBRSTR
 = 0xFFFFFFFFU)

	)

1404 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_OTGFSRST
))

	)

1405 #ià
defšed
(
STM32F107xC
)

1406 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_ETHMACRST
))

	)

1409 
	#__HAL_RCC_AHB_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 = 0x00)

	)

1410 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_OTGFSRST
))

	)

1411 #ià
defšed
(
STM32F107xC
)

1412 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_ETHMACRST
))

	)

1425 #ià
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
è|| defšed(
STM32F103xE
)\

1426 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è||defšed(
STM32F107xC
)

1427 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

1429 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

1432 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
è|| defšed(
STM32F101xB
)\

1433 || 
defšed
(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F102xB
)\

1434 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

1435 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1436 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

1437 
	#__HAL_RCC_SPI2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI2RST
))

	)

1438 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

1439 
	#__HAL_RCC_I2C2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C2RST
))

	)

1441 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

1442 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI2RST
))

	)

1443 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

1444 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C2RST
))

	)

1447 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

1448 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

1449 
	#__HAL_RCC_USB_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USBRST
))

	)

1450 
	#__HAL_RCC_USB_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USBRST
))

	)

1453 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1454 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

1455 
	#__HAL_RCC_TIM5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM5RST
))

	)

1456 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1457 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1458 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

1459 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

1460 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

1461 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1463 
	#__HAL_RCC_TIM5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM5RST
))

	)

1464 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1465 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1466 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

1467 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

1468 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

1469 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1472 #ià
defšed
(
STM32F100xB
è|| defšed (
STM32F100xE
)

1473 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1474 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1475 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1476 
	#__HAL_RCC_CEC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CECRST
))

	)

1478 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1479 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1480 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1481 
	#__HAL_RCC_CEC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CECRST
))

	)

1484 #ià
defšed
 (
STM32F100xE
)

1485 
	#__HAL_RCC_TIM5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM5RST
))

	)

1486 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

1487 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

1488 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

1489 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

1490 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

1491 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

1493 
	#__HAL_RCC_TIM5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM5RST
))

	)

1494 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

1495 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

1496 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

1497 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

1498 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

1499 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

1502 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1503 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

1505 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

1508 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1509 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

1510 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

1511 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

1513 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

1514 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

1515 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

1527 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103x6
è|| defšed(
STM32F103xB
)\

1528 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F103xE
)\

1529 || 
defšed
(
STM32F103xG
)

1530 
	#__HAL_RCC_ADC2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADC2RST
))

	)

1532 
	#__HAL_RCC_ADC2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADC2RST
))

	)

1535 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

1536 
	#__HAL_RCC_TIM15_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM15RST
))

	)

1537 
	#__HAL_RCC_TIM16_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM16RST
))

	)

1538 
	#__HAL_RCC_TIM17_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM17RST
))

	)

1540 
	#__HAL_RCC_TIM15_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM15RST
))

	)

1541 
	#__HAL_RCC_TIM16_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM16RST
))

	)

1542 
	#__HAL_RCC_TIM17_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM17RST
))

	)

1545 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xB
è|| defšed(
STM32F101xE
)\

1546 || 
defšed
(
STM32F101xG
è|| defšed(
STM32F100xB
è|| defšed(
STM32F103xB
)\

1547 || 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

1548 || 
defšed
(
STM32F107xC
)

1549 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPERST
))

	)

1551 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPERST
))

	)

1554 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1555 || 
defšed
(
STM32F103xG
)

1556 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPFRST
))

	)

1557 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPGRST
))

	)

1559 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPFRST
))

	)

1560 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPGRST
))

	)

1563 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

1564 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

1565 
	#__HAL_RCC_ADC3_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADC3RST
))

	)

1567 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

1568 
	#__HAL_RCC_ADC3_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADC3RST
))

	)

1571 #ià
defšed
(
STM32F100xE
)

1572 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPFRST
))

	)

1573 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPGRST
))

	)

1575 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPFRST
))

	)

1576 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPGRST
))

	)

1579 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1580 
	#__HAL_RCC_TIM9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM9RST
))

	)

1581 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

1582 
	#__HAL_RCC_TIM11_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM11RST
))

	)

1584 
	#__HAL_RCC_TIM9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM9RST
))

	)

1585 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

1586 
	#__HAL_RCC_TIM11_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM11RST
))

	)

1597 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

1598 || 
defšed
(
STM32F100xE
)

1607 
	#__HAL_RCC_HSE_PREDIV_CONFIG
(
__HSE_PREDIV_VALUE__
è
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1
, (
ušt32_t
)(__HSE_PREDIV_VALUE__))

	)

1617 
	#__HAL_RCC_HSE_PREDIV_CONFIG
(
__HSE_PREDIV_VALUE__
) \

1618 
	`MODIFY_REG
(
RCC
->
CFGR
,
RCC_CFGR_PLLXTPRE
, (
ušt32_t
)(
__HSE_PREDIV_VALUE__
))

	)

1622 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

1623 || 
defšed
(
STM32F100xE
)

1627 
	#__HAL_RCC_HSE_GET_PREDIV
(è
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1
)

	)

1633 
	#__HAL_RCC_HSE_GET_PREDIV
(è
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_PLLXTPRE
)

	)

1641 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1652 
	#__HAL_RCC_PLLI2S_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
ENABLE
)

	)

1657 
	#__HAL_RCC_PLLI2S_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
DISABLE
)

	)

1675 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SMUL__
)\

1676 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PLL3MUL
,(
__PLLI2SMUL__
))

	)

1689 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

1690 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

1697 
	#__HAL_RCC_USB_CONFIG
(
__USBCLKSOURCE__
) \

1698 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_USBPRE
, (
ušt32_t
)(
__USBCLKSOURCE__
))

	)

1705 
	#__HAL_RCC_GET_USB_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_USBPRE
)))

	)

1709 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1717 
	#__HAL_RCC_USB_CONFIG
(
__USBCLKSOURCE__
) \

1718 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_OTGFSPRE
, (
ušt32_t
)(
__USBCLKSOURCE__
))

	)

1725 
	#__HAL_RCC_GET_USB_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_OTGFSPRE
)))

	)

1737 
	#__HAL_RCC_ADC_CONFIG
(
__ADCCLKSOURCE__
) \

1738 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_ADCPRE
, (
ušt32_t
)(
__ADCCLKSOURCE__
))

	)

1747 
	#__HAL_RCC_GET_ADC_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_ADCPRE
)))

	)

1753 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1767 
	#__HAL_RCC_HSE_PREDIV2_CONFIG
(
__HSE_PREDIV2_VALUE__
) \

1768 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV2
, (
ušt32_t
)(
__HSE_PREDIV2_VALUE__
))

	)

1773 
	#__HAL_RCC_HSE_GET_PREDIV2
(è
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV2
)

	)

1789 
	#__HAL_RCC_PLL2_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLL2ON_BB
 = 
ENABLE
)

	)

1795 
	#__HAL_RCC_PLL2_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLL2ON_BB
 = 
DISABLE
)

	)

1813 
	#__HAL_RCC_PLL2_CONFIG
(
__PLL2MUL__
)\

1814 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PLL2MUL
,(
__PLL2MUL__
))

	)

1831 
	#__HAL_RCC_I2S2_CONFIG
(
__I2S2CLKSOURCE__
) \

1832 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
, (
ušt32_t
)(
__I2S2CLKSOURCE__
))

	)

1839 
	#__HAL_RCC_GET_I2S2_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
)))

	)

1847 
	#__HAL_RCC_I2S3_CONFIG
(
__I2S2CLKSOURCE__
) \

1848 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S3SRC
, (
ušt32_t
)(
__I2S2CLKSOURCE__
))

	)

1855 
	#__HAL_RCC_GET_I2S3_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S3SRC
)))

	)

1875 
HAL_StusTy³Def
 
HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

1876 
HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

1877 
ušt32_t
 
HAL_RCCEx_G‘P”hCLKF»q
(ušt32_ˆ
P”hClk
);

1883 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1887 
HAL_StusTy³Def
 
HAL_RCCEx_EÇbËPLLI2S
(
RCC_PLLI2SIn™Ty³Def
 *
PLLI2SIn™
);

1888 
HAL_StusTy³Def
 
HAL_RCCEx_Di§bËPLLI2S
();

1897 
HAL_StusTy³Def
 
HAL_RCCEx_EÇbËPLL2
(
RCC_PLL2In™Ty³Def
 *
PLL2In™
);

1898 
HAL_StusTy³Def
 
HAL_RCCEx_Di§bËPLL2
();

1917 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h

37 #iâdeà
__STM32F1xx_HAL_RTC_H


38 
	#__STM32F1xx_HAL_RTC_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

59 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
è(((PREDIVè<ð0xFFFFFUè|| ((PREDIVè=ð
RTC_AUTO_1_SECOND
))

	)

60 
	#IS_RTC_HOUR24
(
HOUR
è((HOURè<ð23U)

	)

61 
	#IS_RTC_MINUTES
(
MINUTES
è((MINUTESè<ð59U)

	)

62 
	#IS_RTC_SECONDS
(
SECONDS
è((SECONDSè<ð59U)

	)

63 
	#IS_RTC_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_FORMAT_BIN
è|| ((FORMATè=ð
RTC_FORMAT_BCD
))

	)

64 
	#IS_RTC_YEAR
(
YEAR
è((YEARè<ð99U)

	)

65 
	#IS_RTC_MONTH
(
MONTH
è(((MONTHè>ð1Uè&& ((MONTHè<ð12U))

	)

66 
	#IS_RTC_DATE
(
DATE
è(((DATEè>ð1Uè&& ((DATEè<ð31U))

	)

67 
	#IS_RTC_ALARM
(
ALARM
è((ALARMè=ð
RTC_ALARM_A
)

	)

68 
	#IS_RTC_CALIB_OUTPUT
(
__OUTPUT__
è(((__OUTPUT__è=ð
RTC_OUTPUTSOURCE_NONE
) || \

69 ((
__OUTPUT__
è=ð
RTC_OUTPUTSOURCE_CALIBCLOCK
) || \

70 ((
__OUTPUT__
è=ð
RTC_OUTPUTSOURCE_ALARM
) || \

71 ((
__OUTPUT__
è=ð
RTC_OUTPUTSOURCE_SECOND
))

	)

84 
	#RTC_TIMEOUT_VALUE
 1000U

	)

92 
	#RTC_EXTI_LINE_ALARM_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR17
è

	)

111 
ušt8_t
 
Hours
;

114 
ušt8_t
 
Mšu‹s
;

117 
ušt8_t
 
SecÚds
;

120 }
	tRTC_TimeTy³Def
;

127 
RTC_TimeTy³Def
 
AÏrmTime
;

129 
ušt32_t
 
AÏrm
;

131 }
	tRTC_AÏrmTy³Def
;

138 
HAL_RTC_STATE_RESET
 = 0x00U,

139 
HAL_RTC_STATE_READY
 = 0x01U,

140 
HAL_RTC_STATE_BUSY
 = 0x02U,

141 
HAL_RTC_STATE_TIMEOUT
 = 0x03U,

142 
HAL_RTC_STATE_ERROR
 = 0x04U

144 }
	tHAL_RTCS‹Ty³Def
;

151 
ušt32_t
 
AsynchP»div
;

155 
ušt32_t
 
OutPut
;

158 }
	tRTC_In™Ty³Def
;

165 
ušt8_t
 
W“kDay
;

168 
ušt8_t
 
MÚth
;

171 
ušt8_t
 
D©e
;

174 
ušt8_t
 
Y—r
;

177 }
	tRTC_D©eTy³Def
;

184 
RTC_Ty³Def
 *
In¡ªû
;

186 
RTC_In™Ty³Def
 
In™
;

188 
RTC_D©eTy³Def
 
D©eToUpd©e
;

190 
HAL_LockTy³Def
 
Lock
;

192 
__IO
 
HAL_RTCS‹Ty³Def
 
S‹
;

194 }
	tRTC_HªdËTy³Def
;

208 
	#RTC_AUTO_1_SECOND
 0xFFFFFFFFU

	)

217 
	#RTC_FORMAT_BIN
 0x000000000U

	)

218 
	#RTC_FORMAT_BCD
 0x000000001U

	)

229 
	#RTC_MONTH_JANUARY
 ((
ušt8_t
)0x01)

	)

230 
	#RTC_MONTH_FEBRUARY
 ((
ušt8_t
)0x02)

	)

231 
	#RTC_MONTH_MARCH
 ((
ušt8_t
)0x03)

	)

232 
	#RTC_MONTH_APRIL
 ((
ušt8_t
)0x04)

	)

233 
	#RTC_MONTH_MAY
 ((
ušt8_t
)0x05)

	)

234 
	#RTC_MONTH_JUNE
 ((
ušt8_t
)0x06)

	)

235 
	#RTC_MONTH_JULY
 ((
ušt8_t
)0x07)

	)

236 
	#RTC_MONTH_AUGUST
 ((
ušt8_t
)0x08)

	)

237 
	#RTC_MONTH_SEPTEMBER
 ((
ušt8_t
)0x09)

	)

238 
	#RTC_MONTH_OCTOBER
 ((
ušt8_t
)0x10)

	)

239 
	#RTC_MONTH_NOVEMBER
 ((
ušt8_t
)0x11)

	)

240 
	#RTC_MONTH_DECEMBER
 ((
ušt8_t
)0x12)

	)

249 
	#RTC_WEEKDAY_MONDAY
 ((
ušt8_t
)0x01)

	)

250 
	#RTC_WEEKDAY_TUESDAY
 ((
ušt8_t
)0x02)

	)

251 
	#RTC_WEEKDAY_WEDNESDAY
 ((
ušt8_t
)0x03)

	)

252 
	#RTC_WEEKDAY_THURSDAY
 ((
ušt8_t
)0x04)

	)

253 
	#RTC_WEEKDAY_FRIDAY
 ((
ušt8_t
)0x05)

	)

254 
	#RTC_WEEKDAY_SATURDAY
 ((
ušt8_t
)0x06)

	)

255 
	#RTC_WEEKDAY_SUNDAY
 ((
ušt8_t
)0x00)

	)

264 
	#RTC_ALARM_A
 0U

	)

275 
	#RTC_OUTPUTSOURCE_NONE
 0x00000000U

	)

276 
	#RTC_OUTPUTSOURCE_CALIBCLOCK
 
BKP_RTCCR_CCO


	)

277 
	#RTC_OUTPUTSOURCE_ALARM
 
BKP_RTCCR_ASOE


	)

278 
	#RTC_OUTPUTSOURCE_SECOND
 (
BKP_RTCCR_ASOS
 | 
BKP_RTCCR_ASOE
è

	)

287 
	#RTC_IT_OW
 
RTC_CRH_OWIE


	)

288 
	#RTC_IT_ALRA
 
RTC_CRH_ALRIE


	)

289 
	#RTC_IT_SEC
 
RTC_CRH_SECIE


	)

290 
	#RTC_IT_TAMP1
 
BKP_CSR_TPIE


	)

298 
	#RTC_FLAG_RTOFF
 
RTC_CRL_RTOFF


	)

299 
	#RTC_FLAG_RSF
 
RTC_CRL_RSF


	)

300 
	#RTC_FLAG_OW
 
RTC_CRL_OWF


	)

301 
	#RTC_FLAG_ALRAF
 
RTC_CRL_ALRF


	)

302 
	#RTC_FLAG_SEC
 
RTC_CRL_SECF


	)

303 
	#RTC_FLAG_TAMP1F
 
BKP_CSR_TEF


	)

322 
	#__HAL_RTC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_RTC_STATE_RESET
)

	)

329 
	#__HAL_RTC_WRITEPROTECTION_DISABLE
(
__HANDLE__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CRL
, 
RTC_CRL_CNF
)

	)

336 
	#__HAL_RTC_WRITEPROTECTION_ENABLE
(
__HANDLE__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CRL
, 
RTC_CRL_CNF
)

	)

346 
	#__HAL_RTC_ALARM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CRH
, (__INTERRUPT__))

	)

356 
	#__HAL_RTC_ALARM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CRH
, (__INTERRUPT__))

	)

366 
	#__HAL_RTC_ALARM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((((__HANDLE__)->
In¡ªû
->
CRH
)& ((__INTERRUPT__)))è!ð
RESET
)? 
SET
 : RESET)

	)

376 
	#__HAL_RTC_ALARM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
CRL
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

386 
	#__HAL_RTC_ALARM_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CRL
è& (__INTERRUPT__)è!ð
RESET
)? 
SET
 : RESET)

	)

396 
	#__HAL_RTC_ALARM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
CRL
èð~(__FLAG__)

	)

402 
	#__HAL_RTC_ALARM_EXTI_ENABLE_IT
(è
	`SET_BIT
(
EXTI
->
IMR
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

408 
	#__HAL_RTC_ALARM_EXTI_DISABLE_IT
(è
	`CLEAR_BIT
(
EXTI
->
IMR
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

414 
	#__HAL_RTC_ALARM_EXTI_ENABLE_EVENT
(è
	`SET_BIT
(
EXTI
->
EMR
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

420 
	#__HAL_RTC_ALARM_EXTI_DISABLE_EVENT
(è
	`CLEAR_BIT
(
EXTI
->
EMR
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

427 
	#__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

434 
	#__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

441 
	#__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

448 
	#__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

454 
	#__HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE
() \

456 
	`__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
(); \

457 
	`__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE
(); \

458 } 0U)

	)

465 
	#__HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE
() \

467 
	`__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE
(); \

468 
	`__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE
(); \

469 } 0U)

	)

475 
	#__HAL_RTC_ALARM_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
RTC_EXTI_LINE_ALARM_EVENT
))

	)

481 
	#__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
RTC_EXTI_LINE_ALARM_EVENT
))

	)

487 
	#__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
(è
	`SET_BIT
(
EXTI
->
SWIER
, 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

493 
	~"¡m32f1xx_h®_¹c_ex.h
"

505 
HAL_StusTy³Def
 
HAL_RTC_In™
(
RTC_HªdËTy³Def
 *
h¹c
);

506 
HAL_StusTy³Def
 
HAL_RTC_DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
);

507 
HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
 *
h¹c
);

508 
HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
);

517 
HAL_StusTy³Def
 
HAL_RTC_S‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
);

518 
HAL_StusTy³Def
 
HAL_RTC_G‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
);

519 
HAL_StusTy³Def
 
HAL_RTC_S‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
);

520 
HAL_StusTy³Def
 
HAL_RTC_G‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
);

529 
HAL_StusTy³Def
 
HAL_RTC_S‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
);

530 
HAL_StusTy³Def
 
HAL_RTC_S‘AÏrm_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
);

531 
HAL_StusTy³Def
 
HAL_RTC_D—ùiv©eAÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
AÏrm
);

532 
HAL_StusTy³Def
 
HAL_RTC_G‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
AÏrm
, ušt32_ˆ
FÜm©
);

533 
HAL_RTC_AÏrmIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

534 
HAL_StusTy³Def
 
HAL_RTC_PÞlFÜAÏrmAEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

535 
HAL_RTC_AÏrmAEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

544 
HAL_RTCS‹Ty³Def
 
HAL_RTC_G‘S‹
(
RTC_HªdËTy³Def
 *
h¹c
);

553 
HAL_StusTy³Def
 
HAL_RTC_Wa™FÜSynchro
(
RTC_HªdËTy³Def
* 
h¹c
);

570 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc_ex.h

37 #iâdeà
__STM32F1xx_HAL_RTC_EX_H


38 
	#__STM32F1xx_HAL_RTC_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

62 
	#HAL_RTCEx_Tam³rTimeSmpIRQHªdËr
 
HAL_RTCEx_Tam³rIRQHªdËr


	)

71 
	#IS_RTC_TAMPER
(
__TAMPER__
è((__TAMPER__è=ð
RTC_TAMPER_1
)

	)

73 
	#IS_RTC_TAMPER_TRIGGER
(
__TRIGGER__
è(((__TRIGGER__è=ð
RTC_TAMPERTRIGGER_LOWLEVEL
) || \

74 ((
__TRIGGER__
è=ð
RTC_TAMPERTRIGGER_HIGHLEVEL
))

	)

76 #ià
RTC_BKP_NUMBER
 > 10U

77 
	#IS_RTC_BKP
(
BKP
è(((BKPè<ð(
ušt32_t
)
RTC_BKP_DR10
è|| (((BKPè>ð(ušt32_t)
RTC_BKP_DR11
è&& ((BKPè<ð(ušt32_t)
RTC_BKP_DR42
)))

	)

79 
	#IS_RTC_BKP
(
BKP
è((BKPè<ð(
ušt32_t
)
RTC_BKP_NUMBER
)

	)

81 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
__VALUE__
è((__VALUE__è<ð0x0000007FU)

	)

100 
ušt32_t
 
Tam³r
;

103 
ušt32_t
 
Trigg”
;

106 }
	tRTC_Tam³rTy³Def
;

120 
	#RTC_TAMPER_1
 
BKP_CR_TPE


	)

129 
	#RTC_TAMPERTRIGGER_LOWLEVEL
 
BKP_CR_TPAL


	)

130 
	#RTC_TAMPERTRIGGER_HIGHLEVEL
 0x00000000U

	)

139 #ià
RTC_BKP_NUMBER
 > 0U

140 
	#RTC_BKP_DR1
 0x00000001U

	)

141 
	#RTC_BKP_DR2
 0x00000002U

	)

142 
	#RTC_BKP_DR3
 0x00000003U

	)

143 
	#RTC_BKP_DR4
 0x00000004U

	)

144 
	#RTC_BKP_DR5
 0x00000005U

	)

145 
	#RTC_BKP_DR6
 0x00000006U

	)

146 
	#RTC_BKP_DR7
 0x00000007U

	)

147 
	#RTC_BKP_DR8
 0x00000008U

	)

148 
	#RTC_BKP_DR9
 0x00000009U

	)

149 
	#RTC_BKP_DR10
 0x0000000AU

	)

152 #ià
RTC_BKP_NUMBER
 > 10U

153 
	#RTC_BKP_DR11
 0x00000010U

	)

154 
	#RTC_BKP_DR12
 0x00000011U

	)

155 
	#RTC_BKP_DR13
 0x00000012U

	)

156 
	#RTC_BKP_DR14
 0x00000013U

	)

157 
	#RTC_BKP_DR15
 0x00000014U

	)

158 
	#RTC_BKP_DR16
 0x00000015U

	)

159 
	#RTC_BKP_DR17
 0x00000016U

	)

160 
	#RTC_BKP_DR18
 0x00000017U

	)

161 
	#RTC_BKP_DR19
 0x00000018U

	)

162 
	#RTC_BKP_DR20
 0x00000019U

	)

163 
	#RTC_BKP_DR21
 0x0000001AU

	)

164 
	#RTC_BKP_DR22
 0x0000001BU

	)

165 
	#RTC_BKP_DR23
 0x0000001CU

	)

166 
	#RTC_BKP_DR24
 0x0000001DU

	)

167 
	#RTC_BKP_DR25
 0x0000001EU

	)

168 
	#RTC_BKP_DR26
 0x0000001FU

	)

169 
	#RTC_BKP_DR27
 0x00000020U

	)

170 
	#RTC_BKP_DR28
 0x00000021U

	)

171 
	#RTC_BKP_DR29
 0x00000022U

	)

172 
	#RTC_BKP_DR30
 0x00000023U

	)

173 
	#RTC_BKP_DR31
 0x00000024U

	)

174 
	#RTC_BKP_DR32
 0x00000025U

	)

175 
	#RTC_BKP_DR33
 0x00000026U

	)

176 
	#RTC_BKP_DR34
 0x00000027U

	)

177 
	#RTC_BKP_DR35
 0x00000028U

	)

178 
	#RTC_BKP_DR36
 0x00000029U

	)

179 
	#RTC_BKP_DR37
 0x0000002AU

	)

180 
	#RTC_BKP_DR38
 0x0000002BU

	)

181 
	#RTC_BKP_DR39
 0x0000002CU

	)

182 
	#RTC_BKP_DR40
 0x0000002DU

	)

183 
	#RTC_BKP_DR41
 0x0000002EU

	)

184 
	#RTC_BKP_DR42
 0x0000002FU

	)

208 
	#__HAL_RTC_TAMPER_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
(
BKP
->
CSR
, (__INTERRUPT__))

	)

218 
	#__HAL_RTC_TAMPER_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`CLEAR_BIT
(
BKP
->
CSR
, (__INTERRUPT__))

	)

228 
	#__HAL_RTC_TAMPER_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((
BKP
->
CSR
è& ((__INTERRUPT__))è!ð
RESET
)? 
SET
 : RESET)

	)

238 
	#__HAL_RTC_TAMPER_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((
BKP
->
CSR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

248 
	#__HAL_RTC_TAMPER_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((
BKP
->
CSR
è& (
BKP_CSR_TEF
)è!ð
RESET
)? 
SET
 : RESET)

	)

258 
	#__HAL_RTC_TAMPER_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è
	`SET_BIT
(
BKP
->
CSR
, 
BKP_CSR_CTE
 | 
BKP_CSR_CTI
)

	)

268 
	#__HAL_RTC_SECOND_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CRH
, (__INTERRUPT__))

	)

278 
	#__HAL_RTC_SECOND_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CRH
, (__INTERRUPT__))

	)

288 
	#__HAL_RTC_SECOND_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((((__HANDLE__)->
In¡ªû
->
CRH
)& ((__INTERRUPT__)))è!ð
RESET
)? 
SET
 : RESET)

	)

298 
	#__HAL_RTC_SECOND_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
CRL
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

308 
	#__HAL_RTC_SECOND_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
CRL
èð~(__FLAG__)

	)

318 
	#__HAL_RTC_OVERFLOW_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CRH
, (__INTERRUPT__))

	)

328 
	#__HAL_RTC_OVERFLOW_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CRH
, (__INTERRUPT__))

	)

338 
	#__HAL_RTC_OVERFLOW_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((((__HANDLE__)->
In¡ªû
->
CRH
)& ((__INTERRUPT__))èè!ð
RESET
)? 
SET
 : RESET)

	)

348 
	#__HAL_RTC_OVERFLOW_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
CRL
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

358 
	#__HAL_RTC_OVERFLOW_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
CRL
èð~(__FLAG__)

	)

373 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Tam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
);

374 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Tam³r_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
);

375 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eTam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Tam³r
);

376 
HAL_RTCEx_Tam³rIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

377 
HAL_RTCEx_Tam³r1Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

378 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTam³r1Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

388 
HAL_StusTy³Def
 
HAL_RTCEx_S‘SecÚd_IT
(
RTC_HªdËTy³Def
 *
h¹c
);

389 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eSecÚd
(
RTC_HªdËTy³Def
 *
h¹c
);

390 
HAL_RTCEx_RTCIRQHªdËr
(
RTC_HªdËTy³Def
* 
h¹c
);

391 
HAL_RTCEx_RTCEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

392 
HAL_RTCEx_RTCEv’tE¼ÜC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

402 
HAL_RTCEx_BKUPWr™e
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
, ušt32_ˆ
D©a
);

403 
ušt32_t
 
HAL_RTCEx_BKUPR—d
(
RTC_HªdËTy³Def
 *
h¹c
, ušt32_ˆ
BackupRegi¡”
);

405 
HAL_StusTy³Def
 
HAL_RTCEx_S‘SmoÙhC®ib
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
SmoÙhC®ibP”iod
, ušt32_ˆ
SmoÙhC®ibPlusPul£s
, ušt32_ˆ
SmouthC®ibMšusPul£sV®ue
);

422 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h

37 #iâdeà
__STM32F1xx_HAL_SPI_H


38 
	#__STM32F1xx_HAL_SPI_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

65 
ušt32_t
 
Mode
;

68 
ušt32_t
 
DœeùiÚ
;

71 
ušt32_t
 
D©aSize
;

74 
ušt32_t
 
CLKPÞ¬™y
;

77 
ušt32_t
 
CLKPha£
;

80 
ušt32_t
 
NSS
;

84 
ušt32_t
 
BaudR©eP»sÿËr
;

90 
ušt32_t
 
Fœ¡B™
;

93 
ušt32_t
 
TIMode
;

96 
ušt32_t
 
CRCC®cuÏtiÚ
;

99 
ušt32_t
 
CRCPÞynomŸl
;

101 }
	tSPI_In™Ty³Def
;

108 
HAL_SPI_STATE_RESET
 = 0x00U,

109 
HAL_SPI_STATE_READY
 = 0x01U,

110 
HAL_SPI_STATE_BUSY
 = 0x02U,

111 
HAL_SPI_STATE_BUSY_TX
 = 0x03U,

112 
HAL_SPI_STATE_BUSY_RX
 = 0x04U,

113 
HAL_SPI_STATE_BUSY_TX_RX
 = 0x05U,

114 
HAL_SPI_STATE_ERROR
 = 0x06U

115 }
	tHAL_SPI_S‹Ty³Def
;

120 
	s__SPI_HªdËTy³Def


122 
SPI_Ty³Def
 *
In¡ªû
;

124 
SPI_In™Ty³Def
 
In™
;

126 
ušt8_t
 *
pTxBuffPŒ
;

128 
ušt16_t
 
TxXãrSize
;

130 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

132 
ušt8_t
 *
pRxBuffPŒ
;

134 
ušt16_t
 
RxXãrSize
;

136 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

138 (*
RxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

140 (*
TxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

142 
DMA_HªdËTy³Def
 *
hdm©x
;

144 
DMA_HªdËTy³Def
 *
hdm¬x
;

146 
HAL_LockTy³Def
 
Lock
;

148 
__IO
 
HAL_SPI_S‹Ty³Def
 
S‹
;

150 
__IO
 
ušt32_t
 
E¼ÜCode
;

152 }
	tSPI_HªdËTy³Def
;

166 
	#HAL_SPI_ERROR_NONE
 0x00000000U

	)

167 
	#HAL_SPI_ERROR_MODF
 0x00000001U

	)

168 
	#HAL_SPI_ERROR_CRC
 0x00000002U

	)

169 
	#HAL_SPI_ERROR_OVR
 0x00000004U

	)

170 
	#HAL_SPI_ERROR_FRE
 0x00000008U

	)

171 
	#HAL_SPI_ERROR_DMA
 0x00000010U

	)

172 
	#HAL_SPI_ERROR_FLAG
 0x00000020U

	)

180 
	#SPI_MODE_SLAVE
 0x00000000U

	)

181 
	#SPI_MODE_MASTER
 (
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
)

	)

189 
	#SPI_DIRECTION_2LINES
 0x00000000U

	)

190 
	#SPI_DIRECTION_2LINES_RXONLY
 
SPI_CR1_RXONLY


	)

191 
	#SPI_DIRECTION_1LINE
 
SPI_CR1_BIDIMODE


	)

199 
	#SPI_DATASIZE_8BIT
 0x00000000U

	)

200 
	#SPI_DATASIZE_16BIT
 
SPI_CR1_DFF


	)

208 
	#SPI_POLARITY_LOW
 0x00000000U

	)

209 
	#SPI_POLARITY_HIGH
 
SPI_CR1_CPOL


	)

217 
	#SPI_PHASE_1EDGE
 0x00000000U

	)

218 
	#SPI_PHASE_2EDGE
 
SPI_CR1_CPHA


	)

226 
	#SPI_NSS_SOFT
 
SPI_CR1_SSM


	)

227 
	#SPI_NSS_HARD_INPUT
 0x00000000U

	)

228 
	#SPI_NSS_HARD_OUTPUT
 ((
ušt32_t
)(
SPI_CR2_SSOE
 << 16))

	)

236 
	#SPI_BAUDRATEPRESCALER_2
 0x00000000U

	)

237 
	#SPI_BAUDRATEPRESCALER_4
 
SPI_CR1_BR_0


	)

238 
	#SPI_BAUDRATEPRESCALER_8
 
SPI_CR1_BR_1


	)

239 
	#SPI_BAUDRATEPRESCALER_16
 (
ušt32_t
)(
SPI_CR1_BR_1
 | 
SPI_CR1_BR_0
)

	)

240 
	#SPI_BAUDRATEPRESCALER_32
 
SPI_CR1_BR_2


	)

241 
	#SPI_BAUDRATEPRESCALER_64
 (
ušt32_t
)(
SPI_CR1_BR_2
 | 
SPI_CR1_BR_0
)

	)

242 
	#SPI_BAUDRATEPRESCALER_128
 (
ušt32_t
)(
SPI_CR1_BR_2
 | 
SPI_CR1_BR_1
)

	)

243 
	#SPI_BAUDRATEPRESCALER_256
 (
ušt32_t
)(
SPI_CR1_BR_2
 | 
SPI_CR1_BR_1
 | 
SPI_CR1_BR_0
)

	)

252 
	#SPI_FIRSTBIT_MSB
 0x00000000U

	)

253 
	#SPI_FIRSTBIT_LSB
 
SPI_CR1_LSBFIRST


	)

261 
	#SPI_TIMODE_DISABLE
 0x00000000U

	)

269 
	#SPI_CRCCALCULATION_DISABLE
 0x00000000U

	)

270 
	#SPI_CRCCALCULATION_ENABLE
 
SPI_CR1_CRCEN


	)

278 
	#SPI_IT_TXE
 
SPI_CR2_TXEIE


	)

279 
	#SPI_IT_RXNE
 
SPI_CR2_RXNEIE


	)

280 
	#SPI_IT_ERR
 
SPI_CR2_ERRIE


	)

288 
	#SPI_FLAG_RXNE
 
SPI_SR_RXNE


	)

289 
	#SPI_FLAG_TXE
 
SPI_SR_TXE


	)

290 
	#SPI_FLAG_BSY
 
SPI_SR_BSY


	)

291 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

292 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

293 
	#SPI_FLAG_OVR
 
SPI_SR_OVR


	)

312 
	#__HAL_SPI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SPI_STATE_RESET
)

	)

324 
	#__HAL_SPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

336 
	#__HAL_SPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(~(__INTERRUPT__)))

	)

348 
	#__HAL_SPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

363 
	#__HAL_SPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

370 
	#__HAL_SPI_CLEAR_CRCERRFLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
SR
 = (
ušt16_t
)(~
SPI_FLAG_CRCERR
))

	)

377 
	#__HAL_SPI_CLEAR_MODFFLAG
(
__HANDLE__
) \

379 
__IO
 
ušt32_t
 
tm´eg_modf
 = 0x00U; \

380 
tm´eg_modf
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

381 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_SPE
); \

382 
	`UNUSED
(
tm´eg_modf
); \

383 } 0U)

	)

390 
	#__HAL_SPI_CLEAR_OVRFLAG
(
__HANDLE__
) \

392 
__IO
 
ušt32_t
 
tm´eg_ovr
 = 0x00U; \

393 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

394 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

395 
	`UNUSED
(
tm´eg_ovr
); \

396 } 0U)

	)

404 
	#__HAL_SPI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SPI_CR1_SPE
)

	)

411 
	#__HAL_SPI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_SPE
))

	)

425 
HAL_StusTy³Def
 
HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
);

426 
HAL_StusTy³Def
 
HAL_SPI_DeIn™
 (
SPI_HªdËTy³Def
 *
h¥i
);

427 
HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
);

428 
HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
);

437 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

438 
HAL_StusTy³Def
 
HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

439 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

440 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

441 
HAL_StusTy³Def
 
HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

442 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

443 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

444 
HAL_StusTy³Def
 
HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

445 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

446 
HAL_StusTy³Def
 
HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
);

447 
HAL_StusTy³Def
 
HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
);

448 
HAL_StusTy³Def
 
HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
);

450 
HAL_StusTy³Def
 
HAL_SPI_AbÜt
(
SPI_HªdËTy³Def
 *
h¥i
);

451 
HAL_StusTy³Def
 
HAL_SPI_AbÜt_IT
(
SPI_HªdËTy³Def
 *
h¥i
);

453 
HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

454 
HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

455 
HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

456 
HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

457 
HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

458 
HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

459 
HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

460 
HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

461 
HAL_SPI_AbÜtC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

470 
HAL_SPI_S‹Ty³Def
 
HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
);

471 
ušt32_t
 
HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
);

486 
	#SPI_INVALID_CRC_ERROR
 0U

	)

487 
	#SPI_VALID_CRC_ERROR
 1U

	)

501 
	#SPI_1LINE_TX
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SPI_CR1_BIDIOE
)

	)

508 
	#SPI_1LINE_RX
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_BIDIOE
))

	)

515 
	#SPI_RESET_CRC
(
__HANDLE__
èdo{(__HANDLE__)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
SPI_CR1_CRCEN
);\

516 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCEN
;}0U)

	)

518 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_MODE_SLAVE
) || \

519 ((
MODE
è=ð
SPI_MODE_MASTER
))

	)

521 
	#IS_SPI_DIRECTION
(
MODE
è(((MODEè=ð
SPI_DIRECTION_2LINES
) || \

522 ((
MODE
è=ð
SPI_DIRECTION_2LINES_RXONLY
) || \

523 ((
MODE
è=ð
SPI_DIRECTION_1LINE
))

	)

525 
	#IS_SPI_DIRECTION_2LINES
(
MODE
è((MODEè=ð
SPI_DIRECTION_2LINES
)

	)

527 
	#IS_SPI_DIRECTION_2LINES_OR_1LINE
(
MODE
è(((MODEè=ð
SPI_DIRECTION_2LINES
) || \

528 ((
MODE
è=ð
SPI_DIRECTION_1LINE
))

	)

530 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SPI_DATASIZE_16BIT
) || \

531 ((
DATASIZE
è=ð
SPI_DATASIZE_8BIT
))

	)

533 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_POLARITY_LOW
) || \

534 ((
CPOL
è=ð
SPI_POLARITY_HIGH
))

	)

536 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_PHASE_1EDGE
) || \

537 ((
CPHA
è=ð
SPI_PHASE_2EDGE
))

	)

539 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_SOFT
) || \

540 ((
NSS
è=ð
SPI_NSS_HARD_INPUT
) || \

541 ((
NSS
è=ð
SPI_NSS_HARD_OUTPUT
))

	)

543 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BAUDRATEPRESCALER_2
) || \

544 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_4
) || \

545 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_8
) || \

546 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_16
) || \

547 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_32
) || \

548 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_64
) || \

549 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_128
) || \

550 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_256
))

	)

552 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_FIRSTBIT_MSB
) || \

553 ((
BIT
è=ð
SPI_FIRSTBIT_LSB
))

	)

555 
	#IS_SPI_CRC_CALCULATION
(
CALCULATION
è(((CALCULATIONè=ð
SPI_CRCCALCULATION_DISABLE
) || \

556 ((
CALCULATION
è=ð
SPI_CRCCALCULATION_ENABLE
))

	)

558 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è(((POLYNOMIALè>ð0x01Uè&& ((POLYNOMIALè<ð0xFFFFU))

	)

568 
ušt8_t
 
SPI_ISCRCE¼ÜV®id
(
SPI_HªdËTy³Def
 *
h¥i
);

581 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h

37 #iâdeà
__STM32F1xx_HAL_TIM_H


38 
	#__STM32F1xx_HAL_TIM_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

64 
ušt32_t
 
P»sÿËr
;

67 
ušt32_t
 
CouÁ”Mode
;

70 
ušt32_t
 
P”iod
;

74 
ušt32_t
 
ClockDivisiÚ
;

77 
ušt32_t
 
R•‘™iÚCouÁ”
;

86 
ušt32_t
 
AutoR–ßdP»lßd
;

88 } 
	tTIM_Ba£_In™Ty³Def
;

95 
ušt32_t
 
OCMode
;

98 
ušt32_t
 
Pul£
;

101 
ušt32_t
 
OCPÞ¬™y
;

104 
ušt32_t
 
OCNPÞ¬™y
;

108 
ušt32_t
 
OCFa¡Mode
;

113 
ušt32_t
 
OCIdËS‹
;

117 
ušt32_t
 
OCNIdËS‹
;

120 } 
	tTIM_OC_In™Ty³Def
;

127 
ušt32_t
 
OCMode
;

130 
ušt32_t
 
Pul£
;

133 
ušt32_t
 
OCPÞ¬™y
;

136 
ušt32_t
 
OCNPÞ¬™y
;

140 
ušt32_t
 
OCIdËS‹
;

144 
ušt32_t
 
OCNIdËS‹
;

148 
ušt32_t
 
ICPÞ¬™y
;

151 
ušt32_t
 
ICS–eùiÚ
;

154 
ušt32_t
 
ICFž‹r
;

156 } 
	tTIM_OÃPul£_In™Ty³Def
;

164 
ušt32_t
 
ICPÞ¬™y
;

167 
ušt32_t
 
ICS–eùiÚ
;

170 
ušt32_t
 
ICP»sÿËr
;

173 
ušt32_t
 
ICFž‹r
;

175 } 
	tTIM_IC_In™Ty³Def
;

182 
ušt32_t
 
Encod”Mode
;

185 
ušt32_t
 
IC1PÞ¬™y
;

188 
ušt32_t
 
IC1S–eùiÚ
;

191 
ušt32_t
 
IC1P»sÿËr
;

194 
ušt32_t
 
IC1Fž‹r
;

197 
ušt32_t
 
IC2PÞ¬™y
;

200 
ušt32_t
 
IC2S–eùiÚ
;

203 
ušt32_t
 
IC2P»sÿËr
;

206 
ušt32_t
 
IC2Fž‹r
;

208 } 
	tTIM_Encod”_In™Ty³Def
;

216 
ušt32_t
 
ClockSourû
;

218 
ušt32_t
 
ClockPÞ¬™y
;

220 
ušt32_t
 
ClockP»sÿËr
;

222 
ušt32_t
 
ClockFž‹r
;

224 }
	tTIM_ClockCÚfigTy³Def
;

231 
ušt32_t
 
CË¬IÅutS‹
;

233 
ušt32_t
 
CË¬IÅutSourû
;

235 
ušt32_t
 
CË¬IÅutPÞ¬™y
;

237 
ušt32_t
 
CË¬IÅutP»sÿËr
;

239 
ušt32_t
 
CË¬IÅutFž‹r
;

241 }
	tTIM_CË¬IÅutCÚfigTy³Def
;

247 
ušt32_t
 
SÏveMode
;

249 
ušt32_t
 
IÅutTrigg”
;

251 
ušt32_t
 
Trigg”PÞ¬™y
;

253 
ušt32_t
 
Trigg”P»sÿËr
;

255 
ušt32_t
 
Trigg”Fž‹r
;

258 }
	tTIM_SÏveCÚfigTy³Def
;

265 
HAL_TIM_STATE_RESET
 = 0x00U,

266 
HAL_TIM_STATE_READY
 = 0x01U,

267 
HAL_TIM_STATE_BUSY
 = 0x02U,

268 
HAL_TIM_STATE_TIMEOUT
 = 0x03U,

269 
HAL_TIM_STATE_ERROR
 = 0x04U

270 }
	tHAL_TIM_S‹Ty³Def
;

277 
HAL_TIM_ACTIVE_CHANNEL_1
 = 0x01U,

278 
HAL_TIM_ACTIVE_CHANNEL_2
 = 0x02U,

279 
HAL_TIM_ACTIVE_CHANNEL_3
 = 0x04U,

280 
HAL_TIM_ACTIVE_CHANNEL_4
 = 0x08U,

281 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
 = 0x00U

282 }
	tHAL_TIM_AùiveChªÃl
;

289 
TIM_Ty³Def
 *
In¡ªû
;

290 
TIM_Ba£_In™Ty³Def
 
In™
;

291 
HAL_TIM_AùiveChªÃl
 
ChªÃl
;

292 
DMA_HªdËTy³Def
 *
hdma
[7U];

294 
HAL_LockTy³Def
 
Lock
;

295 
__IO
 
HAL_TIM_S‹Ty³Def
 
S‹
;

296 }
	tTIM_HªdËTy³Def
;

310 
	#TIM_INPUTCHANNELPOLARITY_RISING
 0x00000000U

	)

311 
	#TIM_INPUTCHANNELPOLARITY_FALLING
 (
TIM_CCER_CC1P
è

	)

312 
	#TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

320 
	#TIM_ETRPOLARITY_INVERTED
 (
TIM_SMCR_ETP
è

	)

321 
	#TIM_ETRPOLARITY_NONINVERTED
 0x00000000U

	)

329 
	#TIM_ETRPRESCALER_DIV1
 0x00000000U

	)

330 
	#TIM_ETRPRESCALER_DIV2
 (
TIM_SMCR_ETPS_0
è

	)

331 
	#TIM_ETRPRESCALER_DIV4
 (
TIM_SMCR_ETPS_1
è

	)

332 
	#TIM_ETRPRESCALER_DIV8
 (
TIM_SMCR_ETPS
è

	)

340 
	#TIM_COUNTERMODE_UP
 0x00000000U

	)

341 
	#TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

342 
	#TIM_COUNTERMODE_CENTERALIGNED1
 
TIM_CR1_CMS_0


	)

343 
	#TIM_COUNTERMODE_CENTERALIGNED2
 
TIM_CR1_CMS_1


	)

344 
	#TIM_COUNTERMODE_CENTERALIGNED3
 
TIM_CR1_CMS


	)

352 
	#TIM_CLOCKDIVISION_DIV1
 0x00000000U

	)

353 
	#TIM_CLOCKDIVISION_DIV2
 (
TIM_CR1_CKD_0
)

	)

354 
	#TIM_CLOCKDIVISION_DIV4
 (
TIM_CR1_CKD_1
)

	)

362 
	#TIM_AUTORELOAD_PRELOAD_DISABLE
 0x0000U

	)

363 
	#TIM_AUTORELOAD_PRELOAD_ENABLE
 (
TIM_CR1_ARPE
è

	)

371 
	#TIM_OCMODE_TIMING
 0x00000000U

	)

372 
	#TIM_OCMODE_ACTIVE
 (
TIM_CCMR1_OC1M_0
)

	)

373 
	#TIM_OCMODE_INACTIVE
 (
TIM_CCMR1_OC1M_1
)

	)

374 
	#TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_1
)

	)

375 
	#TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
)

	)

376 
	#TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M
)

	)

377 
	#TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_2
)

	)

378 
	#TIM_OCMODE_FORCED_INACTIVE
 (
TIM_CCMR1_OC1M_2
)

	)

386 
	#TIM_OUTPUTSTATE_DISABLE
 0x00000000U

	)

387 
	#TIM_OUTPUTSTATE_ENABLE
 (
TIM_CCER_CC1E
)

	)

395 
	#TIM_OCFAST_DISABLE
 0x00000000U

	)

396 
	#TIM_OCFAST_ENABLE
 (
TIM_CCMR1_OC1FE
)

	)

404 
	#TIM_OUTPUTNSTATE_DISABLE
 0x00000000U

	)

405 
	#TIM_OUTPUTNSTATE_ENABLE
 (
TIM_CCER_CC1NE
)

	)

413 
	#TIM_OCPOLARITY_HIGH
 0x00000000U

	)

414 
	#TIM_OCPOLARITY_LOW
 (
TIM_CCER_CC1P
)

	)

422 
	#TIM_OCNPOLARITY_HIGH
 0x00000000U

	)

423 
	#TIM_OCNPOLARITY_LOW
 (
TIM_CCER_CC1NP
)

	)

431 
	#TIM_OCIDLESTATE_SET
 (
TIM_CR2_OIS1
)

	)

432 
	#TIM_OCIDLESTATE_RESET
 0x00000000U

	)

440 
	#TIM_OCNIDLESTATE_SET
 (
TIM_CR2_OIS1N
)

	)

441 
	#TIM_OCNIDLESTATE_RESET
 0x00000000U

	)

449 
	#TIM_CHANNEL_1
 0x00000000U

	)

450 
	#TIM_CHANNEL_2
 0x00000004U

	)

451 
	#TIM_CHANNEL_3
 0x00000008U

	)

452 
	#TIM_CHANNEL_4
 0x0000000CU

	)

453 
	#TIM_CHANNEL_ALL
 0x00000018U

	)

461 
	#TIM_ICPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

462 
	#TIM_ICPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

470 
	#TIM_ICSELECTION_DIRECTTI
 (
TIM_CCMR1_CC1S_0
è

	)

472 
	#TIM_ICSELECTION_INDIRECTTI
 (
TIM_CCMR1_CC1S_1
è

	)

474 
	#TIM_ICSELECTION_TRC
 (
TIM_CCMR1_CC1S
è

	)

482 
	#TIM_ICPSC_DIV1
 0x00000000U

	)

483 
	#TIM_ICPSC_DIV2
 (
TIM_CCMR1_IC1PSC_0
è

	)

484 
	#TIM_ICPSC_DIV4
 (
TIM_CCMR1_IC1PSC_1
è

	)

485 
	#TIM_ICPSC_DIV8
 (
TIM_CCMR1_IC1PSC
è

	)

493 
	#TIM_OPMODE_SINGLE
 (
TIM_CR1_OPM
)

	)

494 
	#TIM_OPMODE_REPETITIVE
 0x00000000U

	)

502 
	#TIM_ENCODERMODE_TI1
 (
TIM_SMCR_SMS_0
)

	)

503 
	#TIM_ENCODERMODE_TI2
 (
TIM_SMCR_SMS_1
)

	)

504 
	#TIM_ENCODERMODE_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
)

	)

512 
	#TIM_IT_UPDATE
 (
TIM_DIER_UIE
)

	)

513 
	#TIM_IT_CC1
 (
TIM_DIER_CC1IE
)

	)

514 
	#TIM_IT_CC2
 (
TIM_DIER_CC2IE
)

	)

515 
	#TIM_IT_CC3
 (
TIM_DIER_CC3IE
)

	)

516 
	#TIM_IT_CC4
 (
TIM_DIER_CC4IE
)

	)

517 
	#TIM_IT_COM
 (
TIM_DIER_COMIE
)

	)

518 
	#TIM_IT_TRIGGER
 (
TIM_DIER_TIE
)

	)

519 
	#TIM_IT_BREAK
 (
TIM_DIER_BIE
)

	)

527 
	#TIM_COMMUTATION_TRGI
 (
TIM_CR2_CCUS
)

	)

528 
	#TIM_COMMUTATION_SOFTWARE
 0x00000000U

	)

537 
	#TIM_DMA_UPDATE
 (
TIM_DIER_UDE
)

	)

538 
	#TIM_DMA_CC1
 (
TIM_DIER_CC1DE
)

	)

539 
	#TIM_DMA_CC2
 (
TIM_DIER_CC2DE
)

	)

540 
	#TIM_DMA_CC3
 (
TIM_DIER_CC3DE
)

	)

541 
	#TIM_DMA_CC4
 (
TIM_DIER_CC4DE
)

	)

542 
	#TIM_DMA_COM
 (
TIM_DIER_COMDE
)

	)

543 
	#TIM_DMA_TRIGGER
 (
TIM_DIER_TDE
)

	)

551 
	#TIM_EVENTSOURCE_UPDATE
 
TIM_EGR_UG


	)

552 
	#TIM_EVENTSOURCE_CC1
 
TIM_EGR_CC1G


	)

553 
	#TIM_EVENTSOURCE_CC2
 
TIM_EGR_CC2G


	)

554 
	#TIM_EVENTSOURCE_CC3
 
TIM_EGR_CC3G


	)

555 
	#TIM_EVENTSOURCE_CC4
 
TIM_EGR_CC4G


	)

556 
	#TIM_EVENTSOURCE_COM
 
TIM_EGR_COMG


	)

557 
	#TIM_EVENTSOURCE_TRIGGER
 
TIM_EGR_TG


	)

558 
	#TIM_EVENTSOURCE_BREAK
 
TIM_EGR_BG


	)

566 
	#TIM_FLAG_UPDATE
 (
TIM_SR_UIF
)

	)

567 
	#TIM_FLAG_CC1
 (
TIM_SR_CC1IF
)

	)

568 
	#TIM_FLAG_CC2
 (
TIM_SR_CC2IF
)

	)

569 
	#TIM_FLAG_CC3
 (
TIM_SR_CC3IF
)

	)

570 
	#TIM_FLAG_CC4
 (
TIM_SR_CC4IF
)

	)

571 
	#TIM_FLAG_COM
 (
TIM_SR_COMIF
)

	)

572 
	#TIM_FLAG_TRIGGER
 (
TIM_SR_TIF
)

	)

573 
	#TIM_FLAG_BREAK
 (
TIM_SR_BIF
)

	)

574 
	#TIM_FLAG_CC1OF
 (
TIM_SR_CC1OF
)

	)

575 
	#TIM_FLAG_CC2OF
 (
TIM_SR_CC2OF
)

	)

576 
	#TIM_FLAG_CC3OF
 (
TIM_SR_CC3OF
)

	)

577 
	#TIM_FLAG_CC4OF
 (
TIM_SR_CC4OF
)

	)

585 
	#TIM_CLOCKSOURCE_ETRMODE2
 (
TIM_SMCR_ETPS_1
)

	)

586 
	#TIM_CLOCKSOURCE_INTERNAL
 (
TIM_SMCR_ETPS_0
)

	)

587 
	#TIM_CLOCKSOURCE_ITR0
 ((
ušt32_t
)0x0000)

	)

588 
	#TIM_CLOCKSOURCE_ITR1
 (
TIM_SMCR_TS_0
)

	)

589 
	#TIM_CLOCKSOURCE_ITR2
 (
TIM_SMCR_TS_1
)

	)

590 
	#TIM_CLOCKSOURCE_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
)

	)

591 
	#TIM_CLOCKSOURCE_TI1ED
 (
TIM_SMCR_TS_2
)

	)

592 
	#TIM_CLOCKSOURCE_TI1
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_2
)

	)

593 
	#TIM_CLOCKSOURCE_TI2
 (
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
)

	)

594 
	#TIM_CLOCKSOURCE_ETRMODE1
 (
TIM_SMCR_TS
)

	)

602 
	#TIM_CLOCKPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

603 
	#TIM_CLOCKPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

604 
	#TIM_CLOCKPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

605 
	#TIM_CLOCKPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

606 
	#TIM_CLOCKPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

614 
	#TIM_CLOCKPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

615 
	#TIM_CLOCKPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

616 
	#TIM_CLOCKPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

617 
	#TIM_CLOCKPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

625 
	#TIM_CLEARINPUTSOURCE_ETR
 0x00000001U

	)

626 
	#TIM_CLEARINPUTSOURCE_NONE
 0x00000000U

	)

634 
	#TIM_CLEARINPUTPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

635 
	#TIM_CLEARINPUTPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

643 
	#TIM_CLEARINPUTPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

644 
	#TIM_CLEARINPUTPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

645 
	#TIM_CLEARINPUTPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

646 
	#TIM_CLEARINPUTPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

654 
	#TIM_OSSR_ENABLE
 (
TIM_BDTR_OSSR
)

	)

655 
	#TIM_OSSR_DISABLE
 0x00000000U

	)

663 
	#TIM_OSSI_ENABLE
 (
TIM_BDTR_OSSI
)

	)

664 
	#TIM_OSSI_DISABLE
 0x00000000U

	)

672 
	#TIM_LOCKLEVEL_OFF
 0x00000000U

	)

673 
	#TIM_LOCKLEVEL_1
 (
TIM_BDTR_LOCK_0
)

	)

674 
	#TIM_LOCKLEVEL_2
 (
TIM_BDTR_LOCK_1
)

	)

675 
	#TIM_LOCKLEVEL_3
 (
TIM_BDTR_LOCK
)

	)

683 
	#TIM_BREAK_ENABLE
 (
TIM_BDTR_BKE
)

	)

684 
	#TIM_BREAK_DISABLE
 0x00000000U

	)

692 
	#TIM_BREAKPOLARITY_LOW
 0x00000000U

	)

693 
	#TIM_BREAKPOLARITY_HIGH
 (
TIM_BDTR_BKP
)

	)

700 
	#TIM_AUTOMATICOUTPUT_ENABLE
 (
TIM_BDTR_AOE
)

	)

701 
	#TIM_AUTOMATICOUTPUT_DISABLE
 0x00000000U

	)

709 
	#TIM_TRGO_RESET
 0x00000000U

	)

710 
	#TIM_TRGO_ENABLE
 (
TIM_CR2_MMS_0
)

	)

711 
	#TIM_TRGO_UPDATE
 (
TIM_CR2_MMS_1
)

	)

712 
	#TIM_TRGO_OC1
 ((
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

713 
	#TIM_TRGO_OC1REF
 (
TIM_CR2_MMS_2
)

	)

714 
	#TIM_TRGO_OC2REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
))

	)

715 
	#TIM_TRGO_OC3REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
))

	)

716 
	#TIM_TRGO_OC4REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

724 
	#TIM_SLAVEMODE_DISABLE
 0x00000000U

	)

725 
	#TIM_SLAVEMODE_RESET
 0x00000004U

	)

726 
	#TIM_SLAVEMODE_GATED
 0x00000005U

	)

727 
	#TIM_SLAVEMODE_TRIGGER
 0x00000006U

	)

728 
	#TIM_SLAVEMODE_EXTERNAL1
 0x00000007U

	)

736 
	#TIM_MASTERSLAVEMODE_ENABLE
 0x00000080U

	)

737 
	#TIM_MASTERSLAVEMODE_DISABLE
 0x00000000U

	)

745 
	#TIM_TS_ITR0
 0x00000000U

	)

746 
	#TIM_TS_ITR1
 0x00000010U

	)

747 
	#TIM_TS_ITR2
 0x00000020U

	)

748 
	#TIM_TS_ITR3
 0x00000030U

	)

749 
	#TIM_TS_TI1F_ED
 0x00000040U

	)

750 
	#TIM_TS_TI1FP1
 0x00000050U

	)

751 
	#TIM_TS_TI2FP2
 0x00000060U

	)

752 
	#TIM_TS_ETRF
 0x00000070U

	)

753 
	#TIM_TS_NONE
 0x0000FFFFU

	)

761 
	#TIM_TRIGGERPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

762 
	#TIM_TRIGGERPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

763 
	#TIM_TRIGGERPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

764 
	#TIM_TRIGGERPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

765 
	#TIM_TRIGGERPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

773 
	#TIM_TRIGGERPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

774 
	#TIM_TRIGGERPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

775 
	#TIM_TRIGGERPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

776 
	#TIM_TRIGGERPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

784 
	#TIM_TI1SELECTION_CH1
 0x00000000U

	)

785 
	#TIM_TI1SELECTION_XORCOMBINATION
 (
TIM_CR2_TI1S
)

	)

793 
	#TIM_DMABASE_CR1
 0x00000000U

	)

794 
	#TIM_DMABASE_CR2
 0x00000001U

	)

795 
	#TIM_DMABASE_SMCR
 0x00000002U

	)

796 
	#TIM_DMABASE_DIER
 0x00000003U

	)

797 
	#TIM_DMABASE_SR
 0x00000004U

	)

798 
	#TIM_DMABASE_EGR
 0x00000005U

	)

799 
	#TIM_DMABASE_CCMR1
 0x00000006U

	)

800 
	#TIM_DMABASE_CCMR2
 0x00000007U

	)

801 
	#TIM_DMABASE_CCER
 0x00000008U

	)

802 
	#TIM_DMABASE_CNT
 0x00000009U

	)

803 
	#TIM_DMABASE_PSC
 0x0000000AU

	)

804 
	#TIM_DMABASE_ARR
 0x0000000BU

	)

805 
	#TIM_DMABASE_RCR
 0x0000000CU

	)

806 
	#TIM_DMABASE_CCR1
 0x0000000DU

	)

807 
	#TIM_DMABASE_CCR2
 0x0000000EU

	)

808 
	#TIM_DMABASE_CCR3
 0x0000000FU

	)

809 
	#TIM_DMABASE_CCR4
 0x00000010U

	)

810 
	#TIM_DMABASE_BDTR
 0x00000011U

	)

811 
	#TIM_DMABASE_DCR
 0x00000012U

	)

819 
	#TIM_DMABURSTLENGTH_1TRANSFER
 0x00000000U

	)

820 
	#TIM_DMABURSTLENGTH_2TRANSFERS
 0x00000100U

	)

821 
	#TIM_DMABURSTLENGTH_3TRANSFERS
 0x00000200U

	)

822 
	#TIM_DMABURSTLENGTH_4TRANSFERS
 0x00000300U

	)

823 
	#TIM_DMABURSTLENGTH_5TRANSFERS
 0x00000400U

	)

824 
	#TIM_DMABURSTLENGTH_6TRANSFERS
 0x00000500U

	)

825 
	#TIM_DMABURSTLENGTH_7TRANSFERS
 0x00000600U

	)

826 
	#TIM_DMABURSTLENGTH_8TRANSFERS
 0x00000700U

	)

827 
	#TIM_DMABURSTLENGTH_9TRANSFERS
 0x00000800U

	)

828 
	#TIM_DMABURSTLENGTH_10TRANSFERS
 0x00000900U

	)

829 
	#TIM_DMABURSTLENGTH_11TRANSFERS
 0x00000A00U

	)

830 
	#TIM_DMABURSTLENGTH_12TRANSFERS
 0x00000B00U

	)

831 
	#TIM_DMABURSTLENGTH_13TRANSFERS
 0x00000C00U

	)

832 
	#TIM_DMABURSTLENGTH_14TRANSFERS
 0x00000D00U

	)

833 
	#TIM_DMABURSTLENGTH_15TRANSFERS
 0x00000E00U

	)

834 
	#TIM_DMABURSTLENGTH_16TRANSFERS
 0x00000F00U

	)

835 
	#TIM_DMABURSTLENGTH_17TRANSFERS
 0x00001000U

	)

836 
	#TIM_DMABURSTLENGTH_18TRANSFERS
 0x00001100U

	)

844 
	#TIM_DMA_ID_UPDATE
 ((
ušt16_t
)0x0è

	)

845 
	#TIM_DMA_ID_CC1
 ((
ušt16_t
)0x1è

	)

846 
	#TIM_DMA_ID_CC2
 ((
ušt16_t
)0x2è

	)

847 
	#TIM_DMA_ID_CC3
 ((
ušt16_t
)0x3è

	)

848 
	#TIM_DMA_ID_CC4
 ((
ušt16_t
)0x4è

	)

849 
	#TIM_DMA_ID_COMMUTATION
 ((
ušt16_t
)0x5è

	)

850 
	#TIM_DMA_ID_TRIGGER
 ((
ušt16_t
)0x6è

	)

858 
	#TIM_CCx_ENABLE
 0x00000001U

	)

859 
	#TIM_CCx_DISABLE
 0x00000000U

	)

860 
	#TIM_CCxN_ENABLE
 0x00000004U

	)

861 
	#TIM_CCxN_DISABLE
 0x00000000U

	)

877 
	#TIM_CCER_CCxE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
 | 
TIM_CCER_CC3E
 | 
TIM_CCER_CC4E
))

	)

878 
	#TIM_CCER_CCxNE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
))

	)

889 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_COUNTERMODE_UP
) || \

890 ((
MODE
è=ð
TIM_COUNTERMODE_DOWN
) || \

891 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED1
) || \

892 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED2
) || \

893 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED3
))

	)

895 
	#IS_TIM_CLOCKDIVISION_DIV
(
DIV
è(((DIVè=ð
TIM_CLOCKDIVISION_DIV1
) || \

896 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV2
) || \

897 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV4
))

	)

899 
	#IS_TIM_AUTORELOAD_PRELOAD
(
PRELOAD
è(((PRELOADè=ð
TIM_AUTORELOAD_PRELOAD_DISABLE
) || \

900 ((
PRELOAD
è=ð
TIM_AUTORELOAD_PRELOAD_ENABLE
))

	)

902 
	#IS_TIM_PWM_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_PWM1
) || \

903 ((
MODE
è=ð
TIM_OCMODE_PWM2
))

	)

905 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_TIMING
) || \

906 ((
MODE
è=ð
TIM_OCMODE_ACTIVE
) || \

907 ((
MODE
è=ð
TIM_OCMODE_INACTIVE
) || \

908 ((
MODE
è=ð
TIM_OCMODE_TOGGLE
) || \

909 ((
MODE
è=ð
TIM_OCMODE_FORCED_ACTIVE
) || \

910 ((
MODE
è=ð
TIM_OCMODE_FORCED_INACTIVE
))

	)

912 
	#IS_TIM_FAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFAST_DISABLE
) || \

913 ((
STATE
è=ð
TIM_OCFAST_ENABLE
))

	)

915 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPOLARITY_HIGH
) || \

916 ((
POLARITY
è=ð
TIM_OCPOLARITY_LOW
))

	)

918 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPOLARITY_HIGH
) || \

919 ((
POLARITY
è=ð
TIM_OCNPOLARITY_LOW
))

	)

921 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIDLESTATE_SET
) || \

922 ((
STATE
è=ð
TIM_OCIDLESTATE_RESET
))

	)

924 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIDLESTATE_SET
) || \

925 ((
STATE
è=ð
TIM_OCNIDLESTATE_RESET
))

	)

927 
	#IS_TIM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

928 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

929 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

930 ((
CHANNEL
è=ð
TIM_CHANNEL_4
) || \

931 ((
CHANNEL
è=ð
TIM_CHANNEL_ALL
))

	)

933 
	#IS_TIM_OPM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

934 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))

	)

936 
	#IS_TIM_COMPLEMENTARY_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

937 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

938 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))

	)

940 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPOLARITY_RISING
) || \

941 ((
POLARITY
è=ð
TIM_ICPOLARITY_FALLING
))

	)

943 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICSELECTION_DIRECTTI
) || \

944 ((
SELECTION
è=ð
TIM_ICSELECTION_INDIRECTTI
) || \

945 ((
SELECTION
è=ð
TIM_ICSELECTION_TRC
))

	)

947 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
) || \

948 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

949 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

950 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

	)

952 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMODE_SINGLE
) || \

953 ((
MODE
è=ð
TIM_OPMODE_REPETITIVE
))

	)

955 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_ENCODERMODE_TI1
) || \

956 ((
MODE
è=ð
TIM_ENCODERMODE_TI2
) || \

957 ((
MODE
è=ð
TIM_ENCODERMODE_TI12
))

	)

959 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFF80FFUè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

961 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFFFF00Uè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

963 
	#IS_TIM_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
TIM_CLOCKSOURCE_INTERNAL
) || \

964 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE2
) || \

965 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR0
) || \

966 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR1
) || \

967 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR2
) || \

968 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR3
) || \

969 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1ED
) || \

970 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1
) || \

971 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI2
) || \

972 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE1
))

	)

974 
	#IS_TIM_CLOCKPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLOCKPOLARITY_INVERTED
) || \

975 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_NONINVERTED
) || \

976 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_RISING
) || \

977 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_FALLING
) || \

978 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_BOTHEDGE
))

	)

980 
	#IS_TIM_CLOCKPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLOCKPRESCALER_DIV1
) || \

981 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV2
) || \

982 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV4
) || \

983 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV8
))

	)

985 
	#IS_TIM_CLOCKFILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

987 
	#IS_TIM_CLEARINPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_CLEARINPUTSOURCE_ETR
) || \

988 ((
SOURCE
è=ð
TIM_CLEARINPUTSOURCE_NONE
))

	)

990 
	#IS_TIM_CLEARINPUT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLEARINPUTPOLARITY_INVERTED
) || \

991 ((
POLARITY
è=ð
TIM_CLEARINPUTPOLARITY_NONINVERTED
))

	)

993 
	#IS_TIM_CLEARINPUT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLEARINPUTPRESCALER_DIV1
) || \

994 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV2
) || \

995 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV4
) || \

996 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV8
))

	)

998 
	#IS_TIM_CLEARINPUT_FILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1000 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSR_ENABLE
) || \

1001 ((
STATE
è=ð
TIM_OSSR_DISABLE
))

	)

1003 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSI_ENABLE
) || \

1004 ((
STATE
è=ð
TIM_OSSI_DISABLE
))

	)

1006 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLEVEL_OFF
) || \

1007 ((
LEVEL
è=ð
TIM_LOCKLEVEL_1
) || \

1008 ((
LEVEL
è=ð
TIM_LOCKLEVEL_2
) || \

1009 ((
LEVEL
è=ð
TIM_LOCKLEVEL_3
))

	)

1011 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_BREAK_ENABLE
) || \

1012 ((
STATE
è=ð
TIM_BREAK_DISABLE
))

	)

1014 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_BREAKPOLARITY_LOW
) || \

1015 ((
POLARITY
è=ð
TIM_BREAKPOLARITY_HIGH
))

	)

1017 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_AUTOMATICOUTPUT_ENABLE
) || \

1018 ((
STATE
è=ð
TIM_AUTOMATICOUTPUT_DISABLE
))

	)

1020 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGO_RESET
) || \

1021 ((
SOURCE
è=ð
TIM_TRGO_ENABLE
) || \

1022 ((
SOURCE
è=ð
TIM_TRGO_UPDATE
) || \

1023 ((
SOURCE
è=ð
TIM_TRGO_OC1
) || \

1024 ((
SOURCE
è=ð
TIM_TRGO_OC1REF
) || \

1025 ((
SOURCE
è=ð
TIM_TRGO_OC2REF
) || \

1026 ((
SOURCE
è=ð
TIM_TRGO_OC3REF
) || \

1027 ((
SOURCE
è=ð
TIM_TRGO_OC4REF
))

	)

1029 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SLAVEMODE_DISABLE
) || \

1030 ((
MODE
è=ð
TIM_SLAVEMODE_GATED
) || \

1031 ((
MODE
è=ð
TIM_SLAVEMODE_RESET
) || \

1032 ((
MODE
è=ð
TIM_SLAVEMODE_TRIGGER
) || \

1033 ((
MODE
è=ð
TIM_SLAVEMODE_EXTERNAL1
))

	)

1035 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_MASTERSLAVEMODE_ENABLE
) || \

1036 ((
STATE
è=ð
TIM_MASTERSLAVEMODE_DISABLE
))

	)

1038 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

1039 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1040 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1041 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1042 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

1043 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

1044 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

1045 ((
SELECTION
è=ð
TIM_TS_ETRF
))

	)

1047 
	#IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

1048 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1049 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1050 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1051 ((
SELECTION
è=ð
TIM_TS_NONE
))

	)

1053 
	#IS_TIM_TRIGGERPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_TRIGGERPOLARITY_INVERTED
 ) || \

1054 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_NONINVERTED
) || \

1055 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_RISING
 ) || \

1056 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_FALLING
 ) || \

1057 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_BOTHEDGE
 ))

	)

1059 
	#IS_TIM_TRIGGERPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_TRIGGERPRESCALER_DIV1
) || \

1060 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV2
) || \

1061 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV4
) || \

1062 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV8
))

	)

1064 
	#IS_TIM_TRIGGERFILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1066 
	#IS_TIM_TI1SELECTION
(
TI1SELECTION
è(((TI1SELECTIONè=ð
TIM_TI1SELECTION_CH1
) || \

1067 ((
TI1SELECTION
è=ð
TIM_TI1SELECTION_XORCOMBINATION
))

	)

1069 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABASE_CR1
) || \

1070 ((
BASE
è=ð
TIM_DMABASE_CR2
) || \

1071 ((
BASE
è=ð
TIM_DMABASE_SMCR
) || \

1072 ((
BASE
è=ð
TIM_DMABASE_DIER
) || \

1073 ((
BASE
è=ð
TIM_DMABASE_SR
) || \

1074 ((
BASE
è=ð
TIM_DMABASE_EGR
) || \

1075 ((
BASE
è=ð
TIM_DMABASE_CCMR1
) || \

1076 ((
BASE
è=ð
TIM_DMABASE_CCMR2
) || \

1077 ((
BASE
è=ð
TIM_DMABASE_CCER
) || \

1078 ((
BASE
è=ð
TIM_DMABASE_CNT
) || \

1079 ((
BASE
è=ð
TIM_DMABASE_PSC
) || \

1080 ((
BASE
è=ð
TIM_DMABASE_ARR
) || \

1081 ((
BASE
è=ð
TIM_DMABASE_RCR
) || \

1082 ((
BASE
è=ð
TIM_DMABASE_CCR1
) || \

1083 ((
BASE
è=ð
TIM_DMABASE_CCR2
) || \

1084 ((
BASE
è=ð
TIM_DMABASE_CCR3
) || \

1085 ((
BASE
è=ð
TIM_DMABASE_CCR4
) || \

1086 ((
BASE
è=ð
TIM_DMABASE_BDTR
) || \

1087 ((
BASE
è=ð
TIM_DMABASE_DCR
))

	)

1089 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABURSTLENGTH_1TRANSFER
) || \

1090 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_2TRANSFERS
) || \

1091 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_3TRANSFERS
) || \

1092 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_4TRANSFERS
) || \

1093 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_5TRANSFERS
) || \

1094 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_6TRANSFERS
) || \

1095 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_7TRANSFERS
) || \

1096 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_8TRANSFERS
) || \

1097 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_9TRANSFERS
) || \

1098 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_10TRANSFERS
) || \

1099 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_11TRANSFERS
) || \

1100 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_12TRANSFERS
) || \

1101 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_13TRANSFERS
) || \

1102 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_14TRANSFERS
) || \

1103 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_15TRANSFERS
) || \

1104 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_16TRANSFERS
) || \

1105 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_17TRANSFERS
) || \

1106 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_18TRANSFERS
))

	)

1108 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1116 
	#TIM_SET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
) \

1117 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð(
__ICPSC__
)) :\

1118 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð((
__ICPSC__
) << 8U)) :\

1119 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð(
__ICPSC__
)) :\

1120 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð((
__ICPSC__
è<< 8U)))

	)

1127 
	#TIM_RESET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
) \

1128 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
) :\

1129 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
) :\

1130 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
) :\

1131 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
))

	)

1140 
	#TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
) \

1141 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(
__POLARITY__
)) :\

1142 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 4U)) :\

1143 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 8U)) :\

1144 ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(((
__POLARITY__
è<< 12Uè& 
TIM_CCER_CC4P
)))

	)

1151 
	#TIM_RESET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
) \

1152 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)) :\

1153 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
)) :\

1154 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
)) :\

1155 ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4P
))

	)

1165 
TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
);

1166 
TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

1167 
TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

1168 
TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1169 
TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

1170 
TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1171 
TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
);

1185 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_TIM_STATE_RESET
)

	)

1192 
	#__HAL_TIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
|=(
TIM_CR1_CEN
))

	)

1199 
	#__HAL_TIM_MOE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
BDTR
|=(
TIM_BDTR_MOE
))

	)

1206 
	#__HAL_TIM_DISABLE
(
__HANDLE__
) \

1208 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

1210 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0U) \

1212 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~(
TIM_CR1_CEN
); \

1215 } 0U)

	)

1224 
	#__HAL_TIM_MOE_DISABLE
(
__HANDLE__
) \

1226 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

1228 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0U) \

1230 (
__HANDLE__
)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
); \

1233 } 0U)

	)

1241 
	#__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY
(
__HANDLE__
è(__HANDLE__)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
)

	)

1258 
	#__HAL_TIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__INTERRUPT__))

	)

1275 
	#__HAL_TIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__INTERRUPT__))

	)

1291 
	#__HAL_TIM_ENABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__DMA__))

	)

1307 
	#__HAL_TIM_DISABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__DMA__))

	)

1328 
	#__HAL_TIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

1349 
	#__HAL_TIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

1357 
	#__HAL_TIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
DIER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

1365 
	#__HAL_TIM_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__INTERRUPT__))

	)

1374 
	#__HAL_TIM_IS_TIM_COUNTING_DOWN
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
 & (
TIM_CR1_DIR
)è=ð(TIM_CR1_DIR))

	)

1382 
	#__HAL_TIM_SET_PRESCALER
(
__HANDLE__
, 
__PRESC__
è((__HANDLE__)->
In¡ªû
->
PSC
 = (__PRESC__))

	)

1397 
	#__HAL_TIM_SET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
, 
__COMPARE__
) \

1398 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)èð(
__COMPARE__
))

	)

1411 
	#__HAL_TIM_GET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
) \

1412 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)))

	)

1420 
	#__HAL_TIM_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
CNT
 = (__COUNTER__))

	)

1427 
	#__HAL_TIM_GET_COUNTER
(
__HANDLE__
) \

1428 ((
__HANDLE__
)->
In¡ªû
->
CNT
)

	)

1437 
	#__HAL_TIM_SET_AUTORELOAD
(
__HANDLE__
, 
__AUTORELOAD__
) \

1439 (
__HANDLE__
)->
In¡ªû
->
ARR
 = (
__AUTORELOAD__
); \

1440 (
__HANDLE__
)->
In™
.
P”iod
 = (
__AUTORELOAD__
); \

1441 } 0U)

	)

1448 
	#__HAL_TIM_GET_AUTORELOAD
(
__HANDLE__
) \

1449 ((
__HANDLE__
)->
In¡ªû
->
ARR
)

	)

1462 
	#__HAL_TIM_SET_CLOCKDIVISION
(
__HANDLE__
, 
__CKD__
) \

1464 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
); \

1465 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð(
__CKD__
); \

1466 (
__HANDLE__
)->
In™
.
ClockDivisiÚ
 = (
__CKD__
); \

1467 } 0U)

	)

1477 
	#__HAL_TIM_GET_CLOCKDIVISION
(
__HANDLE__
) \

1478 ((
__HANDLE__
)->
In¡ªû
->
CR1
 & 
TIM_CR1_CKD
)

	)

1498 
	#__HAL_TIM_SET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
) \

1500 
	`TIM_RESET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
)); \

1501 
	`TIM_SET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
), (
__ICPSC__
)); \

1502 } 0U)

	)

1519 
	#__HAL_TIM_GET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
) \

1520 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC1PSC
) :\

1521 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? (((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC2PSC
) >> 8U) :\

1522 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC3PSC
) :\

1523 (((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC4PSC
)è>> 8U)

	)

1533 
	#__HAL_TIM_URS_ENABLE
(
__HANDLE__
) \

1534 ((
__HANDLE__
)->
In¡ªû
->
CR1
|ð(
TIM_CR1_URS
))

	)

1547 
	#__HAL_TIM_URS_DISABLE
(
__HANDLE__
) \

1548 ((
__HANDLE__
)->
In¡ªû
->
CR1
&=~(
TIM_CR1_URS
))

	)

1566 
	#__HAL_TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
) \

1568 
	`TIM_RESET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
)); \

1569 
	`TIM_SET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
), (
__POLARITY__
)); \

1570 }0U)

	)

1577 
	~"¡m32f1xx_h®_tim_ex.h
"

1588 
HAL_StusTy³Def
 
HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
);

1589 
HAL_StusTy³Def
 
HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1590 
HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1591 
HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1593 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
);

1594 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

1596 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

1597 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

1599 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

1600 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

1609 
HAL_StusTy³Def
 
HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1610 
HAL_StusTy³Def
 
HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1611 
HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1612 
HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1614 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1615 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1617 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1618 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1620 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1621 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1631 
HAL_StusTy³Def
 
HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
);

1632 
HAL_StusTy³Def
 
HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1633 
HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1634 
HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1636 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1637 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1639 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1640 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1642 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1643 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1652 
HAL_StusTy³Def
 
HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1653 
HAL_StusTy³Def
 
HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1654 
HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1655 
HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1657 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1658 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1660 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1661 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1663 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1664 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1673 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
);

1674 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1675 
HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1676 
HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1678 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1679 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1681 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1682 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1691 
HAL_StusTy³Def
 
HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
);

1692 
HAL_StusTy³Def
 
HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1693 
HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1694 
HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1696 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1697 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1699 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1700 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1702 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
);

1703 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1713 
HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
);

1722 
HAL_StusTy³Def
 
HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1723 
HAL_StusTy³Def
 
HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1724 
HAL_StusTy³Def
 
HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1725 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
);

1726 
HAL_StusTy³Def
 
HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
);

1727 
HAL_StusTy³Def
 
HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
);

1728 
HAL_StusTy³Def
 
HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
);

1729 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1730 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1731 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1732 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1733 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1734 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1735 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1736 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1737 
HAL_StusTy³Def
 
HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
);

1738 
ušt32_t
 
HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, ušt32_ˆ
ChªÃl
);

1748 
HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1749 
HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1750 
HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1751 
HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1752 
HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1753 
HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1762 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1763 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1764 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1765 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1766 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1767 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1785 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h

37 #iâdeà
__STM32F1xx_HAL_TIM_EX_H


38 
	#__STM32F1xx_HAL_TIM_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

68 
ušt32_t
 
IC1PÞ¬™y
;

71 
ušt32_t
 
IC1P»sÿËr
;

74 
ušt32_t
 
IC1Fž‹r
;

76 
ušt32_t
 
CommutiÚ_D–ay
;

78 } 
	tTIM_H®lS’sÜ_In™Ty³Def
;

81 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

82 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

83 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

90 
ušt32_t
 
OffS‹RunMode
;

92 
ušt32_t
 
OffS‹IDLEMode
;

94 
ušt32_t
 
LockLev–
;

96 
ušt32_t
 
D—dTime
;

98 
ušt32_t
 
B»akS‹
;

100 
ušt32_t
 
B»akPÞ¬™y
;

102 
ušt32_t
 
Autom©icOuut
;

104 } 
	tTIM_B»akD—dTimeCÚfigTy³Def
;

114 
ušt32_t
 
Ma¡”OuutTrigg”
;

116 
ušt32_t
 
Ma¡”SÏveMode
;

118 }
	tTIM_Ma¡”CÚfigTy³Def
;

125 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

126 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

127 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

135 
	#IS_TIM_DEADTIME
(
DEADTIME
è((DEADTIMEè<ð0xFFUè

	)

159 
	#__HAL_TIM_ENABLE_OCxPRELOAD
(
__HANDLE__
, 
__CHANNEL__
) \

160 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
) :\

161 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
) :\

162 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
) :\

163 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
))

	)

176 
	#__HAL_TIM_DISABLE_OCxPRELOAD
(
__HANDLE__
, 
__CHANNEL__
) \

177 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC1PE
) :\

178 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC2PE
) :\

179 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC3PE
) :\

180 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC4PE
))

	)

191 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
);

192 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

194 
HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

195 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

198 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
);

199 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

201 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

202 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

204 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

205 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

210 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

211 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

212 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

219 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

220 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

223 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

224 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

227 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

228 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

238 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

239 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

242 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

243 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

245 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

246 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

256 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

257 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

260 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

261 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

273 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

274 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

275 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

276 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

277 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

278 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

279 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
);

283 
HAL_StusTy³Def
 
HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
);

292 
HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
);

293 
HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
);

298 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

299 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

300 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

305 
HAL_TIM_S‹Ty³Def
 
HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

322 
TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

336 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h

37 #iâdeà
__STM32F1xx_HAL_UART_H


38 
	#__STM32F1xx_HAL_UART_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f1xx_h®_def.h
"

65 
ušt32_t
 
BaudR©e
;

70 
ušt32_t
 
WÜdL’gth
;

73 
ušt32_t
 
StÝB™s
;

76 
ušt32_t
 
P¬™y
;

83 
ušt32_t
 
Mode
;

86 
ušt32_t
 
HwFlowCŽ
;

89 
ušt32_t
 
Ov”Sam¶šg
;

92 }
	tUART_In™Ty³Def
;

135 
HAL_UART_STATE_RESET
 = 0x00U,

137 
HAL_UART_STATE_READY
 = 0x20U,

139 
HAL_UART_STATE_BUSY
 = 0x24U,

141 
HAL_UART_STATE_BUSY_TX
 = 0x21U,

143 
HAL_UART_STATE_BUSY_RX
 = 0x22U,

145 
HAL_UART_STATE_BUSY_TX_RX
 = 0x23U,

148 
HAL_UART_STATE_TIMEOUT
 = 0xA0U,

150 
HAL_UART_STATE_ERROR
 = 0xE0U

152 }
	tHAL_UART_S‹Ty³Def
;

159 
USART_Ty³Def
 *
In¡ªû
;

161 
UART_In™Ty³Def
 
In™
;

163 
ušt8_t
 *
pTxBuffPŒ
;

165 
ušt16_t
 
TxXãrSize
;

167 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

169 
ušt8_t
 *
pRxBuffPŒ
;

171 
ušt16_t
 
RxXãrSize
;

173 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

175 
DMA_HªdËTy³Def
 *
hdm©x
;

177 
DMA_HªdËTy³Def
 *
hdm¬x
;

179 
HAL_LockTy³Def
 
Lock
;

181 
__IO
 
HAL_UART_S‹Ty³Def
 
gS‹
;

185 
__IO
 
HAL_UART_S‹Ty³Def
 
RxS‹
;

188 
__IO
 
ušt32_t
 
E¼ÜCode
;

189 }
	tUART_HªdËTy³Def
;

203 
	#HAL_UART_ERROR_NONE
 0x00000000U

	)

204 
	#HAL_UART_ERROR_PE
 0x00000001U

	)

205 
	#HAL_UART_ERROR_NE
 0x00000002U

	)

206 
	#HAL_UART_ERROR_FE
 0x00000004U

	)

207 
	#HAL_UART_ERROR_ORE
 0x00000008U

	)

208 
	#HAL_UART_ERROR_DMA
 0x00000010U

	)

216 
	#UART_WORDLENGTH_8B
 0x00000000U

	)

217 
	#UART_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

225 
	#UART_STOPBITS_1
 0x00000000U

	)

226 
	#UART_STOPBITS_2
 ((
ušt32_t
)
USART_CR2_STOP_1
)

	)

234 
	#UART_PARITY_NONE
 0x00000000U

	)

235 
	#UART_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

236 
	#UART_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

244 
	#UART_HWCONTROL_NONE
 0x00000000U

	)

245 
	#UART_HWCONTROL_RTS
 ((
ušt32_t
)
USART_CR3_RTSE
)

	)

246 
	#UART_HWCONTROL_CTS
 ((
ušt32_t
)
USART_CR3_CTSE
)

	)

247 
	#UART_HWCONTROL_RTS_CTS
 ((
ušt32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

255 
	#UART_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

256 
	#UART_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

257 
	#UART_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

265 
	#UART_STATE_DISABLE
 0x00000000U

	)

266 
	#UART_STATE_ENABLE
 ((
ušt32_t
)
USART_CR1_UE
)

	)

275 
	#UART_OVERSAMPLING_16
 0x00000000U

	)

276 #ià
defšed
(
USART_CR1_OVER8
)

277 
	#UART_OVERSAMPLING_8
 ((
ušt32_t
)
USART_CR1_OVER8
)

	)

287 
	#UART_LINBREAKDETECTLENGTH_10B
 0x00000000U

	)

288 
	#UART_LINBREAKDETECTLENGTH_11B
 ((
ušt32_t
)
USART_CR2_LBDL
)

	)

295 
	#UART_WAKEUPMETHOD_IDLELINE
 0x00000000U

	)

296 
	#UART_WAKEUPMETHOD_ADDRESSMARK
 ((
ušt32_t
)
USART_CR1_WAKE
)

	)

306 
	#UART_FLAG_CTS
 ((
ušt32_t
)
USART_SR_CTS
)

	)

307 
	#UART_FLAG_LBD
 ((
ušt32_t
)
USART_SR_LBD
)

	)

308 
	#UART_FLAG_TXE
 ((
ušt32_t
)
USART_SR_TXE
)

	)

309 
	#UART_FLAG_TC
 ((
ušt32_t
)
USART_SR_TC
)

	)

310 
	#UART_FLAG_RXNE
 ((
ušt32_t
)
USART_SR_RXNE
)

	)

311 
	#UART_FLAG_IDLE
 ((
ušt32_t
)
USART_SR_IDLE
)

	)

312 
	#UART_FLAG_ORE
 ((
ušt32_t
)
USART_SR_ORE
)

	)

313 
	#UART_FLAG_NE
 ((
ušt32_t
)
USART_SR_NE
)

	)

314 
	#UART_FLAG_FE
 ((
ušt32_t
)
USART_SR_FE
)

	)

315 
	#UART_FLAG_PE
 ((
ušt32_t
)
USART_SR_PE
)

	)

330 
	#UART_IT_PE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_PEIE
))

	)

331 
	#UART_IT_TXE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TXEIE
))

	)

332 
	#UART_IT_TC
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TCIE
))

	)

333 
	#UART_IT_RXNE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_RXNEIE
))

	)

334 
	#UART_IT_IDLE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_IDLEIE
))

	)

336 
	#UART_IT_LBD
 ((
ušt32_t
)(
UART_CR2_REG_INDEX
 << 28U | 
USART_CR2_LBDIE
))

	)

338 
	#UART_IT_CTS
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28U | 
USART_CR3_CTSIE
))

	)

339 
	#UART_IT_ERR
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28U | 
USART_CR3_EIE
))

	)

358 
	#__HAL_UART_RESET_HANDLE_STATE
(
__HANDLE__
) do{ \

359 (
__HANDLE__
)->
gS‹
 = 
HAL_UART_STATE_RESET
; \

360 (
__HANDLE__
)->
RxS‹
 = 
HAL_UART_STATE_RESET
; \

361 } 0U)

	)

368 
	#__HAL_UART_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

388 
	#__HAL_UART_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

411 
	#__HAL_UART_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

418 
	#__HAL_UART_CLEAR_PEFLAG
(
__HANDLE__
) \

420 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

421 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

422 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

423 
	`UNUSED
(
tm´eg
); \

424 } 0U)

	)

431 
	#__HAL_UART_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

438 
	#__HAL_UART_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

445 
	#__HAL_UART_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

452 
	#__HAL_UART_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

469 
	#__HAL_UART_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð
UART_CR1_REG_INDEX
)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

470 (((
__INTERRUPT__
è>> 28Uè=ð
UART_CR2_REG_INDEX
)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

471 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
UART_IT_MASK
)))

	)

488 
	#__HAL_UART_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð
UART_CR1_REG_INDEX
)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

489 (((
__INTERRUPT__
è>> 28Uè=ð
UART_CR2_REG_INDEX
)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

490 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
UART_IT_MASK
)))

	)

507 
	#__HAL_UART_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28Uè=ð
UART_CR1_REG_INDEX
)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)è>> 28Uè=ð
UART_CR2_REG_INDEX
)? \

508 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
UART_IT_MASK
))

	)

523 
	#__HAL_UART_HWCONTROL_CTS_ENABLE
(
__HANDLE__
) \

525 
	`SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

526 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_CTSE
; \

527 } 0U)

	)

542 
	#__HAL_UART_HWCONTROL_CTS_DISABLE
(
__HANDLE__
) \

544 
	`CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

545 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_CTSE
); \

546 } 0U)

	)

561 
	#__HAL_UART_HWCONTROL_RTS_ENABLE
(
__HANDLE__
) \

563 
	`SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
); \

564 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_RTSE
; \

565 } 0U)

	)

580 
	#__HAL_UART_HWCONTROL_RTS_DISABLE
(
__HANDLE__
) \

582 
	`CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
);\

583 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_RTSE
); \

584 } 0U)

	)

586 #ià
defšed
(
USART_CR3_ONEBIT
)

590 
	#__HAL_UART_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

596 
	#__HAL_UART_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

602 
	#__HAL_UART_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

607 
	#__HAL_UART_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

620 
HAL_StusTy³Def
 
HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

621 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

622 
HAL_StusTy³Def
 
HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
);

623 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
);

624 
HAL_StusTy³Def
 
HAL_UART_DeIn™
 (
UART_HªdËTy³Def
 *
hu¬t
);

625 
HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
);

626 
HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
);

635 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

636 
HAL_StusTy³Def
 
HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

637 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

638 
HAL_StusTy³Def
 
HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

639 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

640 
HAL_StusTy³Def
 
HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

641 
HAL_StusTy³Def
 
HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
);

642 
HAL_StusTy³Def
 
HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
);

643 
HAL_StusTy³Def
 
HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
);

645 
HAL_StusTy³Def
 
HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
);

646 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
);

647 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
);

648 
HAL_StusTy³Def
 
HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

649 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

650 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

652 
HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
);

653 
HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

654 
HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

655 
HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

656 
HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

657 
HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

658 
HAL_UART_AbÜtC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

659 
HAL_UART_AbÜtT¿nsm™C¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

660 
HAL_UART_AbÜtReûiveC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

669 
HAL_StusTy³Def
 
HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
);

670 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

671 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

672 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
);

673 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
);

682 
HAL_UART_S‹Ty³Def
 
HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
);

683 
ušt32_t
 
HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
);

700 
	#UART_IT_MASK
 0x0000FFFFU

	)

702 
	#UART_CR1_REG_INDEX
 1U

	)

703 
	#UART_CR2_REG_INDEX
 2U

	)

704 
	#UART_CR3_REG_INDEX
 3U

	)

713 
	#IS_UART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
) || \

714 ((
LENGTH
è=ð
UART_WORDLENGTH_9B
))

	)

715 
	#IS_UART_LIN_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
))

	)

716 
	#IS_UART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
UART_STOPBITS_1
) || \

717 ((
STOPBITS
è=ð
UART_STOPBITS_2
))

	)

718 
	#IS_UART_PARITY
(
PARITY
è(((PARITYè=ð
UART_PARITY_NONE
) || \

719 ((
PARITY
è=ð
UART_PARITY_EVEN
) || \

720 ((
PARITY
è=ð
UART_PARITY_ODD
))

	)

721 
	#IS_UART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

722 (((
CONTROL
è=ð
UART_HWCONTROL_NONE
) || \

723 ((
CONTROL
è=ð
UART_HWCONTROL_RTS
) || \

724 ((
CONTROL
è=ð
UART_HWCONTROL_CTS
) || \

725 ((
CONTROL
è=ð
UART_HWCONTROL_RTS_CTS
))

	)

726 
	#IS_UART_MODE
(
MODE
è((((MODEè& 0x0000FFF3Uè=ð0x00Uè&& ((MODEè!ð0x00U))

	)

727 
	#IS_UART_STATE
(
STATE
è(((STATEè=ð
UART_STATE_DISABLE
) || \

728 ((
STATE
è=ð
UART_STATE_ENABLE
))

	)

729 #ià
defšed
(
USART_CR1_OVER8
)

730 
	#IS_UART_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
) || \

731 ((
SAMPLING
è=ð
UART_OVERSAMPLING_8
))

	)

733 
	#IS_UART_LIN_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
))

	)

734 
	#IS_UART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_LINBREAKDETECTLENGTH_10B
) || \

735 ((
LENGTH
è=ð
UART_LINBREAKDETECTLENGTH_11B
))

	)

736 
	#IS_UART_WAKEUPMETHOD
(
WAKEUP
è(((WAKEUPè=ð
UART_WAKEUPMETHOD_IDLELINE
) || \

737 ((
WAKEUP
è=ð
UART_WAKEUPMETHOD_ADDRESSMARK
))

	)

738 
	#IS_UART_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 4500001U)

	)

739 
	#IS_UART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0x0FU)

	)

741 
	#UART_DIV_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(4U*(_BAUD_)))

	)

742 
	#UART_DIVMANT_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_))/100U)

	)

743 
	#UART_DIVFRAQ_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)è* 100U)è* 16U + 50Uè/ 100U)

	)

746 
	#UART_BRR_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)) << 4U) + \

747 (
	`UART_DIVFRAQ_SAMPLING16
((
_PCLK_
), (
_BAUD_
)) & 0xF0U)) + \

748 (
	`UART_DIVFRAQ_SAMPLING16
((
_PCLK_
), (
_BAUD_
)è& 0x0FU))

	)

750 
	#UART_DIV_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(2U*(_BAUD_)))

	)

751 
	#UART_DIVMANT_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_))/100U)

	)

752 
	#UART_DIVFRAQ_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)è* 100U)è* 8U + 50Uè/ 100U)

	)

755 
	#UART_BRR_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)) << 4U) + \

756 ((
	`UART_DIVFRAQ_SAMPLING8
((
_PCLK_
), (
_BAUD_
)) & 0xF8U) << 1U)) + \

757 (
	`UART_DIVFRAQ_SAMPLING8
((
_PCLK_
), (
_BAUD_
)è& 0x07U))

	)

779 #ifdeà
__ýlu¥lus


	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c

52 
	~"¡m32f1xx_h®.h
"

63 #ifdeà
HAL_MODULE_ENABLED


74 
	#__STM32F1xx_HAL_VERSION_MAIN
 (0x01Uè

	)

75 
	#__STM32F1xx_HAL_VERSION_SUB1
 (0x01Uè

	)

76 
	#__STM32F1xx_HAL_VERSION_SUB2
 (0x02Uè

	)

77 
	#__STM32F1xx_HAL_VERSION_RC
 (0x00Uè

	)

78 
	#__STM32F1xx_HAL_VERSION
 ((
__STM32F1xx_HAL_VERSION_MAIN
 << 24)\

79 |(
__STM32F1xx_HAL_VERSION_SUB1
 << 16)\

80 |(
__STM32F1xx_HAL_VERSION_SUB2
 << 8 )\

81 |(
__STM32F1xx_HAL_VERSION_RC
))

	)

83 
	#IDCODE_DEVID_MASK
 0x00000FFFU

	)

95 
__IO
 
ušt32_t
 
	guwTick
;

96 
ušt32_t
 
	guwTickPrio
 = (1UL << 
__NVIC_PRIO_BITS
);

97 
HAL_TickF»qTy³Def
 
	guwTickF»q
 = 
HAL_TICK_FREQ_DEFAULT
;

158 
HAL_StusTy³Def
 
	$HAL_In™
()

161 #ià(
PREFETCH_ENABLE
 != 0)

162 #ià
	`defšed
(
STM32F101x6
è|| defšed(
STM32F101xB
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
) || \

163 
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
) || \

164 
	`defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
) || \

165 
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

168 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

173 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

176 
	`HAL_In™Tick
(
TICK_INT_PRIORITY
);

179 
	`HAL_M¥In™
();

182  
HAL_OK
;

183 
	}
}

191 
HAL_StusTy³Def
 
	$HAL_DeIn™
()

194 
	`__HAL_RCC_APB1_FORCE_RESET
();

195 
	`__HAL_RCC_APB1_RELEASE_RESET
();

197 
	`__HAL_RCC_APB2_FORCE_RESET
();

198 
	`__HAL_RCC_APB2_RELEASE_RESET
();

200 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

201 
	`__HAL_RCC_AHB_FORCE_RESET
();

202 
	`__HAL_RCC_AHB_RELEASE_RESET
();

206 
	`HAL_M¥DeIn™
();

209  
HAL_OK
;

210 
	}
}

216 
__w—k
 
	$HAL_M¥In™
()

221 
	}
}

227 
__w—k
 
	$HAL_M¥DeIn™
()

232 
	}
}

250 
__w—k
 
HAL_StusTy³Def
 
	$HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
)

253 ià(
	`HAL_SYSTICK_CÚfig
(
Sy¡emCÜeClock
 / (1000U / 
uwTickF»q
)) > 0U)

255  
HAL_ERROR
;

259 ià(
TickPriÜ™y
 < (1UL << 
__NVIC_PRIO_BITS
))

261 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 
TickPriÜ™y
, 0U);

262 
uwTickPrio
 = 
TickPriÜ™y
;

266  
HAL_ERROR
;

270  
HAL_OK
;

271 
	}
}

309 
__w—k
 
	$HAL_IncTick
()

311 
uwTick
 +ð
uwTickF»q
;

312 
	}
}

320 
__w—k
 
ušt32_t
 
	$HAL_G‘Tick
()

322  
uwTick
;

323 
	}
}

329 
ušt32_t
 
	$HAL_G‘TickPrio
()

331  
uwTickPrio
;

332 
	}
}

338 
HAL_StusTy³Def
 
	$HAL_S‘TickF»q
(
HAL_TickF»qTy³Def
 
F»q
)

340 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

341 
	`as£¹_·¿m
(
	`IS_TICKFREQ
(
F»q
));

343 ià(
uwTickF»q
 !ð
F»q
)

345 
uwTickF»q
 = 
F»q
;

348 
¡©us
 = 
	`HAL_In™Tick
(
uwTickPrio
);

351  
¡©us
;

352 
	}
}

358 
HAL_TickF»qTy³Def
 
	$HAL_G‘TickF»q
()

360  
uwTickF»q
;

361 
	}
}

374 
__w—k
 
	$HAL_D–ay
(
ušt32_t
 
D–ay
)

376 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

377 
ušt32_t
 
wa™
 = 
D–ay
;

380 ià(
wa™
 < 
HAL_MAX_DELAY
)

382 
wa™
 +ð(
ušt32_t
)(
uwTickF»q
);

385 (
	`HAL_G‘Tick
(è- 
tick¡¬t
è< 
wa™
)

388 
	}
}

400 
__w—k
 
	$HAL_Su¥’dTick
()

403 
	`CLEAR_BIT
(
SysTick
->
CTRL
, 
SysTick_CTRL_TICKINT_Msk
);

404 
	}
}

416 
__w—k
 
	$HAL_ResumeTick
()

419 
	`SET_BIT
(
SysTick
->
CTRL
, 
SysTick_CTRL_TICKINT_Msk
);

420 
	}
}

426 
ušt32_t
 
	$HAL_G‘H®V”siÚ
()

428  
__STM32F1xx_HAL_VERSION
;

429 
	}
}

442 
ušt32_t
 
	$HAL_G‘REVID
()

444  ((
DBGMCU
->
IDCODE
è>> 
DBGMCU_IDCODE_REV_ID_Pos
);

445 
	}
}

458 
ušt32_t
 
	$HAL_G‘DEVID
()

460  ((
DBGMCU
->
IDCODE
è& 
IDCODE_DEVID_MASK
);

461 
	}
}

467 
	$HAL_DBGMCU_EÇbËDBGSË•Mode
()

469 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

470 
	}
}

483 
	$HAL_DBGMCU_Di§bËDBGSË•Mode
()

485 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

486 
	}
}

513 
	$HAL_DBGMCU_EÇbËDBGStÝMode
()

515 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

516 
	}
}

529 
	$HAL_DBGMCU_Di§bËDBGStÝMode
()

531 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

532 
	}
}

545 
	$HAL_DBGMCU_EÇbËDBGSndbyMode
()

547 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

548 
	}
}

561 
	$HAL_DBGMCU_Di§bËDBGSndbyMode
()

563 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

564 
	}
}

571 
	$HAL_G‘UID
(
ušt32_t
 *
UID
)

573 
UID
[0] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)
UID_BASE
)));

574 
UID
[1] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)(
UID_BASE
 + 4U))));

575 
UID
[2] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)(
UID_BASE
 + 8U))));

576 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.c

276 
	~"¡m32f1xx_h®.h
"

287 #ifdeà
HAL_ADC_MODULE_ENABLED


301 
	#ADC_ENABLE_TIMEOUT
 2U

	)

302 
	#ADC_DISABLE_TIMEOUT
 2U

	)

307 
	#ADC_STAB_DELAY_US
 1U

	)

312 
	#ADC_TEMPSENSOR_DELAY_US
 10U

	)

372 
HAL_StusTy³Def
 
	$HAL_ADC_In™
(
ADC_HªdËTy³Def
* 
hadc
)

374 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

375 
ušt32_t
 
tmp_ü1
 = 0U;

376 
ušt32_t
 
tmp_ü2
 = 0U;

377 
ušt32_t
 
tmp_sqr1
 = 0U;

380 if(
hadc
 =ð
NULL
)

382  
HAL_ERROR
;

386 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

387 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
hadc
->
In™
.
D©aAlign
));

388 
	`as£¹_·¿m
(
	`IS_ADC_SCAN_MODE
(
hadc
->
In™
.
SÿnCÚvMode
));

389 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

390 
	`as£¹_·¿m
(
	`IS_ADC_EXTTRIG
(
hadc
->
In™
.
Ex‹º®TrigCÚv
));

392 if(
hadc
->
In™
.
SÿnCÚvMode
 !ð
ADC_SCAN_DISABLE
)

394 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_NB_CONV
(
hadc
->
In™
.
NbrOfCÚv”siÚ
));

395 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
DiscÚtšuousCÚvMode
));

396 if(
hadc
->
In™
.
DiscÚtšuousCÚvMode
 !ð
DISABLE
)

398 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISCONT_NUMBER
(
hadc
->
In™
.
NbrOfDiscCÚv”siÚ
));

409 ià(
hadc
->
S‹
 =ð
HAL_ADC_STATE_RESET
)

412 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

415 
hadc
->
Lock
 = 
HAL_UNLOCKED
;

418 
	`HAL_ADC_M¥In™
(
hadc
);

426 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

431 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_INTERNAL
) &&

432 (
tmp_h®_¡©us
 =ð
HAL_OK
) )

435 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

436 
HAL_ADC_STATE_REG_BUSY
 | 
HAL_ADC_STATE_INJ_BUSY
,

437 
HAL_ADC_STATE_BUSY_INTERNAL
);

451 
tmp_ü2
 |ð(
hadc
->
In™
.
D©aAlign
 |

452 
	`ADC_CFGR_EXTSEL
(
hadc
, hadc->
In™
.
Ex‹º®TrigCÚv
) |

453 
	`ADC_CR2_CONTINUOUS
(
hadc
->
In™
.
CÚtšuousCÚvMode
) );

459 
tmp_ü1
 |ð(
	`ADC_CR1_SCAN_SET
(
hadc
->
In™
.
SÿnCÚvMode
));

464 ià(
hadc
->
In™
.
DiscÚtšuousCÚvMode
 =ð
ENABLE
)

466 ià(
hadc
->
In™
.
CÚtšuousCÚvMode
 =ð
DISABLE
)

470 
	`SET_BIT
(
tmp_ü1
, 
ADC_CR1_DISCEN
 |

471 
	`ADC_CR1_DISCONTINUOUS_NUM
(
hadc
->
In™
.
NbrOfDiscCÚv”siÚ
) );

479 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

482 
	`SET_BIT
(
hadc
->
E¼ÜCode
, 
HAL_ADC_ERROR_INTERNAL
);

487 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
CR1
,

488 
ADC_CR1_SCAN
 |

489 
ADC_CR1_DISCEN
 |

490 
ADC_CR1_DISCNUM
 ,

491 
tmp_ü1
 );

494 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
CR2
,

495 
ADC_CR2_ALIGN
 |

496 
ADC_CR2_EXTSEL
 |

497 
ADC_CR2_EXTTRIG
 |

498 
ADC_CR2_CONT
 ,

499 
tmp_ü2
 );

510 ià(
	`ADC_CR1_SCAN_SET
(
hadc
->
In™
.
SÿnCÚvMode
è=ð
ADC_SCAN_ENABLE
)

512 
tmp_sqr1
 = 
	`ADC_SQR1_L_SHIFT
(
hadc
->
In™
.
NbrOfCÚv”siÚ
);

515 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
SQR1
,

516 
ADC_SQR1_L
 ,

517 
tmp_sqr1
 );

525 ià(
	`READ_BIT
(
hadc
->
In¡ªû
->
CR2
, ~(
ADC_CR2_ADON
 | 
ADC_CR2_DMA
 |

526 
ADC_CR2_SWSTART
 | 
ADC_CR2_JSWSTART
 |

527 
ADC_CR2_JEXTTRIG
 | 
ADC_CR2_JEXTSEL
 |

528 
ADC_CR2_TSVREFE
 ))

529 =ð
tmp_ü2
)

532 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

535 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

536 
HAL_ADC_STATE_BUSY_INTERNAL
,

537 
HAL_ADC_STATE_READY
);

542 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

543 
HAL_ADC_STATE_BUSY_INTERNAL
,

544 
HAL_ADC_STATE_ERROR_INTERNAL
);

547 
	`SET_BIT
(
hadc
->
E¼ÜCode
, 
HAL_ADC_ERROR_INTERNAL
);

549 
tmp_h®_¡©us
 = 
HAL_ERROR
;

556 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_INTERNAL
);

558 
tmp_h®_¡©us
 = 
HAL_ERROR
;

562  
tmp_h®_¡©us
;

563 
	}
}

573 
HAL_StusTy³Def
 
	$HAL_ADC_DeIn™
(
ADC_HªdËTy³Def
* 
hadc
)

575 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

578 if(
hadc
 =ð
NULL
)

580  
HAL_ERROR
;

584 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

587 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_BUSY_INTERNAL
);

591 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

596 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

604 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, (
ADC_FLAG_AWD
 | 
ADC_FLAG_JEOC
 | 
ADC_FLAG_EOC
 |

605 
ADC_FLAG_JSTRT
 | 
ADC_FLAG_STRT
));

608 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
CR1
, (
ADC_CR1_AWDEN
 | 
ADC_CR1_JAWDEN
 | 
ADC_CR1_DISCNUM
 |

609 
ADC_CR1_JDISCEN
 | 
ADC_CR1_DISCEN
 | 
ADC_CR1_JAUTO
 |

610 
ADC_CR1_AWDSGL
 | 
ADC_CR1_SCAN
 | 
ADC_CR1_JEOCIE
 |

611 
ADC_CR1_AWDIE
 | 
ADC_CR1_EOCIE
 | 
ADC_CR1_AWDCH
 ));

614 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
CR2
, (
ADC_CR2_TSVREFE
 | 
ADC_CR2_SWSTART
 | 
ADC_CR2_JSWSTART
 |

615 
ADC_CR2_EXTTRIG
 | 
ADC_CR2_EXTSEL
 | 
ADC_CR2_JEXTTRIG
 |

616 
ADC_CR2_JEXTSEL
 | 
ADC_CR2_ALIGN
 | 
ADC_CR2_DMA
 |

617 
ADC_CR2_RSTCAL
 | 
ADC_CR2_CAL
 | 
ADC_CR2_CONT
 |

618 
ADC_CR2_ADON
 ));

621 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
SMPR1
, (
ADC_SMPR1_SMP17
 | 
ADC_SMPR1_SMP16
 | 
ADC_SMPR1_SMP15
 |

622 
ADC_SMPR1_SMP14
 | 
ADC_SMPR1_SMP13
 | 
ADC_SMPR1_SMP12
 |

623 
ADC_SMPR1_SMP11
 | 
ADC_SMPR1_SMP10
 ));

626 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
SMPR2
, (
ADC_SMPR2_SMP9
 | 
ADC_SMPR2_SMP8
 | 
ADC_SMPR2_SMP7
 |

627 
ADC_SMPR2_SMP6
 | 
ADC_SMPR2_SMP5
 | 
ADC_SMPR2_SMP4
 |

628 
ADC_SMPR2_SMP3
 | 
ADC_SMPR2_SMP2
 | 
ADC_SMPR2_SMP1
 |

629 
ADC_SMPR2_SMP0
 ));

632 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
JOFR1
, 
ADC_JOFR1_JOFFSET1
);

634 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
JOFR2
, 
ADC_JOFR2_JOFFSET2
);

636 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
JOFR3
, 
ADC_JOFR3_JOFFSET3
);

638 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
JOFR4
, 
ADC_JOFR4_JOFFSET4
);

641 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
HTR
, 
ADC_HTR_HT
);

643 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
LTR
, 
ADC_LTR_LT
);

646 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
SQR1
, 
ADC_SQR1_L
 |

647 
ADC_SQR1_SQ16
 | 
ADC_SQR1_SQ15
 |

648 
ADC_SQR1_SQ14
 | 
ADC_SQR1_SQ13
 );

651 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
SQR1
, 
ADC_SQR1_L
 |

652 
ADC_SQR1_SQ16
 | 
ADC_SQR1_SQ15
 |

653 
ADC_SQR1_SQ14
 | 
ADC_SQR1_SQ13
 );

656 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
SQR2
, 
ADC_SQR2_SQ12
 | 
ADC_SQR2_SQ11
 | 
ADC_SQR2_SQ10
 |

657 
ADC_SQR2_SQ9
 | 
ADC_SQR2_SQ8
 | 
ADC_SQR2_SQ7
 );

660 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
SQR3
, 
ADC_SQR3_SQ6
 | 
ADC_SQR3_SQ5
 | 
ADC_SQR3_SQ4
 |

661 
ADC_SQR3_SQ3
 | 
ADC_SQR3_SQ2
 | 
ADC_SQR3_SQ1
 );

664 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
JSQR
, 
ADC_JSQR_JL
 |

665 
ADC_JSQR_JSQ4
 | 
ADC_JSQR_JSQ3
 |

666 
ADC_JSQR_JSQ2
 | 
ADC_JSQR_JSQ1
 );

669 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
JSQR
, 
ADC_JSQR_JL
 |

670 
ADC_JSQR_JSQ4
 | 
ADC_JSQR_JSQ3
 |

671 
ADC_JSQR_JSQ2
 | 
ADC_JSQR_JSQ1
 );

689 
	`HAL_ADC_M¥DeIn™
(
hadc
);

692 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

695 
hadc
->
S‹
 = 
HAL_ADC_STATE_RESET
;

700 
	`__HAL_UNLOCK
(
hadc
);

703  
tmp_h®_¡©us
;

704 
	}
}

711 
__w—k
 
	$HAL_ADC_M¥In™
(
ADC_HªdËTy³Def
* 
hadc
)

714 
	`UNUSED
(
hadc
);

718 
	}
}

725 
__w—k
 
	$HAL_ADC_M¥DeIn™
(
ADC_HªdËTy³Def
* 
hadc
)

728 
	`UNUSED
(
hadc
);

732 
	}
}

766 
HAL_StusTy³Def
 
	$HAL_ADC_S¹
(
ADC_HªdËTy³Def
* 
hadc
)

768 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

771 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

774 
	`__HAL_LOCK
(
hadc
);

777 
tmp_h®_¡©us
 = 
	`ADC_EÇbË
(
hadc
);

780 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

785 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

786 
HAL_ADC_STATE_READY
 | 
HAL_ADC_STATE_REG_EOC
,

787 
HAL_ADC_STATE_REG_BUSY
);

792 ià(
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
))

795 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

799 ià(
	`READ_BIT
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
è!ð
RESET
)

801 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
, 
HAL_ADC_STATE_INJ_BUSY
);

807 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

811 ià(
	`ADC_MULTIMODE_AUTO_INJECTED
(
hadc
))

813 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
, 
HAL_ADC_STATE_INJ_BUSY
);

818 ià(
	`HAL_IS_BIT_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_BUSY
))

821 
	`CLEAR_BIT
(
hadc
->
E¼ÜCode
, (
HAL_ADC_ERROR_OVR
 | 
HAL_ADC_ERROR_DMA
));

826 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

832 
	`__HAL_UNLOCK
(
hadc
);

836 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_EOC
);

848 ià(
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
) &&

849 
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
) )

852 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, (
ADC_CR2_SWSTART
 | 
ADC_CR2_EXTTRIG
));

857 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_EXTTRIG
);

863 
	`__HAL_UNLOCK
(
hadc
);

867  
tmp_h®_¡©us
;

868 
	}
}

879 
HAL_StusTy³Def
 
	$HAL_ADC_StÝ
(
ADC_HªdËTy³Def
* 
hadc
)

881 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

884 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

887 
	`__HAL_LOCK
(
hadc
);

891 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

894 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

897 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

898 
HAL_ADC_STATE_REG_BUSY
 | 
HAL_ADC_STATE_INJ_BUSY
,

899 
HAL_ADC_STATE_READY
);

903 
	`__HAL_UNLOCK
(
hadc
);

906  
tmp_h®_¡©us
;

907 
	}
}

923 
HAL_StusTy³Def
 
	$HAL_ADC_PÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
)

925 
ušt32_t
 
tick¡¬t
 = 0U;

929 
__IO
 
ušt32_t
 
CÚv”siÚ_Timeout_CPU_cyþes
 = 0U;

930 
ušt32_t
 
CÚv”siÚ_Timeout_CPU_cyþes_max
 = 0U;

933 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

936 
tick¡¬t
 = 
	`HAL_G‘Tick
();

941 ià(
	`HAL_IS_BIT_SET
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_DMA
))

944 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

947 
	`__HAL_UNLOCK
(
hadc
);

949  
HAL_ERROR
;

966 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_SCAN
) &&

967 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
SQR1
, 
ADC_SQR1_L
) )

970 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
SR
, 
ADC_FLAG_EOC
))

973 if(
Timeout
 !ð
HAL_MAX_DELAY
)

975 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

978 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_TIMEOUT
);

981 
	`__HAL_UNLOCK
(
hadc
);

983  
HAL_TIMEOUT
;

994 
CÚv”siÚ_Timeout_CPU_cyþes_max
 = ((
Sy¡emCÜeClock


995 / 
	`HAL_RCCEx_G‘P”hCLKF»q
(
RCC_PERIPHCLK_ADC
))

996 * 
	`ADC_CONVCYCLES_MAX_RANGE
(
hadc
) );

998 
CÚv”siÚ_Timeout_CPU_cyþes
 < 
CÚv”siÚ_Timeout_CPU_cyþes_max
)

1001 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1003 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

1006 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_TIMEOUT
);

1009 
	`__HAL_UNLOCK
(
hadc
);

1011  
HAL_TIMEOUT
;

1014 
CÚv”siÚ_Timeout_CPU_cyþes
 ++;

1019 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_STRT
 | 
ADC_FLAG_EOC
);

1022 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_EOC
);

1029 if(
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
) &&

1030 (
hadc
->
In™
.
CÚtšuousCÚvMode
 =ð
DISABLE
) )

1033 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_BUSY
);

1035 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_BUSY
))

1037 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_READY
);

1042  
HAL_OK
;

1043 
	}
}

1054 
HAL_StusTy³Def
 
	$HAL_ADC_PÞlFÜEv’t
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Ev’tTy³
, ušt32_ˆ
Timeout
)

1056 
ušt32_t
 
tick¡¬t
 = 0U;

1059 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

1060 
	`as£¹_·¿m
(
	`IS_ADC_EVENT_TYPE
(
Ev’tTy³
));

1063 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1066 
	`__HAL_ADC_GET_FLAG
(
hadc
, 
Ev’tTy³
è=ð
RESET
)

1069 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1071 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1074 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_TIMEOUT
);

1077 
	`__HAL_UNLOCK
(
hadc
);

1079  
HAL_TIMEOUT
;

1086 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_AWD1
);

1089 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_AWD
);

1092  
HAL_OK
;

1093 
	}
}

1103 
HAL_StusTy³Def
 
	$HAL_ADC_S¹_IT
(
ADC_HªdËTy³Def
* 
hadc
)

1105 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

1108 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

1111 
	`__HAL_LOCK
(
hadc
);

1114 
tmp_h®_¡©us
 = 
	`ADC_EÇbË
(
hadc
);

1117 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

1122 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

1123 
HAL_ADC_STATE_READY
 | 
HAL_ADC_STATE_REG_EOC
 | 
HAL_ADC_STATE_REG_OVR
 | 
HAL_ADC_STATE_REG_EOSMP
,

1124 
HAL_ADC_STATE_REG_BUSY
);

1129 ià(
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
))

1132 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

1136 ià(
	`READ_BIT
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
è!ð
RESET
)

1138 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
, 
HAL_ADC_STATE_INJ_BUSY
);

1144 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

1148 ià(
	`ADC_MULTIMODE_AUTO_INJECTED
(
hadc
))

1150 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
, 
HAL_ADC_STATE_INJ_BUSY
);

1155 ià(
	`HAL_IS_BIT_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_BUSY
))

1158 
	`CLEAR_BIT
(
hadc
->
E¼ÜCode
, (
HAL_ADC_ERROR_OVR
 | 
HAL_ADC_ERROR_DMA
));

1163 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

1169 
	`__HAL_UNLOCK
(
hadc
);

1173 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_EOC
);

1176 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_EOC
);

1185 ià(
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
) &&

1186 
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
) )

1189 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, (
ADC_CR2_SWSTART
 | 
ADC_CR2_EXTTRIG
));

1194 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_EXTTRIG
);

1200 
	`__HAL_UNLOCK
(
hadc
);

1204  
tmp_h®_¡©us
;

1205 
	}
}

1214 
HAL_StusTy³Def
 
	$HAL_ADC_StÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
)

1216 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

1219 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

1222 
	`__HAL_LOCK
(
hadc
);

1226 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

1229 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

1232 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_EOC
);

1235 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

1236 
HAL_ADC_STATE_REG_BUSY
 | 
HAL_ADC_STATE_INJ_BUSY
,

1237 
HAL_ADC_STATE_READY
);

1241 
	`__HAL_UNLOCK
(
hadc
);

1244  
tmp_h®_¡©us
;

1245 
	}
}

1271 
HAL_StusTy³Def
 
	$HAL_ADC_S¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
)

1273 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

1276 
	`as£¹_·¿m
(
	`IS_ADC_DMA_CAPABILITY_INSTANCE
(
hadc
->
In¡ªû
));

1281 if(
	`ADC_MULTIMODE_IS_ENABLE
(
hadc
è=ð
RESET
)

1284 
	`__HAL_LOCK
(
hadc
);

1287 
tmp_h®_¡©us
 = 
	`ADC_EÇbË
(
hadc
);

1290 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

1295 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

1296 
HAL_ADC_STATE_READY
 | 
HAL_ADC_STATE_REG_EOC
 | 
HAL_ADC_STATE_REG_OVR
 | 
HAL_ADC_STATE_REG_EOSMP
,

1297 
HAL_ADC_STATE_REG_BUSY
);

1302 ià(
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
))

1305 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

1309 ià(
	`READ_BIT
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
è!ð
RESET
)

1311 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
, 
HAL_ADC_STATE_INJ_BUSY
);

1317 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

1321 ià(
	`ADC_MULTIMODE_AUTO_INJECTED
(
hadc
))

1323 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
, 
HAL_ADC_STATE_INJ_BUSY
);

1328 ià(
	`HAL_IS_BIT_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_BUSY
))

1331 
	`CLEAR_BIT
(
hadc
->
E¼ÜCode
, (
HAL_ADC_ERROR_OVR
 | 
HAL_ADC_ERROR_DMA
));

1336 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

1342 
	`__HAL_UNLOCK
(
hadc
);

1345 
hadc
->
DMA_HªdË
->
XãrC¶tC®lback
 = 
ADC_DMACÚvC¶t
;

1348 
hadc
->
DMA_HªdË
->
XãrH®fC¶tC®lback
 = 
ADC_DMAH®fCÚvC¶t
;

1351 
hadc
->
DMA_HªdË
->
XãrE¼ÜC®lback
 = 
ADC_DMAE¼Ü
;

1360 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_EOC
);

1363 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_DMA
);

1366 
	`HAL_DMA_S¹_IT
(
hadc
->
DMA_HªdË
, (
ušt32_t
)&hadc->
In¡ªû
->
DR
, (ušt32_t)
pD©a
, 
L’gth
);

1372 ià(
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
))

1375 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, (
ADC_CR2_SWSTART
 | 
ADC_CR2_EXTTRIG
));

1380 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_EXTTRIG
);

1386 
	`__HAL_UNLOCK
(
hadc
);

1391 
tmp_h®_¡©us
 = 
HAL_ERROR
;

1395  
tmp_h®_¡©us
;

1396 
	}
}

1412 
HAL_StusTy³Def
 
	$HAL_ADC_StÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
)

1414 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

1417 
	`as£¹_·¿m
(
	`IS_ADC_DMA_CAPABILITY_INSTANCE
(
hadc
->
In¡ªû
));

1420 
	`__HAL_LOCK
(
hadc
);

1424 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

1427 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

1430 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_DMA
);

1434 
tmp_h®_¡©us
 = 
	`HAL_DMA_AbÜt
(
hadc
->
DMA_HªdË
);

1437 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

1440 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

1441 
HAL_ADC_STATE_REG_BUSY
 | 
HAL_ADC_STATE_INJ_BUSY
,

1442 
HAL_ADC_STATE_READY
);

1447 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_DMA
);

1452 
	`__HAL_UNLOCK
(
hadc
);

1455  
tmp_h®_¡©us
;

1456 
	}
}

1477 
ušt32_t
 
	$HAL_ADC_G‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
)

1480 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

1486  
hadc
->
In¡ªû
->
DR
;

1487 
	}
}

1494 
	$HAL_ADC_IRQHªdËr
(
ADC_HªdËTy³Def
* 
hadc
)

1497 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

1498 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

1499 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_NB_CONV
(
hadc
->
In™
.
NbrOfCÚv”siÚ
));

1503 if(
	`__HAL_ADC_GET_IT_SOURCE
(
hadc
, 
ADC_IT_EOC
))

1505 if(
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_EOC
) )

1508 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_INTERNAL
))

1511 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_EOC
);

1519 if(
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
) &&

1520 (
hadc
->
In™
.
CÚtšuousCÚvMode
 =ð
DISABLE
) )

1523 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_EOC
);

1526 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_BUSY
);

1528 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_BUSY
))

1530 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_READY
);

1535 
	`HAL_ADC_CÚvC¶tC®lback
(
hadc
);

1538 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_STRT
 | 
ADC_FLAG_EOC
);

1543 if(
	`__HAL_ADC_GET_IT_SOURCE
(
hadc
, 
ADC_IT_JEOC
))

1545 if(
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_JEOC
))

1548 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_INTERNAL
))

1551 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
);

1561 if(
	`ADC_IS_SOFTWARE_START_INJECTED
(
hadc
) ||

1562 (
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
) &&

1563 (
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
) &&

1564 (
hadc
->
In™
.
CÚtšuousCÚvMode
 =ð
DISABLE
) ) ) )

1567 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_JEOC
);

1570 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_BUSY
);

1572 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_BUSY
))

1574 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_READY
);

1579 
	`HAL_ADCEx_InjeùedCÚvC¶tC®lback
(
hadc
);

1582 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, (
ADC_FLAG_JSTRT
 | 
ADC_FLAG_JEOC
));

1587 if(
	`__HAL_ADC_GET_IT_SOURCE
(
hadc
, 
ADC_IT_AWD
))

1589 if(
	`__HAL_ADC_GET_FLAG
(
hadc
, 
ADC_FLAG_AWD
))

1592 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_AWD1
);

1595 
	`HAL_ADC_Lev–OutOfWšdowC®lback
(
hadc
);

1598 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_AWD
);

1602 
	}
}

1609 
__w—k
 
	$HAL_ADC_CÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
)

1612 
	`UNUSED
(
hadc
);

1616 
	}
}

1623 
__w—k
 
	$HAL_ADC_CÚvH®fC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
)

1626 
	`UNUSED
(
hadc
);

1630 
	}
}

1637 
__w—k
 
	$HAL_ADC_Lev–OutOfWšdowC®lback
(
ADC_HªdËTy³Def
* 
hadc
)

1640 
	`UNUSED
(
hadc
);

1644 
	}
}

1652 
__w—k
 
	$HAL_ADC_E¼ÜC®lback
(
ADC_HªdËTy³Def
 *
hadc
)

1655 
	`UNUSED
(
hadc
);

1659 
	}
}

1700 
HAL_StusTy³Def
 
	$HAL_ADC_CÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_ChªÃlCÚfTy³Def
* 
sCÚfig
)

1702 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

1703 
__IO
 
ušt32_t
 
wa™_loÝ_šdex
 = 0U;

1706 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

1707 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
sCÚfig
->
ChªÃl
));

1708 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_RANK
(
sCÚfig
->
Rªk
));

1709 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
sCÚfig
->
Sam¶šgTime
));

1712 
	`__HAL_LOCK
(
hadc
);

1717 ià(
sCÚfig
->
Rªk
 < 7U)

1719 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
SQR3
 ,

1720 
	`ADC_SQR3_RK
(
ADC_SQR3_SQ1
, 
sCÚfig
->
Rªk
) ,

1721 
	`ADC_SQR3_RK
(
sCÚfig
->
ChªÃl
, sCÚfig->
Rªk
) );

1724 ià(
sCÚfig
->
Rªk
 < 13U)

1726 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
SQR2
 ,

1727 
	`ADC_SQR2_RK
(
ADC_SQR2_SQ7
, 
sCÚfig
->
Rªk
) ,

1728 
	`ADC_SQR2_RK
(
sCÚfig
->
ChªÃl
, sCÚfig->
Rªk
) );

1733 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
SQR1
 ,

1734 
	`ADC_SQR1_RK
(
ADC_SQR1_SQ13
, 
sCÚfig
->
Rªk
) ,

1735 
	`ADC_SQR1_RK
(
sCÚfig
->
ChªÃl
, sCÚfig->
Rªk
) );

1741 ià(
sCÚfig
->
ChªÃl
 >ð
ADC_CHANNEL_10
)

1743 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
SMPR1
 ,

1744 
	`ADC_SMPR1
(
ADC_SMPR1_SMP10
, 
sCÚfig
->
ChªÃl
) ,

1745 
	`ADC_SMPR1
(
sCÚfig
->
Sam¶šgTime
, sCÚfig->
ChªÃl
) );

1749 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
SMPR2
 ,

1750 
	`ADC_SMPR2
(
ADC_SMPR2_SMP0
, 
sCÚfig
->
ChªÃl
) ,

1751 
	`ADC_SMPR2
(
sCÚfig
->
Sam¶šgTime
, sCÚfig->
ChªÃl
) );

1756 ià((
sCÚfig
->
ChªÃl
 =ð
ADC_CHANNEL_TEMPSENSOR
) ||

1757 (
sCÚfig
->
ChªÃl
 =ð
ADC_CHANNEL_VREFINT
) )

1762 ià(
hadc
->
In¡ªû
 =ð
ADC1
)

1764 ià(
	`READ_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_TSVREFE
è=ð
RESET
)

1766 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_TSVREFE
);

1768 ià((
sCÚfig
->
ChªÃl
 =ð
ADC_CHANNEL_TEMPSENSOR
))

1772 
wa™_loÝ_šdex
 = (
ADC_TEMPSENSOR_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000U));

1773 
wa™_loÝ_šdex
 != 0U)

1775 
wa™_loÝ_šdex
--;

1783 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

1785 
tmp_h®_¡©us
 = 
HAL_ERROR
;

1790 
	`__HAL_UNLOCK
(
hadc
);

1793  
tmp_h®_¡©us
;

1794 
	}
}

1810 
HAL_StusTy³Def
 
	$HAL_ADC_AÇlogWDGCÚfig
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_AÇlogWDGCÚfTy³Def
* 
AÇlogWDGCÚfig
)

1813 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

1814 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG_MODE
(
AÇlogWDGCÚfig
->
W©chdogMode
));

1815 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
AÇlogWDGCÚfig
->
ITMode
));

1816 
	`as£¹_·¿m
(
	`IS_ADC_RANGE
(
AÇlogWDGCÚfig
->
HighTh»shÞd
));

1817 
	`as£¹_·¿m
(
	`IS_ADC_RANGE
(
AÇlogWDGCÚfig
->
LowTh»shÞd
));

1819 if((
AÇlogWDGCÚfig
->
W©chdogMode
 =ð
ADC_ANALOGWATCHDOG_SINGLE_REG
) ||

1820 (
AÇlogWDGCÚfig
->
W©chdogMode
 =ð
ADC_ANALOGWATCHDOG_SINGLE_INJEC
) ||

1821 (
AÇlogWDGCÚfig
->
W©chdogMode
 =ð
ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
) )

1823 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
AÇlogWDGCÚfig
->
ChªÃl
));

1827 
	`__HAL_LOCK
(
hadc
);

1832 if(
AÇlogWDGCÚfig
->
ITMode
 =ð
ENABLE
)

1835 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_AWD
);

1840 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_AWD
);

1848 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
CR1
 ,

1849 
ADC_CR1_AWDSGL
 |

1850 
ADC_CR1_JAWDEN
 |

1851 
ADC_CR1_AWDEN
 |

1852 
ADC_CR1_AWDCH
 ,

1853 
AÇlogWDGCÚfig
->
W©chdogMode
 |

1854 
AÇlogWDGCÚfig
->
ChªÃl
 );

1857 
	`WRITE_REG
(
hadc
->
In¡ªû
->
HTR
, 
AÇlogWDGCÚfig
->
HighTh»shÞd
);

1860 
	`WRITE_REG
(
hadc
->
In¡ªû
->
LTR
, 
AÇlogWDGCÚfig
->
LowTh»shÞd
);

1863 
	`__HAL_UNLOCK
(
hadc
);

1866  
HAL_OK
;

1867 
	}
}

1897 
ušt32_t
 
	$HAL_ADC_G‘S‹
(
ADC_HªdËTy³Def
* 
hadc
)

1900  
hadc
->
S‹
;

1901 
	}
}

1908 
ušt32_t
 
	$HAL_ADC_G‘E¼Ü
(
ADC_HªdËTy³Def
 *
hadc
)

1910  
hadc
->
E¼ÜCode
;

1911 
	}
}

1932 
HAL_StusTy³Def
 
	$ADC_EÇbË
(
ADC_HªdËTy³Def
* 
hadc
)

1934 
ušt32_t
 
tick¡¬t
 = 0U;

1935 
__IO
 
ušt32_t
 
wa™_loÝ_šdex
 = 0U;

1941 ià(
	`ADC_IS_ENABLE
(
hadc
è=ð
RESET
)

1944 
	`__HAL_ADC_ENABLE
(
hadc
);

1948 
wa™_loÝ_šdex
 = (
ADC_STAB_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000U));

1949 
wa™_loÝ_šdex
 != 0U)

1951 
wa™_loÝ_šdex
--;

1955 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1958 
	`ADC_IS_ENABLE
(
hadc
è=ð
RESET
)

1960 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
ADC_ENABLE_TIMEOUT
)

1963 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_INTERNAL
);

1966 
	`SET_BIT
(
hadc
->
E¼ÜCode
, 
HAL_ADC_ERROR_INTERNAL
);

1969 
	`__HAL_UNLOCK
(
hadc
);

1971  
HAL_ERROR
;

1977  
HAL_OK
;

1978 
	}
}

1987 
HAL_StusTy³Def
 
	$ADC_CÚv”siÚStÝ_Di§bË
(
ADC_HªdËTy³Def
* 
hadc
)

1989 
ušt32_t
 
tick¡¬t
 = 0U;

1992 ià(
	`ADC_IS_ENABLE
(
hadc
è!ð
RESET
)

1995 
	`__HAL_ADC_DISABLE
(
hadc
);

1998 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2001 
	`ADC_IS_ENABLE
(
hadc
è!ð
RESET
)

2003 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
ADC_DISABLE_TIMEOUT
)

2006 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_INTERNAL
);

2009 
	`SET_BIT
(
hadc
->
E¼ÜCode
, 
HAL_ADC_ERROR_INTERNAL
);

2011  
HAL_ERROR
;

2017  
HAL_OK
;

2018 
	}
}

2025 
	$ADC_DMACÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2028 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2031 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_INTERNAL
 | 
HAL_ADC_STATE_ERROR_DMA
))

2034 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_EOC
);

2041 if(
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
) &&

2042 (
hadc
->
In™
.
CÚtšuousCÚvMode
 =ð
DISABLE
) )

2045 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_BUSY
);

2047 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_BUSY
))

2049 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_READY
);

2054 
	`HAL_ADC_CÚvC¶tC®lback
(
hadc
);

2059 
hadc
->
DMA_HªdË
->
	`XãrE¼ÜC®lback
(
hdma
);

2061 
	}
}

2068 
	$ADC_DMAH®fCÚvC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2071 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2074 
	`HAL_ADC_CÚvH®fC¶tC®lback
(
hadc
);

2075 
	}
}

2082 
	$ADC_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2085 
ADC_HªdËTy³Def
* 
hadc
 = ( ADC_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2088 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_DMA
);

2091 
	`SET_BIT
(
hadc
->
E¼ÜCode
, 
HAL_ADC_ERROR_DMA
);

2094 
	`HAL_ADC_E¼ÜC®lback
(
hadc
);

2095 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc_ex.c

55 
	~"¡m32f1xx_h®.h
"

66 #ifdeà
HAL_ADC_MODULE_ENABLED


78 
	#ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES
 2U

	)

86 
	#ADC_CALIBRATION_TIMEOUT
 10U

	)

91 
	#ADC_TEMPSENSOR_DELAY_US
 10U

	)

142 
HAL_StusTy³Def
 
	$HAL_ADCEx_C®ib¿tiÚ_S¹
(
ADC_HªdËTy³Def
* 
hadc
)

144 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

145 
ušt32_t
 
tick¡¬t
;

146 
__IO
 
ušt32_t
 
wa™_loÝ_šdex
 = 0U;

149 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

152 
	`__HAL_LOCK
(
hadc
);

159 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

162 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

165 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

166 
HAL_ADC_STATE_REG_BUSY
 | 
HAL_ADC_STATE_INJ_BUSY
,

167 
HAL_ADC_STATE_BUSY_INTERNAL
);

172 
wa™_loÝ_šdex
 = ((
Sy¡emCÜeClock


173 / 
	`HAL_RCCEx_G‘P”hCLKF»q
(
RCC_PERIPHCLK_ADC
))

174 * 
ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES
 );

176 
wa™_loÝ_šdex
 != 0U)

178 
wa™_loÝ_šdex
--;

182 
	`ADC_EÇbË
(
hadc
);

185 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_RSTCAL
);

187 
tick¡¬t
 = 
	`HAL_G‘Tick
();

190 
	`HAL_IS_BIT_SET
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_RSTCAL
))

192 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
ADC_CALIBRATION_TIMEOUT
)

195 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

196 
HAL_ADC_STATE_BUSY_INTERNAL
,

197 
HAL_ADC_STATE_ERROR_INTERNAL
);

200 
	`__HAL_UNLOCK
(
hadc
);

202  
HAL_ERROR
;

208 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_CAL
);

210 
tick¡¬t
 = 
	`HAL_G‘Tick
();

213 
	`HAL_IS_BIT_SET
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_CAL
))

215 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
ADC_CALIBRATION_TIMEOUT
)

218 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

219 
HAL_ADC_STATE_BUSY_INTERNAL
,

220 
HAL_ADC_STATE_ERROR_INTERNAL
);

223 
	`__HAL_UNLOCK
(
hadc
);

225  
HAL_ERROR
;

230 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

231 
HAL_ADC_STATE_BUSY_INTERNAL
,

232 
HAL_ADC_STATE_READY
);

236 
	`__HAL_UNLOCK
(
hadc
);

239  
tmp_h®_¡©us
;

240 
	}
}

248 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedS¹
(
ADC_HªdËTy³Def
* 
hadc
)

250 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

253 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

256 
	`__HAL_LOCK
(
hadc
);

259 
tmp_h®_¡©us
 = 
	`ADC_EÇbË
(
hadc
);

262 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

267 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

268 
HAL_ADC_STATE_READY
 | 
HAL_ADC_STATE_INJ_EOC
,

269 
HAL_ADC_STATE_INJ_BUSY
);

273 ià(
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
))

275 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

279 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

286 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_BUSY
))

289 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

295 
	`__HAL_UNLOCK
(
hadc
);

299 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_JEOC
);

310 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
))

312 ià(
	`ADC_IS_SOFTWARE_START_INJECTED
(
hadc
) &&

313 
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
) )

316 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, (
ADC_CR2_JSWSTART
 | 
ADC_CR2_JEXTTRIG
));

321 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_JEXTTRIG
);

328 
	`__HAL_UNLOCK
(
hadc
);

332  
tmp_h®_¡©us
;

333 
	}
}

347 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedStÝ
(
ADC_HªdËTy³Def
* 
hadc
)

349 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

352 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

355 
	`__HAL_LOCK
(
hadc
);

363 if(((
hadc
->
S‹
 & 
HAL_ADC_STATE_REG_BUSY
è=ð
RESET
) &&

364 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
) )

368 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

371 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

374 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

375 
HAL_ADC_STATE_REG_BUSY
 | 
HAL_ADC_STATE_INJ_BUSY
,

376 
HAL_ADC_STATE_READY
);

382 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

384 
tmp_h®_¡©us
 = 
HAL_ERROR
;

388 
	`__HAL_UNLOCK
(
hadc
);

391  
tmp_h®_¡©us
;

392 
	}
}

400 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedPÞlFÜCÚv”siÚ
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
Timeout
)

402 
ušt32_t
 
tick¡¬t
;

406 
__IO
 
ušt32_t
 
CÚv”siÚ_Timeout_CPU_cyþes
 = 0U;

407 
ušt32_t
 
CÚv”siÚ_Timeout_CPU_cyþes_max
 = 0U;

410 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

413 
tick¡¬t
 = 
	`HAL_G‘Tick
();

431 ià((
hadc
->
In¡ªû
->
JSQR
 & 
ADC_JSQR_JL
è=ð
RESET
)

434 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
SR
, 
ADC_FLAG_JEOC
))

437 if(
Timeout
 !ð
HAL_MAX_DELAY
)

439 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

442 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_TIMEOUT
);

445 
	`__HAL_UNLOCK
(
hadc
);

447  
HAL_TIMEOUT
;

458 
CÚv”siÚ_Timeout_CPU_cyþes_max
 = ((
Sy¡emCÜeClock


459 / 
	`HAL_RCCEx_G‘P”hCLKF»q
(
RCC_PERIPHCLK_ADC
))

460 * 
	`ADC_CONVCYCLES_MAX_RANGE
(
hadc
) );

462 
CÚv”siÚ_Timeout_CPU_cyþes
 < 
CÚv”siÚ_Timeout_CPU_cyþes_max
)

465 if(
Timeout
 !ð
HAL_MAX_DELAY
)

467 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

470 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_TIMEOUT
);

473 
	`__HAL_UNLOCK
(
hadc
);

475  
HAL_TIMEOUT
;

478 
CÚv”siÚ_Timeout_CPU_cyþes
 ++;

485 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_JSTRT
 | 
ADC_FLAG_JEOC
 | 
ADC_FLAG_EOC
);

488 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
);

493 if(
	`ADC_IS_SOFTWARE_START_INJECTED
(
hadc
) ||

494 (
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
) &&

495 (
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
) &&

496 (
hadc
->
In™
.
CÚtšuousCÚvMode
 =ð
DISABLE
) ) ) )

499 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_BUSY
);

501 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_BUSY
))

503 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_READY
);

508  
HAL_OK
;

509 
	}
}

518 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedS¹_IT
(
ADC_HªdËTy³Def
* 
hadc
)

520 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

523 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

526 
	`__HAL_LOCK
(
hadc
);

529 
tmp_h®_¡©us
 = 
	`ADC_EÇbË
(
hadc
);

532 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

537 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

538 
HAL_ADC_STATE_READY
 | 
HAL_ADC_STATE_INJ_EOC
,

539 
HAL_ADC_STATE_INJ_BUSY
);

543 ià(
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
))

545 
	`CLEAR_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

549 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_MULTIMODE_SLAVE
);

556 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
S‹
, 
HAL_ADC_STATE_REG_BUSY
))

559 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

565 
	`__HAL_UNLOCK
(
hadc
);

569 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_JEOC
);

572 
	`__HAL_ADC_ENABLE_IT
(
hadc
, 
ADC_IT_JEOC
);

580 ià(
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
))

582 ià(
	`ADC_IS_SOFTWARE_START_INJECTED
(
hadc
) &&

583 
	`ADC_NONMULTIMODE_OR_MULTIMODEMASTER
(
hadc
) )

586 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, (
ADC_CR2_JSWSTART
 | 
ADC_CR2_JEXTTRIG
));

591 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_JEXTTRIG
);

598 
	`__HAL_UNLOCK
(
hadc
);

602  
tmp_h®_¡©us
;

603 
	}
}

617 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedStÝ_IT
(
ADC_HªdËTy³Def
* 
hadc
)

619 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

622 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

625 
	`__HAL_LOCK
(
hadc
);

633 if(((
hadc
->
S‹
 & 
HAL_ADC_STATE_REG_BUSY
è=ð
RESET
) &&

634 
	`HAL_IS_BIT_CLR
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
) )

638 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

641 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

644 
	`__HAL_ADC_DISABLE_IT
(
hadc
, 
ADC_IT_JEOC
);

647 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

648 
HAL_ADC_STATE_REG_BUSY
 | 
HAL_ADC_STATE_INJ_BUSY
,

649 
HAL_ADC_STATE_READY
);

655 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

657 
tmp_h®_¡©us
 = 
HAL_ERROR
;

661 
	`__HAL_UNLOCK
(
hadc
);

664  
tmp_h®_¡©us
;

665 
	}
}

667 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

686 
HAL_StusTy³Def
 
	$HAL_ADCEx_MuÉiModeS¹_DMA
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
* 
pD©a
, ušt32_ˆ
L’gth
)

688 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

689 
ADC_HªdËTy³Def
 
tmphadcSÏve
;

692 
	`as£¹_·¿m
(
	`IS_ADC_MULTIMODE_MASTER_INSTANCE
(
hadc
->
In¡ªû
));

693 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
hadc
->
In™
.
CÚtšuousCÚvMode
));

696 
	`__HAL_LOCK
(
hadc
);

699 
	`ADC_MULTI_SLAVE
(
hadc
, &
tmphadcSÏve
);

705 if(!
	`ADC_IS_SOFTWARE_START_REGULAR
(&
tmphadcSÏve
))

708 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

711 
	`__HAL_UNLOCK
(
hadc
);

713  
HAL_ERROR
;

718 
tmp_h®_¡©us
 = 
	`ADC_EÇbË
(
hadc
);

719 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

721 
tmp_h®_¡©us
 = 
	`ADC_EÇbË
(&
tmphadcSÏve
);

725 ià(
tmp_h®_¡©us
 =ð
HAL_OK
)

730 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

731 
HAL_ADC_STATE_READY
 | 
HAL_ADC_STATE_REG_EOC
 | 
HAL_ADC_STATE_MULTIMODE_SLAVE
,

732 
HAL_ADC_STATE_REG_BUSY
);

736 ià(
	`READ_BIT
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
è!ð
RESET
)

738 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
, 
HAL_ADC_STATE_INJ_EOC
, 
HAL_ADC_STATE_INJ_BUSY
);

744 
	`__HAL_UNLOCK
(
hadc
);

747 
	`ADC_CLEAR_ERRORCODE
(
hadc
);

751 
hadc
->
DMA_HªdË
->
XãrC¶tC®lback
 = 
ADC_DMACÚvC¶t
;

754 
hadc
->
DMA_HªdË
->
XãrH®fC¶tC®lback
 = 
ADC_DMAH®fCÚvC¶t
;

757 
hadc
->
DMA_HªdË
->
XãrE¼ÜC®lback
 = 
ADC_DMAE¼Ü
;

765 
	`__HAL_ADC_CLEAR_FLAG
(
hadc
, 
ADC_FLAG_EOC
);

768 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_DMA
);

771 
	`HAL_DMA_S¹_IT
(
hadc
->
DMA_HªdË
, (
ušt32_t
)&hadc->
In¡ªû
->
DR
, (ušt32_t)
pD©a
, 
L’gth
);

778 ià(
	`ADC_IS_SOFTWARE_START_REGULAR
(
hadc
))

781 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, (
ADC_CR2_SWSTART
 | 
ADC_CR2_EXTTRIG
));

786 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_EXTTRIG
);

792 
	`__HAL_UNLOCK
(
hadc
);

796  
tmp_h®_¡©us
;

797 
	}
}

812 
HAL_StusTy³Def
 
	$HAL_ADCEx_MuÉiModeStÝ_DMA
(
ADC_HªdËTy³Def
* 
hadc
)

814 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

815 
ADC_HªdËTy³Def
 
tmphadcSÏve
;

818 
	`as£¹_·¿m
(
	`IS_ADC_MULTIMODE_MASTER_INSTANCE
(
hadc
->
In¡ªû
));

821 
	`__HAL_LOCK
(
hadc
);

826 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(
hadc
);

829 if(
tmp_h®_¡©us
 =ð
HAL_OK
)

832 
	`ADC_MULTI_SLAVE
(
hadc
, &
tmphadcSÏve
);

835 
tmp_h®_¡©us
 = 
	`ADC_CÚv”siÚStÝ_Di§bË
(&
tmphadcSÏve
);

838 if(
tmp_h®_¡©us
 !ð
HAL_OK
)

841 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_INTERNAL
);

844 
	`__HAL_UNLOCK
(
hadc
);

846  
HAL_ERROR
;

850 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_DMA
);

853 
	`CLEAR_BIT
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_DUALMOD
);

857 
tmp_h®_¡©us
 = 
	`HAL_DMA_AbÜt
(
hadc
->
DMA_HªdË
);

860 
	`ADC_STATE_CLR_SET
(
hadc
->
S‹
,

861 
HAL_ADC_STATE_REG_BUSY
 | 
HAL_ADC_STATE_INJ_BUSY
,

862 
HAL_ADC_STATE_READY
);

866 
	`__HAL_UNLOCK
(
hadc
);

869  
tmp_h®_¡©us
;

870 
	}
}

901 
ušt32_t
 
	$HAL_ADCEx_InjeùedG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
, 
ušt32_t
 
InjeùedRªk
)

903 
ušt32_t
 
tmp_jdr
 = 0U;

906 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

907 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
InjeùedRªk
));

910 
InjeùedRªk
)

912 
ADC_INJECTED_RANK_4
:

913 
tmp_jdr
 = 
hadc
->
In¡ªû
->
JDR4
;

915 
ADC_INJECTED_RANK_3
:

916 
tmp_jdr
 = 
hadc
->
In¡ªû
->
JDR3
;

918 
ADC_INJECTED_RANK_2
:

919 
tmp_jdr
 = 
hadc
->
In¡ªû
->
JDR2
;

921 
ADC_INJECTED_RANK_1
:

923 
tmp_jdr
 = 
hadc
->
In¡ªû
->
JDR1
;

928  
tmp_jdr
;

929 
	}
}

931 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

938 
ušt32_t
 
	$HAL_ADCEx_MuÉiModeG‘V®ue
(
ADC_HªdËTy³Def
* 
hadc
)

940 
ušt32_t
 
tmpDR
 = 0U;

943 
	`as£¹_·¿m
(
	`IS_ADC_MULTIMODE_MASTER_INSTANCE
(
hadc
->
In¡ªû
));

946 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

953 
tmpDR
 = 
hadc
->
In¡ªû
->
DR
;

955 ià(
	`HAL_IS_BIT_CLR
(
ADC1
->
CR2
, 
ADC_CR2_DMA
))

957 
tmpDR
 |ð(
ADC2
->
DR
 << 16U);

961  
tmpDR
;

962 
	}
}

970 
__w—k
 
	$HAL_ADCEx_InjeùedCÚvC¶tC®lback
(
ADC_HªdËTy³Def
* 
hadc
)

973 
	`UNUSED
(
hadc
);

977 
	}
}

1012 
HAL_StusTy³Def
 
	$HAL_ADCEx_InjeùedCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_InjeùiÚCÚfTy³Def
* 
sCÚfigInjeùed
)

1014 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

1015 
__IO
 
ušt32_t
 
wa™_loÝ_šdex
 = 0U;

1018 
	`as£¹_·¿m
(
	`IS_ADC_ALL_INSTANCE
(
hadc
->
In¡ªû
));

1019 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
sCÚfigInjeùed
->
InjeùedChªÃl
));

1020 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
sCÚfigInjeùed
->
InjeùedSam¶šgTime
));

1021 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
sCÚfigInjeùed
->
AutoInjeùedCÚv
));

1022 
	`as£¹_·¿m
(
	`IS_ADC_EXTTRIGINJEC
(
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚv
));

1023 
	`as£¹_·¿m
(
	`IS_ADC_RANGE
(
sCÚfigInjeùed
->
InjeùedOff£t
));

1025 if(
hadc
->
In™
.
SÿnCÚvMode
 !ð
ADC_SCAN_DISABLE
)

1027 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
sCÚfigInjeùed
->
InjeùedRªk
));

1028 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_NB_CONV
(
sCÚfigInjeùed
->
InjeùedNbrOfCÚv”siÚ
));

1029 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
sCÚfigInjeùed
->
InjeùedDiscÚtšuousCÚvMode
));

1033 
	`__HAL_LOCK
(
hadc
);

1044 ià(
hadc
->
In™
.
SÿnCÚvMode
 =ð
ADC_SCAN_DISABLE
)

1046 ià(
sCÚfigInjeùed
->
InjeùedRªk
 =ð
ADC_INJECTED_RANK_1
)

1049 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
JSQR
 ,

1050 
ADC_JSQR_JL
 |

1051 
ADC_JSQR_JSQ4
 |

1052 
ADC_JSQR_JSQ3
 |

1053 
ADC_JSQR_JSQ2
 |

1054 
ADC_JSQR_JSQ1
 ,

1055 
	`ADC_JSQR_RK_JL
(
sCÚfigInjeùed
->
InjeùedChªÃl
,

1056 
ADC_INJECTED_RANK_1
,

1064 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

1066 
tmp_h®_¡©us
 = 
HAL_ERROR
;

1074 ià(
sCÚfigInjeùed
->
InjeùedRªk
 <ðsCÚfigInjeùed->
InjeùedNbrOfCÚv”siÚ
)

1078 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
JSQR
 ,

1080 
ADC_JSQR_JL
 |

1081 
	`ADC_JSQR_RK_JL
(
ADC_JSQR_JSQ1
,

1082 
sCÚfigInjeùed
->
InjeùedRªk
,

1083 
sCÚfigInjeùed
->
InjeùedNbrOfCÚv”siÚ
) ,

1085 
	`ADC_JSQR_JL_SHIFT
(
sCÚfigInjeùed
->
InjeùedNbrOfCÚv”siÚ
) |

1086 
	`ADC_JSQR_RK_JL
(
sCÚfigInjeùed
->
InjeùedChªÃl
,

1087 
sCÚfigInjeùed
->
InjeùedRªk
,

1088 
sCÚfigInjeùed
->
InjeùedNbrOfCÚv”siÚ
) );

1093 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
JSQR
 ,

1095 
ADC_JSQR_JL
 |

1096 
	`ADC_JSQR_RK_JL
(
ADC_JSQR_JSQ1
,

1097 
sCÚfigInjeùed
->
InjeùedRªk
,

1098 
sCÚfigInjeùed
->
InjeùedNbrOfCÚv”siÚ
) ,

1113 ià(
	`ADC_IS_ENABLE
(
hadc
è=ð
RESET
)

1115 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
CR2
 ,

1116 
ADC_CR2_JEXTSEL
 |

1117 
ADC_CR2_ADON
 ,

1118 
	`ADC_CFGR_JEXTSEL
(
hadc
, 
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚv
) );

1128 ià(
sCÚfigInjeùed
->
AutoInjeùedCÚv
 =ð
ENABLE
)

1130 ià(
sCÚfigInjeùed
->
Ex‹º®TrigInjecCÚv
 =ð
ADC_INJECTED_SOFTWARE_START
)

1132 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JAUTO
);

1137 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

1139 
tmp_h®_¡©us
 = 
HAL_ERROR
;

1145 ià(
sCÚfigInjeùed
->
InjeùedDiscÚtšuousCÚvMode
 =ð
ENABLE
)

1147 ià(
sCÚfigInjeùed
->
AutoInjeùedCÚv
 =ð
DISABLE
)

1149 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR1
, 
ADC_CR1_JDISCEN
);

1154 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

1156 
tmp_h®_¡©us
 = 
HAL_ERROR
;

1163 ià(
sCÚfigInjeùed
->
InjeùedChªÃl
 >ð
ADC_CHANNEL_10
)

1165 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
SMPR1
 ,

1166 
	`ADC_SMPR1
(
ADC_SMPR1_SMP10
, 
sCÚfigInjeùed
->
InjeùedChªÃl
) ,

1167 
	`ADC_SMPR1
(
sCÚfigInjeùed
->
InjeùedSam¶šgTime
, sCÚfigInjeùed->
InjeùedChªÃl
) );

1171 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
SMPR2
 ,

1172 
	`ADC_SMPR2
(
ADC_SMPR2_SMP0
, 
sCÚfigInjeùed
->
InjeùedChªÃl
) ,

1173 
	`ADC_SMPR2
(
sCÚfigInjeùed
->
InjeùedSam¶šgTime
, sCÚfigInjeùed->
InjeùedChªÃl
) );

1178 ià((
sCÚfigInjeùed
->
InjeùedChªÃl
 =ð
ADC_CHANNEL_TEMPSENSOR
) ||

1179 (
sCÚfigInjeùed
->
InjeùedChªÃl
 =ð
ADC_CHANNEL_VREFINT
) )

1181 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_TSVREFE
);

1186 
sCÚfigInjeùed
->
InjeùedRªk
)

1190 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
JOFR1
,

1191 
ADC_JOFR1_JOFFSET1
,

1192 
sCÚfigInjeùed
->
InjeùedOff£t
);

1196 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
JOFR2
,

1197 
ADC_JOFR2_JOFFSET2
,

1198 
sCÚfigInjeùed
->
InjeùedOff£t
);

1202 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
JOFR3
,

1203 
ADC_JOFR3_JOFFSET3
,

1204 
sCÚfigInjeùed
->
InjeùedOff£t
);

1208 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
JOFR4
,

1209 
ADC_JOFR4_JOFFSET4
,

1210 
sCÚfigInjeùed
->
InjeùedOff£t
);

1216 ià((
sCÚfigInjeùed
->
InjeùedChªÃl
 =ð
ADC_CHANNEL_TEMPSENSOR
) ||

1217 (
sCÚfigInjeùed
->
InjeùedChªÃl
 =ð
ADC_CHANNEL_VREFINT
) )

1222 ià(
hadc
->
In¡ªû
 =ð
ADC1
)

1224 ià(
	`READ_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_TSVREFE
è=ð
RESET
)

1226 
	`SET_BIT
(
hadc
->
In¡ªû
->
CR2
, 
ADC_CR2_TSVREFE
);

1228 ià((
sCÚfigInjeùed
->
InjeùedChªÃl
 =ð
ADC_CHANNEL_TEMPSENSOR
))

1232 
wa™_loÝ_šdex
 = (
ADC_TEMPSENSOR_DELAY_US
 * (
Sy¡emCÜeClock
 / 1000000U));

1233 
wa™_loÝ_šdex
 != 0U)

1235 
wa™_loÝ_šdex
--;

1243 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

1245 
tmp_h®_¡©us
 = 
HAL_ERROR
;

1250 
	`__HAL_UNLOCK
(
hadc
);

1253  
tmp_h®_¡©us
;

1254 
	}
}

1256 #ià
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
)

1273 
HAL_StusTy³Def
 
	$HAL_ADCEx_MuÉiModeCÚfigChªÃl
(
ADC_HªdËTy³Def
* 
hadc
, 
ADC_MuÉiModeTy³Def
* 
muÉimode
)

1275 
HAL_StusTy³Def
 
tmp_h®_¡©us
 = 
HAL_OK
;

1276 
ADC_HªdËTy³Def
 
tmphadcSÏve
;

1279 
	`as£¹_·¿m
(
	`IS_ADC_MULTIMODE_MASTER_INSTANCE
(
hadc
->
In¡ªû
));

1280 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
muÉimode
->
Mode
));

1283 
	`__HAL_LOCK
(
hadc
);

1286 
	`ADC_MULTI_SLAVE
(
hadc
, &
tmphadcSÏve
);

1296 ià((
	`ADC_IS_ENABLE
(
hadc
è=ð
RESET
) &&

1297 (
	`ADC_IS_ENABLE
(&
tmphadcSÏve
è=ð
RESET
) &&

1298 (
	`IS_ADC_MULTIMODE_MASTER_INSTANCE
(
hadc
->
In¡ªû
)) )

1300 
	`MODIFY_REG
(
hadc
->
In¡ªû
->
CR1
,

1301 
ADC_CR1_DUALMOD
 ,

1302 
muÉimode
->
Mode
 );

1309 
	`SET_BIT
(
hadc
->
S‹
, 
HAL_ADC_STATE_ERROR_CONFIG
);

1311 
tmp_h®_¡©us
 = 
HAL_ERROR
;

1316 
	`__HAL_UNLOCK
(
hadc
);

1319  
tmp_h®_¡©us
;

1320 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c

99 
	~"¡m32f1xx_h®.h
"

110 #ifdeà
HAL_CORTEX_MODULE_ENABLED


159 
	$HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

162 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

165 
	`NVIC_S‘PriÜ™yGroupšg
(
PriÜ™yGroup
);

166 
	}
}

181 
	$HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

183 
ušt32_t
 
´iÜ™ygroup
 = 0x00U;

186 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
SubPriÜ™y
));

187 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
P»em±PriÜ™y
));

189 
´iÜ™ygroup
 = 
	`NVIC_G‘PriÜ™yGroupšg
();

191 
	`NVIC_S‘PriÜ™y
(
IRQn
, 
	`NVIC_EncodePriÜ™y
(
´iÜ™ygroup
, 
P»em±PriÜ™y
, 
SubPriÜ™y
));

192 
	}
}

203 
	$HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

206 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

209 
	`NVIC_EÇbËIRQ
(
IRQn
);

210 
	}
}

219 
	$HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

222 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

225 
	`NVIC_Di§bËIRQ
(
IRQn
);

226 
	}
}

232 
	$HAL_NVIC_Sy¡emRe£t
()

235 
	`NVIC_Sy¡emRe£t
();

236 
	}
}

245 
ušt32_t
 
	$HAL_SYSTICK_CÚfig
(
ušt32_t
 
TicksNumb
)

247  
	`SysTick_CÚfig
(
TicksNumb
);

248 
	}
}

269 #ià(
__MPU_PRESENT
 == 1U)

274 
	$HAL_MPU_Di§bË
()

277 
	`__DMB
();

280 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

283 
MPU
->
CTRL
 = 0U;

284 
	}
}

297 
	$HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

300 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

303 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

306 
	`__DSB
();

307 
	`__ISB
();

308 
	}
}

316 
	$HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
)

319 
	`as£¹_·¿m
(
	`IS_MPU_REGION_NUMBER
(
MPU_In™
->
Numb”
));

320 
	`as£¹_·¿m
(
	`IS_MPU_REGION_ENABLE
(
MPU_In™
->
EÇbË
));

323 
MPU
->
RNR
 = 
MPU_In™
->
Numb”
;

325 ià((
MPU_In™
->
EÇbË
è!ð
RESET
)

328 
	`as£¹_·¿m
(
	`IS_MPU_INSTRUCTION_ACCESS
(
MPU_In™
->
Di§bËExec
));

329 
	`as£¹_·¿m
(
	`IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
MPU_In™
->
AcûssP”missiÚ
));

330 
	`as£¹_·¿m
(
	`IS_MPU_TEX_LEVEL
(
MPU_In™
->
Ty³ExtF›ld
));

331 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_SHAREABLE
(
MPU_In™
->
IsSh¬—bË
));

332 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_CACHEABLE
(
MPU_In™
->
IsCach—bË
));

333 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_BUFFERABLE
(
MPU_In™
->
IsBufã¿bË
));

334 
	`as£¹_·¿m
(
	`IS_MPU_SUB_REGION_DISABLE
(
MPU_In™
->
SubRegiÚDi§bË
));

335 
	`as£¹_·¿m
(
	`IS_MPU_REGION_SIZE
(
MPU_In™
->
Size
));

337 
MPU
->
RBAR
 = 
MPU_In™
->
Ba£Add»ss
;

338 
MPU
->
RASR
 = ((
ušt32_t
)
MPU_In™
->
Di§bËExec
 << 
MPU_RASR_XN_Pos
) |

339 ((
ušt32_t
)
MPU_In™
->
AcûssP”missiÚ
 << 
MPU_RASR_AP_Pos
) |

340 ((
ušt32_t
)
MPU_In™
->
Ty³ExtF›ld
 << 
MPU_RASR_TEX_Pos
) |

341 ((
ušt32_t
)
MPU_In™
->
IsSh¬—bË
 << 
MPU_RASR_S_Pos
) |

342 ((
ušt32_t
)
MPU_In™
->
IsCach—bË
 << 
MPU_RASR_C_Pos
) |

343 ((
ušt32_t
)
MPU_In™
->
IsBufã¿bË
 << 
MPU_RASR_B_Pos
) |

344 ((
ušt32_t
)
MPU_In™
->
SubRegiÚDi§bË
 << 
MPU_RASR_SRD_Pos
) |

345 ((
ušt32_t
)
MPU_In™
->
Size
 << 
MPU_RASR_SIZE_Pos
) |

346 ((
ušt32_t
)
MPU_In™
->
EÇbË
 << 
MPU_RASR_ENABLE_Pos
);

350 
MPU
->
RBAR
 = 0x00U;

351 
MPU
->
RASR
 = 0x00U;

353 
	}
}

360 
ušt32_t
 
	$HAL_NVIC_G‘PriÜ™yGroupšg
()

363  
	`NVIC_G‘PriÜ™yGroupšg
();

364 
	}
}

387 
	$HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_ˆ*
pP»em±PriÜ™y
, ušt32_ˆ*
pSubPriÜ™y
)

390 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

392 
	`NVIC_DecodePriÜ™y
(
	`NVIC_G‘PriÜ™y
(
IRQn
), 
PriÜ™yGroup
, 
pP»em±PriÜ™y
, 
pSubPriÜ™y
);

393 
	}
}

402 
	$HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

405 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

408 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

409 
	}
}

420 
ušt32_t
 
	$HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

423 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

426  
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

427 
	}
}

436 
	$HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

439 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

442 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

443 
	}
}

453 
ušt32_t
 
	$HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

456 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

459  
	`NVIC_G‘Aùive
(
IRQn
);

460 
	}
}

470 
	$HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
)

473 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSourû
));

474 ià(
CLKSourû
 =ð
SYSTICK_CLKSOURCE_HCLK
)

476 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
;

480 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
;

482 
	}
}

488 
	$HAL_SYSTICK_IRQHªdËr
()

490 
	`HAL_SYSTICK_C®lback
();

491 
	}
}

497 
__w—k
 
	$HAL_SYSTICK_C®lback
()

502 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c

101 
	~"¡m32f1xx_h®.h
"

112 #ifdeà
HAL_DMA_MODULE_ENABLED


122 
DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

159 
HAL_StusTy³Def
 
	$HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
)

161 
ušt32_t
 
tmp
 = 0U;

164 if(
hdma
 =ð
NULL
)

166  
HAL_ERROR
;

170 
	`as£¹_·¿m
(
	`IS_DMA_ALL_INSTANCE
(
hdma
->
In¡ªû
));

171 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
hdma
->
In™
.
DœeùiÚ
));

172 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
hdma
->
In™
.
P”hInc
));

173 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
hdma
->
In™
.
MemInc
));

174 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
hdma
->
In™
.
P”hD©aAlignm’t
));

175 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
hdma
->
In™
.
MemD©aAlignm’t
));

176 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
hdma
->
In™
.
Mode
));

177 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
hdma
->
In™
.
PriÜ™y
));

179 #ià
	`defšed
 (
STM32F101xE
è|| defšed (
STM32F101xG
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
è|| defšed (
STM32F100xE
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

181 ià((
ušt32_t
)(
hdma
->
In¡ªû
è< (ušt32_t)(
DMA2_ChªÃl1
))

184 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2;

185 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

190 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA2_ChªÃl1
è/ ((ušt32_t)
DMA2_ChªÃl2
 - (uint32_t)DMA2_Channel1)) << 2;

191 
hdma
->
DmaBa£Add»ss
 = 
DMA2
;

195 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2;

196 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

200 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

203 
tmp
 = 
hdma
->
In¡ªû
->
CCR
;

206 
tmp
 &ð((
ušt32_t
)~(
DMA_CCR_PL
 | 
DMA_CCR_MSIZE
 | 
DMA_CCR_PSIZE
 | \

207 
DMA_CCR_MINC
 | 
DMA_CCR_PINC
 | 
DMA_CCR_CIRC
 | \

208 
DMA_CCR_DIR
));

211 
tmp
 |ð
hdma
->
In™
.
DœeùiÚ
 |

212 
hdma
->
In™
.
P”hInc
 | hdma->In™.
MemInc
 |

213 
hdma
->
In™
.
P”hD©aAlignm’t
 | hdma->In™.
MemD©aAlignm’t
 |

214 
hdma
->
In™
.
Mode
 | hdma->In™.
PriÜ™y
;

217 
hdma
->
In¡ªû
->
CCR
 = 
tmp
;

221 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

222 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

223 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

224 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

227 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

230 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

232 
hdma
->
Lock
 = 
HAL_UNLOCKED
;

234  
HAL_OK
;

235 
	}
}

243 
HAL_StusTy³Def
 
	$HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
)

246 if(
hdma
 =ð
NULL
)

248  
HAL_ERROR
;

252 
	`as£¹_·¿m
(
	`IS_DMA_ALL_INSTANCE
(
hdma
->
In¡ªû
));

255 
	`__HAL_DMA_DISABLE
(
hdma
);

258 
hdma
->
In¡ªû
->
CCR
 = 0U;

261 
hdma
->
In¡ªû
->
CNDTR
 = 0U;

264 
hdma
->
In¡ªû
->
CPAR
 = 0U;

267 
hdma
->
In¡ªû
->
CMAR
 = 0U;

269 #ià
	`defšed
 (
STM32F101xE
è|| defšed (
STM32F101xG
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
è|| defšed (
STM32F100xE
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

271 ià((
ušt32_t
)(
hdma
->
In¡ªû
è< (ušt32_t)(
DMA2_ChªÃl1
))

274 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2;

275 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

280 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA2_ChªÃl1
è/ ((ušt32_t)
DMA2_ChªÃl2
 - (uint32_t)DMA2_Channel1)) << 2;

281 
hdma
->
DmaBa£Add»ss
 = 
DMA2
;

285 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2;

286 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

290 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << (hdma->
ChªÃlIndex
));

293 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

296 
hdma
->
S‹
 = 
HAL_DMA_STATE_RESET
;

299 
	`__HAL_UNLOCK
(
hdma
);

301  
HAL_OK
;

302 
	}
}

336 
HAL_StusTy³Def
 
	$HAL_DMA_S¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

338 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

341 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

344 
	`__HAL_LOCK
(
hdma
);

346 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

349 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

350 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

353 
	`__HAL_DMA_DISABLE
(
hdma
);

356 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

359 
	`__HAL_DMA_ENABLE
(
hdma
);

364 
	`__HAL_UNLOCK
(
hdma
);

365 
¡©us
 = 
HAL_BUSY
;

367  
¡©us
;

368 
	}
}

379 
HAL_StusTy³Def
 
	$HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

381 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

384 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

387 
	`__HAL_LOCK
(
hdma
);

389 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

392 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

393 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

396 
	`__HAL_DMA_DISABLE
(
hdma
);

399 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

403 if(
NULL
 !ð
hdma
->
XãrH®fC¶tC®lback
)

406 
	`__HAL_DMA_ENABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

410 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_HT
);

411 
	`__HAL_DMA_ENABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_TE
));

414 
	`__HAL_DMA_ENABLE
(
hdma
);

419 
	`__HAL_UNLOCK
(
hdma
);

422 
¡©us
 = 
HAL_BUSY
;

424  
¡©us
;

425 
	}
}

433 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

435 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

438 
	`__HAL_DMA_DISABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

441 
	`__HAL_DMA_DISABLE
(
hdma
);

444 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << hdma->
ChªÃlIndex
);

447 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

450 
	`__HAL_UNLOCK
(
hdma
);

452  
¡©us
;

453 
	}
}

461 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
)

463 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

465 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

468 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

470 
¡©us
 = 
HAL_ERROR
;

475 
	`__HAL_DMA_DISABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

478 
	`__HAL_DMA_DISABLE
(
hdma
);

481 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_GI_FLAG_INDEX
(hdma));

484 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

487 
	`__HAL_UNLOCK
(
hdma
);

490 if(
hdma
->
XãrAbÜtC®lback
 !ð
NULL
)

492 
hdma
->
	`XãrAbÜtC®lback
(hdma);

495  
¡©us
;

496 
	}
}

506 
HAL_StusTy³Def
 
	$HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
)

508 
ušt32_t
 
‹mp
;

509 
ušt32_t
 
tick¡¬t
 = 0U;

511 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

514 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

515 
	`__HAL_UNLOCK
(
hdma
);

516  
HAL_ERROR
;

520 ià(
RESET
 !ð(
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
))

522 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

523  
HAL_ERROR
;

527 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

530 
‹mp
 = 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(
hdma
);

535 
‹mp
 = 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(
hdma
);

539 
tick¡¬t
 = 
	`HAL_G‘Tick
();

541 
	`__HAL_DMA_GET_FLAG
(
hdma
, 
‹mp
è=ð
RESET
)

543 if((
	`__HAL_DMA_GET_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma)è!ð
RESET
))

548 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << hdma->
ChªÃlIndex
);

551 
	`SET_BIT
(
hdma
->
E¼ÜCode
, 
HAL_DMA_ERROR_TE
);

554 
hdma
->
S‹
ð
HAL_DMA_STATE_READY
;

557 
	`__HAL_UNLOCK
(
hdma
);

559  
HAL_ERROR
;

562 if(
Timeout
 !ð
HAL_MAX_DELAY
)

564 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

567 
	`SET_BIT
(
hdma
->
E¼ÜCode
, 
HAL_DMA_ERROR_TIMEOUT
);

570 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

573 
	`__HAL_UNLOCK
(
hdma
);

575  
HAL_ERROR
;

580 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

583 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

587 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

592 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

596 
	`__HAL_UNLOCK
(
hdma
);

598  
HAL_OK
;

599 
	}
}

607 
	$HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
)

609 
ušt32_t
 
æag_™
 = 
hdma
->
DmaBa£Add»ss
->
ISR
;

610 
ušt32_t
 
sourû_™
 = 
hdma
->
In¡ªû
->
CCR
;

613 ià(((
æag_™
 & (
DMA_FLAG_HT1
 << 
hdma
->
ChªÃlIndex
)è!ð
RESET
è&& ((
sourû_™
 & 
DMA_IT_HT
) != RESET))

616 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

619 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_HT
);

622 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

627 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

630 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

635 ià(((
æag_™
 & (
DMA_FLAG_TC1
 << 
hdma
->
ChªÃlIndex
)è!ð
RESET
è&& ((
sourû_™
 & 
DMA_IT_TC
) != RESET))

637 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

640 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_TE
 | 
DMA_IT_TC
);

643 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

646 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

649 
	`__HAL_UNLOCK
(
hdma
);

651 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

654 
hdma
->
	`XãrC¶tC®lback
(hdma);

659 ià(Ð
RESET
 !ð(
æag_™
 & (
DMA_FLAG_TE1
 << 
hdma
->
ChªÃlIndex
))è&& (RESET !ð(
sourû_™
 & 
DMA_IT_TE
)))

664 
	`__HAL_DMA_DISABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

667 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << hdma->
ChªÃlIndex
);

670 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TE
;

673 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

676 
	`__HAL_UNLOCK
(
hdma
);

678 ià(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

681 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

685 
	}
}

697 
HAL_StusTy³Def
 
	$HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)ÐDMA_HªdËTy³Deà* 
_hdma
))

699 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

702 
	`__HAL_LOCK
(
hdma
);

704 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

706 
C®lbackID
)

708 
HAL_DMA_XFER_CPLT_CB_ID
:

709 
hdma
->
XãrC¶tC®lback
 = 
pC®lback
;

712 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

713 
hdma
->
XãrH®fC¶tC®lback
 = 
pC®lback
;

716 
HAL_DMA_XFER_ERROR_CB_ID
:

717 
hdma
->
XãrE¼ÜC®lback
 = 
pC®lback
;

720 
HAL_DMA_XFER_ABORT_CB_ID
:

721 
hdma
->
XãrAbÜtC®lback
 = 
pC®lback
;

725 
¡©us
 = 
HAL_ERROR
;

731 
¡©us
 = 
HAL_ERROR
;

735 
	`__HAL_UNLOCK
(
hdma
);

737  
¡©us
;

738 
	}
}

748 
HAL_StusTy³Def
 
	$HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
)

750 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

753 
	`__HAL_LOCK
(
hdma
);

755 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

757 
C®lbackID
)

759 
HAL_DMA_XFER_CPLT_CB_ID
:

760 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

763 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

764 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

767 
HAL_DMA_XFER_ERROR_CB_ID
:

768 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

771 
HAL_DMA_XFER_ABORT_CB_ID
:

772 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

775 
HAL_DMA_XFER_ALL_CB_ID
:

776 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

777 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

778 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

779 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

783 
¡©us
 = 
HAL_ERROR
;

789 
¡©us
 = 
HAL_ERROR
;

793 
	`__HAL_UNLOCK
(
hdma
);

795  
¡©us
;

796 
	}
}

824 
HAL_DMA_S‹Ty³Def
 
	$HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
)

827  
hdma
->
S‹
;

828 
	}
}

836 
ušt32_t
 
	$HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

838  
hdma
->
E¼ÜCode
;

839 
	}
}

862 
	$DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

865 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << hdma->
ChªÃlIndex
);

868 
hdma
->
In¡ªû
->
CNDTR
 = 
D©aL’gth
;

871 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

874 
hdma
->
In¡ªû
->
CPAR
 = 
D¡Add»ss
;

877 
hdma
->
In¡ªû
->
CMAR
 = 
SrcAdd»ss
;

883 
hdma
->
In¡ªû
->
CPAR
 = 
SrcAdd»ss
;

886 
hdma
->
In¡ªû
->
CMAR
 = 
D¡Add»ss
;

888 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c

101 
	~"¡m32f1xx_h®.h
"

107 #ifdeà
HAL_FLASH_MODULE_ENABLED


137 
FLASH_ProûssTy³Def
 
	gpFÏsh
;

146 
FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

147 
FLASH_S‘E¼ÜCode
();

148 
FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
);

184 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

186 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

187 
ušt8_t
 
šdex
 = 0;

188 
ušt8_t
 
nb™”©iÚs
 = 0;

191 
	`__HAL_LOCK
(&
pFÏsh
);

194 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

195 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

197 #ià
	`defšed
(
FLASH_BANK2_END
)

198 if(
Add»ss
 <ð
FLASH_BANK1_END
)

202 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

203 #ià
	`defšed
(
FLASH_BANK2_END
)

208 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
(
FLASH_TIMEOUT_VALUE
);

212 if(
¡©us
 =ð
HAL_OK
)

214 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

217 
nb™”©iÚs
 = 1U;

219 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

222 
nb™”©iÚs
 = 2U;

227 
nb™”©iÚs
 = 4U;

230 
šdex
 = 0U; index < 
nb™”©iÚs
; index++)

232 
	`FLASH_Prog¿m_H®fWÜd
((
Add»ss
 + (2U*
šdex
)), (
ušt16_t
)(
D©a
 >> (16U*index)));

234 #ià
	`defšed
(
FLASH_BANK2_END
)

235 if(
Add»ss
 <ð
FLASH_BANK1_END
)

239 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

242 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

243 #ià
	`defšed
(
FLASH_BANK2_END
)

248 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
(
FLASH_TIMEOUT_VALUE
);

251 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PG
);

255 ià(
¡©us
 !ð
HAL_OK
)

263 
	`__HAL_UNLOCK
(&
pFÏsh
);

265  
¡©us
;

266 
	}
}

283 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

285 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

288 
	`__HAL_LOCK
(&
pFÏsh
);

291 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

292 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

294 #ià
	`defšed
(
FLASH_BANK2_END
)

296 ià(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

298  
HAL_ERROR
;

301 if(
Add»ss
 <ð
FLASH_BANK1_END
)

304 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP_BANK1
 | 
FLASH_IT_ERR_BANK1
);

309 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP_BANK2
 | 
FLASH_IT_ERR_BANK2
);

313 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

316 
pFÏsh
.
Add»ss
 = Address;

317 
pFÏsh
.
D©a
 = Data;

319 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

321 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMHALFWORD
;

323 
pFÏsh
.
D©aRemaššg
 = 1U;

325 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

327 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMWORD
;

329 
pFÏsh
.
D©aRemaššg
 = 2U;

333 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMDOUBLEWORD
;

335 
pFÏsh
.
D©aRemaššg
 = 4U;

339 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
)
D©a
);

341  
¡©us
;

342 
	}
}

348 
	$HAL_FLASH_IRQHªdËr
()

350 
ušt32_t
 
add»s¡mp
 = 0U;

353 #ià
	`defšed
(
FLASH_BANK2_END
)

354 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR_BANK1
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR_BANK1
) || \

355 (
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR_BANK2
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR_BANK2
)))

357 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è||__HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR
))

361 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

363 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

366 
	`FLASH_S‘E¼ÜCode
();

369 
	`HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
add»s¡mp
);

372 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

376 #ià
	`defšed
(
FLASH_BANK2_END
)

377 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP_BANK1
))

380 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP_BANK1
);

382 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

385 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

389 if(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

391 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PAGEERASE
)

394 
pFÏsh
.
D©aRemaššg
--;

397 if(
pFÏsh
.
D©aRemaššg
 != 0U)

399 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

401 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

404 
add»s¡mp
 = 
pFÏsh
.
Add»ss
 + 
FLASH_PAGE_SIZE
;

405 
pFÏsh
.
Add»ss
 = 
add»s¡mp
;

408 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

410 
	`FLASH_PageE¿£
(
add»s¡mp
);

416 
pFÏsh
.
Add»ss
 = 
add»s¡mp
 = 0xFFFFFFFFU;

417 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

419 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

422 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

425 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

427 #ià
	`defšed
(
FLASH_BANK2_END
)

429 ià(
	`HAL_IS_BIT_CLR
(
FLASH
->
CR2
, 
FLASH_CR2_MER
))

434 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(0U);

437 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

439 #ià
	`defšed
(
FLASH_BANK2_END
)

445 
pFÏsh
.
D©aRemaššg
--;

448 if(
pFÏsh
.
D©aRemaššg
 != 0U)

451 
pFÏsh
.
Add»ss
 += 2U;

452 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

455 
pFÏsh
.
D©a
 = (pFlash.Data >> 16U);

458 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

461 
	`FLASH_Prog¿m_H®fWÜd
(
add»s¡mp
, (
ušt16_t
)
pFÏsh
.
D©a
);

467 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMHALFWORD
)

469 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

471 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMWORD
)

473 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
 - 2U);

477 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
 - 6U);

481 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

482 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

488 #ià
	`defšed
(
FLASH_BANK2_END
)

490 if(
	`__HAL_FLASH_GET_FLAG
Ð
FLASH_FLAG_EOP_BANK2
))

493 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP_BANK2
);

496 if(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

498 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PAGEERASE
)

501 
pFÏsh
.
D©aRemaššg
--;

504 if(
pFÏsh
.
D©aRemaššg
 != 0U)

507 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

510 
pFÏsh
.
Add»ss
 +ð
FLASH_PAGE_SIZE
;

511 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

514 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PER
);

516 
	`FLASH_PageE¿£
(
add»s¡mp
);

523 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

524 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

527 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

530 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

533 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

535 ià(
	`HAL_IS_BIT_CLR
(
FLASH
->
CR
, 
FLASH_CR_MER
))

539 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(0U);

541 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

547 
pFÏsh
.
D©aRemaššg
--;

550 if(
pFÏsh
.
D©aRemaššg
 != 0U)

553 
pFÏsh
.
Add»ss
 += 2U;

554 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

557 
pFÏsh
.
D©a
 = (pFlash.Data >> 16U);

560 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PG
);

563 
	`FLASH_Prog¿m_H®fWÜd
(
add»s¡mp
, (
ušt16_t
)
pFÏsh
.
D©a
);

569 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMHALFWORD
)

571 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

573 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMWORD
)

575 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
-2U);

579 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
-6U);

583 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

584 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

591 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_NONE
)

593 #ià
	`defšed
(
FLASH_BANK2_END
)

595 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_PER
 | 
FLASH_CR_MER
));

596 
	`CLEAR_BIT
(
FLASH
->
CR2
, (
FLASH_CR2_PG
 | 
FLASH_CR2_PER
 | 
FLASH_CR2_MER
));

599 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP_BANK1
 | 
FLASH_IT_ERR_BANK1
 | 
FLASH_IT_EOP_BANK2
 | 
FLASH_IT_ERR_BANK2
);

602 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_PER
 | 
FLASH_CR_MER
));

605 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

609 
	`__HAL_UNLOCK
(&
pFÏsh
);

611 
	}
}

622 
__w—k
 
	$HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
)

625 
	`UNUSED
(
R‘uºV®ue
);

630 
	}
}

640 
__w—k
 
	$HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
)

643 
	`UNUSED
(
R‘uºV®ue
);

648 
	}
}

673 
HAL_StusTy³Def
 
	$HAL_FLASH_UÆock
()

675 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

677 if(
	`READ_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
è!ð
RESET
)

680 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY1
);

681 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY2
);

684 if(
	`READ_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
è!ð
RESET
)

686 
¡©us
 = 
HAL_ERROR
;

689 #ià
	`defšed
(
FLASH_BANK2_END
)

690 if(
	`READ_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_LOCK
è!ð
RESET
)

693 
	`WRITE_REG
(
FLASH
->
KEYR2
, 
FLASH_KEY1
);

694 
	`WRITE_REG
(
FLASH
->
KEYR2
, 
FLASH_KEY2
);

697 if(
	`READ_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_LOCK
è!ð
RESET
)

699 
¡©us
 = 
HAL_ERROR
;

704  
¡©us
;

705 
	}
}

711 
HAL_StusTy³Def
 
	$HAL_FLASH_Lock
()

714 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
);

716 #ià
	`defšed
(
FLASH_BANK2_END
)

718 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_LOCK
);

721  
HAL_OK
;

722 
	}
}

728 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_UÆock
()

730 ià(
	`HAL_IS_BIT_CLR
(
FLASH
->
CR
, 
FLASH_CR_OPTWRE
))

733 
	`WRITE_REG
(
FLASH
->
OPTKEYR
, 
FLASH_OPTKEY1
);

734 
	`WRITE_REG
(
FLASH
->
OPTKEYR
, 
FLASH_OPTKEY2
);

738  
HAL_ERROR
;

741  
HAL_OK
;

742 
	}
}

748 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Lock
()

751 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTWRE
);

753  
HAL_OK
;

754 
	}
}

761 
	$HAL_FLASH_OB_Launch
()

764 
	`HAL_NVIC_Sy¡emRe£t
();

765 
	}
}

790 
ušt32_t
 
	$HAL_FLASH_G‘E¼Ü
()

792  
pFÏsh
.
E¼ÜCode
;

793 
	}
}

813 
	$FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

816 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

818 #ià
	`defšed
(
FLASH_BANK2_END
)

819 if(
Add»ss
 <ð
FLASH_BANK1_END
)

823 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

824 #ià
	`defšed
(
FLASH_BANK2_END
)

829 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PG
);

834 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

835 
	}
}

842 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

848 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

850 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
))

852 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

854 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
tick¡¬t
) > Timeout))

856  
HAL_TIMEOUT
;

862 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

865 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

868 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
) ||

869 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
) ||

870 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGERR
))

873 
	`FLASH_S‘E¼ÜCode
();

874  
HAL_ERROR
;

878  
HAL_OK
;

879 
	}
}

881 #ià
defšed
(
FLASH_BANK2_END
)

887 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚBªk2
(
ušt32_t
 
Timeout
)

893 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

895 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY_BANK2
))

897 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

899 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
tick¡¬t
) > Timeout))

901  
HAL_TIMEOUT
;

907 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP_BANK2
))

910 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP_BANK2
);

913 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR_BANK2
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR_BANK2
))

916 
	`FLASH_S‘E¼ÜCode
();

917  
HAL_ERROR
;

921  
HAL_OK
;

923 
	}
}

930 
	$FLASH_S‘E¼ÜCode
()

932 
ušt32_t
 
æags
 = 0U;

934 #ià
	`defšed
(
FLASH_BANK2_END
)

935 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_WRPERR_BANK2
))

937 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
))

940 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

941 #ià
	`defšed
(
FLASH_BANK2_END
)

942 
æags
 |ð
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_WRPERR_BANK2
;

944 
æags
 |ð
FLASH_FLAG_WRPERR
;

947 #ià
	`defšed
(
FLASH_BANK2_END
)

948 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGERR
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR_BANK2
))

950 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGERR
))

953 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PROG
;

954 #ià
	`defšed
(
FLASH_BANK2_END
)

955 
æags
 |ð
FLASH_FLAG_PGERR
 | 
FLASH_FLAG_PGERR_BANK2
;

957 
æags
 |ð
FLASH_FLAG_PGERR
;

960 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
))

962 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_OPTV
;

963 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_OPTVERR
);

967 
	`__HAL_FLASH_CLEAR_FLAG
(
æags
);

968 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c

59 
	~"¡m32f1xx_h®.h
"

64 #ifdeà
HAL_FLASH_MODULE_ENABLED


73 
FLASH_ProûssTy³Def
 
pFÏsh
;

92 
	#FLASH_POSITION_IWDGSW_BIT
 
FLASH_OBR_IWDG_SW_Pos


	)

93 
	#FLASH_POSITION_OB_USERDATA0_BIT
 
FLASH_OBR_DATA0_Pos


	)

94 
	#FLASH_POSITION_OB_USERDATA1_BIT
 
FLASH_OBR_DATA1_Pos


	)

113 
FLASH_MassE¿£
(
ušt32_t
 
Bªks
);

114 
FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
);

117 
HAL_StusTy³Def
 
FLASH_OB_EÇbËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
);

118 
HAL_StusTy³Def
 
FLASH_OB_Di§bËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
);

119 
HAL_StusTy³Def
 
FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
R—dPrÙeùLev–
);

120 
HAL_StusTy³Def
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
U£rCÚfig
);

121 
HAL_StusTy³Def
 
FLASH_OB_Prog¿mD©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

122 
ušt32_t
 
FLASH_OB_G‘WRP
();

123 
ušt32_t
 
FLASH_OB_G‘RDP
();

124 
ušt8_t
 
FLASH_OB_G‘U£r
();

175 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
PageE¼Ü
)

177 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

178 
ušt32_t
 
add»ss
 = 0U;

181 
	`__HAL_LOCK
(&
pFÏsh
);

184 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

186 ià(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

188 #ià
	`defšed
(
FLASH_BANK2_END
)

189 ià(
pE¿£In™
->
Bªks
 =ð
FLASH_BANK_BOTH
)

193 ià((
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
) && \

194 (
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
))

197 
	`FLASH_MassE¿£
(
FLASH_BANK_BOTH
);

200 ià((
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
) && \

201 (
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
))

203 
¡©us
 = 
HAL_OK
;

207 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

208 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

211 ià(
pE¿£In™
->
Bªks
 =ð
FLASH_BANK_2
)

215 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

218 
	`FLASH_MassE¿£
(
FLASH_BANK_2
);

221 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

224 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

232 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

235 
	`FLASH_MassE¿£
(
FLASH_BANK_1
);

238 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

241 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

249 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
pE¿£In™
->
PageAdd»ss
));

250 
	`as£¹_·¿m
(
	`IS_FLASH_NB_PAGES
(
pE¿£In™
->
PageAdd»ss
,…E¿£In™->
NbPages
));

252 #ià
	`defšed
(
FLASH_BANK2_END
)

254 if(
pE¿£In™
->
PageAdd»ss
 > 
FLASH_BANK1_END
)

257 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

260 *
PageE¼Ü
 = 0xFFFFFFFFU;

263 
add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

264 
add»ss
 < (
pE¿£In™
->
PageAdd»ss
 + (pE¿£In™->
NbPages
)*
FLASH_PAGE_SIZE
);

265 
add»ss
 +ð
FLASH_PAGE_SIZE
)

267 
	`FLASH_PageE¿£
(
add»ss
);

270 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

273 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PER
);

275 ià(
¡©us
 !ð
HAL_OK
)

278 *
PageE¼Ü
 = 
add»ss
;

289 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

292 *
PageE¼Ü
 = 0xFFFFFFFFU;

295 
add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

296 
add»ss
 < ((
pE¿£In™
->
NbPages
 * 
FLASH_PAGE_SIZE
è+…E¿£In™->
PageAdd»ss
);

297 
add»ss
 +ð
FLASH_PAGE_SIZE
)

299 
	`FLASH_PageE¿£
(
add»ss
);

302 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

305 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

307 ià(
¡©us
 !ð
HAL_OK
)

310 *
PageE¼Ü
 = 
add»ss
;

319 
	`__HAL_UNLOCK
(&
pFÏsh
);

321  
¡©us
;

322 
	}
}

335 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
)

337 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

340 
	`__HAL_LOCK
(&
pFÏsh
);

343 ià(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

345  
HAL_ERROR
;

349 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

352 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

354 #ià
	`defšed
(
FLASH_BANK2_END
)

356 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP_BANK2
 | 
FLASH_IT_ERR_BANK2
);

359 ià(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

362 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_MASSERASE
;

363 
	`FLASH_MassE¿£
(
pE¿£In™
->
Bªks
);

370 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
pE¿£In™
->
PageAdd»ss
));

371 
	`as£¹_·¿m
(
	`IS_FLASH_NB_PAGES
(
pE¿£In™
->
PageAdd»ss
,…E¿£In™->
NbPages
));

373 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PAGEERASE
;

374 
pFÏsh
.
D©aRemaššg
 = 
pE¿£In™
->
NbPages
;

375 
pFÏsh
.
Add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

378 
	`FLASH_PageE¿£
(
pE¿£In™
->
PageAdd»ss
);

381  
¡©us
;

382 
	}
}

413 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBE¿£
()

415 
ušt8_t
 
rd±mp
 = 
OB_RDP_LEVEL_0
;

416 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

419 
rd±mp
 = 
	`FLASH_OB_G‘RDP
();

422 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

424 if(
¡©us
 =ð
HAL_OK
)

427 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

430 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

431 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

434 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

437 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

439 if(
¡©us
 =ð
HAL_OK
)

442 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
rd±mp
);

447  
¡©us
;

448 
	}
}

462 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

464 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

467 
	`__HAL_LOCK
(&
pFÏsh
);

470 
	`as£¹_·¿m
(
	`IS_OPTIONBYTE
(
pOBIn™
->
O±iÚTy³
));

473 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_WRP
) == OPTIONBYTE_WRP)

475 
	`as£¹_·¿m
(
	`IS_WRPSTATE
(
pOBIn™
->
WRPS‹
));

476 ià(
pOBIn™
->
WRPS‹
 =ð
OB_WRPSTATE_ENABLE
)

479 
¡©us
 = 
	`FLASH_OB_EÇbËWRP
(
pOBIn™
->
WRPPage
);

484 
¡©us
 = 
	`FLASH_OB_Di§bËWRP
(
pOBIn™
->
WRPPage
);

486 ià(
¡©us
 !ð
HAL_OK
)

489 
	`__HAL_UNLOCK
(&
pFÏsh
);

490  
¡©us
;

495 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_RDP
) == OPTIONBYTE_RDP)

497 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
pOBIn™
->
RDPLev–
);

498 ià(
¡©us
 !ð
HAL_OK
)

501 
	`__HAL_UNLOCK
(&
pFÏsh
);

502  
¡©us
;

507 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_USER
) == OPTIONBYTE_USER)

509 
¡©us
 = 
	`FLASH_OB_U£rCÚfig
(
pOBIn™
->
USERCÚfig
);

510 ià(
¡©us
 !ð
HAL_OK
)

513 
	`__HAL_UNLOCK
(&
pFÏsh
);

514  
¡©us
;

519 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_DATA
) == OPTIONBYTE_DATA)

521 
¡©us
 = 
	`FLASH_OB_Prog¿mD©a
(
pOBIn™
->
DATAAdd»ss
,…OBIn™->
DATAD©a
);

522 ià(
¡©us
 !ð
HAL_OK
)

525 
	`__HAL_UNLOCK
(&
pFÏsh
);

526  
¡©us
;

531 
	`__HAL_UNLOCK
(&
pFÏsh
);

533  
¡©us
;

534 
	}
}

543 
	$HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

545 
pOBIn™
->
O±iÚTy³
 = 
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
;

548 
pOBIn™
->
WRPPage
 = 
	`FLASH_OB_G‘WRP
();

551 
pOBIn™
->
RDPLev–
 = 
	`FLASH_OB_G‘RDP
();

554 
pOBIn™
->
USERCÚfig
 = 
	`FLASH_OB_G‘U£r
();

555 
	}
}

565 
ušt32_t
 
	$HAL_FLASHEx_OBG‘U£rD©a
(
ušt32_t
 
DATAAd»ss
)

567 
ušt32_t
 
v®ue
 = 0;

569 ià(
DATAAd»ss
 =ð
OB_DATA_ADDRESS_DATA0
)

572 
v®ue
 = 
	`READ_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_DATA0
è>> 
FLASH_POSITION_OB_USERDATA0_BIT
;

577 
v®ue
 = 
	`READ_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_DATA1
è>> 
FLASH_POSITION_OB_USERDATA1_BIT
;

580  
v®ue
;

581 
	}
}

611 
	$FLASH_MassE¿£
(
ušt32_t
 
Bªks
)

614 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

617 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

619 #ià
	`defšed
(
FLASH_BANK2_END
)

620 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

623 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

624 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

625 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

626 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_STRT
);

628 if(
Bªks
 =ð
FLASH_BANK_2
)

631 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

632 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_STRT
);

637 #ià!
	`defšed
(
FLASH_BANK2_END
)

639 
	`UNUSED
(
Bªks
);

642 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

643 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

644 #ià
	`defšed
(
FLASH_BANK2_END
)

647 
	}
}

660 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
)

662 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

663 
ušt16_t
 
WRP0_D©a
 = 0xFFFF;

664 #ià
	`defšed
(
FLASH_WRP1_WRP1
)

665 
ušt16_t
 
WRP1_D©a
 = 0xFFFF;

667 #ià
	`defšed
(
FLASH_WRP2_WRP2
)

668 
ušt16_t
 
WRP2_D©a
 = 0xFFFF;

670 #ià
	`defšed
(
FLASH_WRP3_WRP3
)

671 
ušt16_t
 
WRP3_D©a
 = 0xFFFF;

675 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
Wr™ePrÙeùPage
));

678 
Wr™ePrÙeùPage
 = (
ušt32_t
)(~((~
	`FLASH_OB_G‘WRP
()) | WriteProtectPage));

680 #ià
	`defšed
(
OB_WRP_PAGES0TO15MASK
)

681 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO15MASK
);

682 #–ià
	`defšed
(
OB_WRP_PAGES0TO31MASK
)

683 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO31MASK
);

686 #ià
	`defšed
(
OB_WRP_PAGES16TO31MASK
)

687 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES16TO31MASK
) >> 8U);

688 #–ià
	`defšed
(
OB_WRP_PAGES32TO63MASK
)

689 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO63MASK
) >> 8U);

692 #ià
	`defšed
(
OB_WRP_PAGES64TO95MASK
)

693 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES64TO95MASK
) >> 16U);

695 #ià
	`defšed
(
OB_WRP_PAGES32TO47MASK
)

696 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO47MASK
) >> 16U);

699 #ià
	`defšed
(
OB_WRP_PAGES96TO127MASK
)

700 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES96TO127MASK
) >> 24U);

701 #–ià
	`defšed
(
OB_WRP_PAGES48TO255MASK
)

702 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO255MASK
) >> 24U);

703 #–ià
	`defšed
(
OB_WRP_PAGES48TO511MASK
)

704 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO511MASK
) >> 24U);

705 #–ià
	`defšed
(
OB_WRP_PAGES48TO127MASK
)

706 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO127MASK
) >> 24U);

710 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

712 if(
¡©us
 =ð
HAL_OK
)

715 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

718 
¡©us
 = 
	`HAL_FLASHEx_OBE¿£
();

719 ià(
¡©us
 =ð
HAL_OK
)

722 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

724 #ià
	`defšed
(
FLASH_WRP0_WRP0
)

725 if(
WRP0_D©a
 != 0xFFU)

727 
OB
->
WRP0
 &ð
WRP0_D©a
;

730 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

734 #ià
	`defšed
(
FLASH_WRP1_WRP1
)

735 if((
¡©us
 =ð
HAL_OK
è&& (
WRP1_D©a
 != 0xFFU))

737 
OB
->
WRP1
 &ð
WRP1_D©a
;

740 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

744 #ià
	`defšed
(
FLASH_WRP2_WRP2
)

745 if((
¡©us
 =ð
HAL_OK
è&& (
WRP2_D©a
 != 0xFFU))

747 
OB
->
WRP2
 &ð
WRP2_D©a
;

750 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

754 #ià
	`defšed
(
FLASH_WRP3_WRP3
)

755 if((
¡©us
 =ð
HAL_OK
è&& (
WRP3_D©a
 != 0xFFU))

757 
OB
->
WRP3
 &ð
WRP3_D©a
;

760 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

765 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

769  
¡©us
;

770 
	}
}

783 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
)

785 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

786 
ušt16_t
 
WRP0_D©a
 = 0xFFFF;

787 #ià
	`defšed
(
FLASH_WRP1_WRP1
)

788 
ušt16_t
 
WRP1_D©a
 = 0xFFFF;

790 #ià
	`defšed
(
FLASH_WRP2_WRP2
)

791 
ušt16_t
 
WRP2_D©a
 = 0xFFFF;

793 #ià
	`defšed
(
FLASH_WRP3_WRP3
)

794 
ušt16_t
 
WRP3_D©a
 = 0xFFFF;

798 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
Wr™ePrÙeùPage
));

801 
Wr™ePrÙeùPage
 = (
	`FLASH_OB_G‘WRP
() | WriteProtectPage);

803 #ià
	`defšed
(
OB_WRP_PAGES0TO15MASK
)

804 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO15MASK
);

805 #–ià
	`defšed
(
OB_WRP_PAGES0TO31MASK
)

806 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO31MASK
);

809 #ià
	`defšed
(
OB_WRP_PAGES16TO31MASK
)

810 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES16TO31MASK
) >> 8U);

811 #–ià
	`defšed
(
OB_WRP_PAGES32TO63MASK
)

812 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO63MASK
) >> 8U);

815 #ià
	`defšed
(
OB_WRP_PAGES64TO95MASK
)

816 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES64TO95MASK
) >> 16U);

818 #ià
	`defšed
(
OB_WRP_PAGES32TO47MASK
)

819 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO47MASK
) >> 16U);

822 #ià
	`defšed
(
OB_WRP_PAGES96TO127MASK
)

823 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES96TO127MASK
) >> 24U);

824 #–ià
	`defšed
(
OB_WRP_PAGES48TO255MASK
)

825 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO255MASK
) >> 24U);

826 #–ià
	`defšed
(
OB_WRP_PAGES48TO511MASK
)

827 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO511MASK
) >> 24U);

828 #–ià
	`defšed
(
OB_WRP_PAGES48TO127MASK
)

829 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO127MASK
) >> 24U);

834 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

836 if(
¡©us
 =ð
HAL_OK
)

839 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

842 
¡©us
 = 
	`HAL_FLASHEx_OBE¿£
();

843 ià(
¡©us
 =ð
HAL_OK
)

845 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

847 #ià
	`defšed
(
FLASH_WRP0_WRP0
)

848 if(
WRP0_D©a
 != 0xFFU)

850 
OB
->
WRP0
 |ð
WRP0_D©a
;

853 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

857 #ià
	`defšed
(
FLASH_WRP1_WRP1
)

858 if((
¡©us
 =ð
HAL_OK
è&& (
WRP1_D©a
 != 0xFFU))

860 
OB
->
WRP1
 |ð
WRP1_D©a
;

863 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

867 #ià
	`defšed
(
FLASH_WRP2_WRP2
)

868 if((
¡©us
 =ð
HAL_OK
è&& (
WRP2_D©a
 != 0xFFU))

870 
OB
->
WRP2
 |ð
WRP2_D©a
;

873 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

877 #ià
	`defšed
(
FLASH_WRP3_WRP3
)

878 if((
¡©us
 =ð
HAL_OK
è&& (
WRP3_D©a
 != 0xFFU))

880 
OB
->
WRP3
 |ð
WRP3_D©a
;

883 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

888 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

891  
¡©us
;

892 
	}
}

902 
HAL_StusTy³Def
 
	$FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
R—dPrÙeùLev–
)

904 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

907 
	`as£¹_·¿m
(
	`IS_OB_RDP_LEVEL
(
R—dPrÙeùLev–
));

910 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

912 if(
¡©us
 =ð
HAL_OK
)

915 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

918 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

919 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

922 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

925 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

927 if(
¡©us
 =ð
HAL_OK
)

930 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

932 
	`WRITE_REG
(
OB
->
RDP
, 
R—dPrÙeùLev–
);

935 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

938 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

942  
¡©us
;

943 
	}
}

953 
HAL_StusTy³Def
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
U£rCÚfig
)

955 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

958 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
((
U£rCÚfig
&
OB_IWDG_SW
)));

959 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
((
U£rCÚfig
&
OB_STOP_NO_RST
)));

960 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
((
U£rCÚfig
&
OB_STDBY_NO_RST
)));

961 #ià
	`defšed
(
FLASH_BANK2_END
)

962 
	`as£¹_·¿m
(
	`IS_OB_BOOT1
((
U£rCÚfig
&
OB_BOOT1_SET
)));

966 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

968 if(
¡©us
 =ð
HAL_OK
)

971 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

974 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

976 #ià
	`defšed
(
FLASH_BANK2_END
)

977 
OB
->
USER
 = (
U£rCÚfig
 | 0xF0U);

979 
OB
->
USER
 = (
U£rCÚfig
 | 0x88U);

983 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

986 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

989  
¡©us
;

990 
	}
}

1004 
HAL_StusTy³Def
 
	$FLASH_OB_Prog¿mD©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

1006 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

1009 
	`as£¹_·¿m
(
	`IS_OB_DATA_ADDRESS
(
Add»ss
));

1012 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1014 if(
¡©us
 =ð
HAL_OK
)

1017 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

1020 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

1021 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

1024 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1027 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

1030  
¡©us
;

1031 
	}
}

1037 
ušt32_t
 
	$FLASH_OB_G‘WRP
()

1040  (
ušt32_t
)(
	`READ_REG
(
FLASH
->
WRPR
));

1041 
	}
}

1050 
ušt32_t
 
	$FLASH_OB_G‘RDP
()

1052 
ušt32_t
 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1053 
ušt32_t
 
tmp_»g
 = 0U;

1056 
tmp_»g
 = 
	`READ_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_RDPRT
);

1058 ià(
tmp_»g
 =ð
FLASH_OBR_RDPRT
)

1060 
»ad¡©us
 = 
OB_RDP_LEVEL_1
;

1064 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1067  
»ad¡©us
;

1068 
	}
}

1076 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

1079  (
ušt8_t
)((
	`READ_REG
(
FLASH
->
OBR
è& 
FLASH_OBR_USER
è>> 
FLASH_POSITION_IWDGSW_BIT
);

1080 
	}
}

1105 
	$FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
)

1108 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

1110 #ià
	`defšed
(
FLASH_BANK2_END
)

1111 if(
PageAdd»ss
 > 
FLASH_BANK1_END
)

1114 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PER
);

1115 
	`WRITE_REG
(
FLASH
->
AR2
, 
PageAdd»ss
);

1116 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_STRT
);

1122 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

1123 
	`WRITE_REG
(
FLASH
->
AR
, 
PageAdd»ss
);

1124 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

1125 #ià
	`defšed
(
FLASH_BANK2_END
)

1128 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c

121 
	~"¡m32f1xx_h®.h
"

132 #ifdeà
HAL_GPIO_MODULE_ENABLED


139 
	#GPIO_MODE
 0x00000003U

	)

140 
	#EXTI_MODE
 0x10000000U

	)

141 
	#GPIO_MODE_IT
 0x00010000U

	)

142 
	#GPIO_MODE_EVT
 0x00020000U

	)

143 
	#RISING_EDGE
 0x00100000U

	)

144 
	#FALLING_EDGE
 0x00200000U

	)

145 
	#GPIO_OUTPUT_TYPE
 0x00000010U

	)

147 
	#GPIO_NUMBER
 16U

	)

150 
	#GPIO_CR_MODE_INPUT
 0x00000000U

	)

151 
	#GPIO_CR_CNF_ANALOG
 0x00000000U

	)

152 
	#GPIO_CR_CNF_INPUT_FLOATING
 0x00000004U

	)

153 
	#GPIO_CR_CNF_INPUT_PU_PD
 0x00000008U

	)

154 
	#GPIO_CR_CNF_GP_OUTPUT_PP
 0x00000000U

	)

155 
	#GPIO_CR_CNF_GP_OUTPUT_OD
 0x00000004U

	)

156 
	#GPIO_CR_CNF_AF_OUTPUT_PP
 0x00000008U

	)

157 
	#GPIO_CR_CNF_AF_OUTPUT_OD
 0x0000000CU

	)

194 
	$HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
)

196 
ušt32_t
 
pos™iÚ
;

197 
ušt32_t
 
iÝos™iÚ
 = 0x00U;

198 
ušt32_t
 
iocu¼’t
 = 0x00U;

199 
ušt32_t
 
‹mp
 = 0x00U;

200 
ušt32_t
 
cÚfig
 = 0x00U;

201 
__IO
 
ušt32_t
 *
cÚfig»gi¡”
;

202 
ušt32_t
 
»gi¡”off£t
 = 0U;

205 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

206 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™
->
Pš
));

207 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™
->
Mode
));

210 
pos™iÚ
 = 0U;…os™iÚ < 
GPIO_NUMBER
;…osition++)

213 
iÝos™iÚ
 = (0x01U << 
pos™iÚ
);

216 
iocu¼’t
 = (
ušt32_t
)(
GPIO_In™
->
Pš
è& 
iÝos™iÚ
;

218 ià(
iocu¼’t
 =ð
iÝos™iÚ
)

221 
	`as£¹_·¿m
(
	`IS_GPIO_AF_INSTANCE
(
GPIOx
));

224 
GPIO_In™
->
Mode
)

227 
GPIO_MODE_OUTPUT_PP
:

229 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

230 
cÚfig
 = 
GPIO_In™
->
S³ed
 + 
GPIO_CR_CNF_GP_OUTPUT_PP
;

234 
GPIO_MODE_OUTPUT_OD
:

236 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

237 
cÚfig
 = 
GPIO_In™
->
S³ed
 + 
GPIO_CR_CNF_GP_OUTPUT_OD
;

241 
GPIO_MODE_AF_PP
:

243 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

244 
cÚfig
 = 
GPIO_In™
->
S³ed
 + 
GPIO_CR_CNF_AF_OUTPUT_PP
;

248 
GPIO_MODE_AF_OD
:

250 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

251 
cÚfig
 = 
GPIO_In™
->
S³ed
 + 
GPIO_CR_CNF_AF_OUTPUT_OD
;

255 
GPIO_MODE_INPUT
:

256 
GPIO_MODE_IT_RISING
:

257 
GPIO_MODE_IT_FALLING
:

258 
GPIO_MODE_IT_RISING_FALLING
:

259 
GPIO_MODE_EVT_RISING
:

260 
GPIO_MODE_EVT_FALLING
:

261 
GPIO_MODE_EVT_RISING_FALLING
:

263 
	`as£¹_·¿m
(
	`IS_GPIO_PULL
(
GPIO_In™
->
PuÎ
));

264 ià(
GPIO_In™
->
PuÎ
 =ð
GPIO_NOPULL
)

266 
cÚfig
 = 
GPIO_CR_MODE_INPUT
 + 
GPIO_CR_CNF_INPUT_FLOATING
;

268 ià(
GPIO_In™
->
PuÎ
 =ð
GPIO_PULLUP
)

270 
cÚfig
 = 
GPIO_CR_MODE_INPUT
 + 
GPIO_CR_CNF_INPUT_PU_PD
;

273 
GPIOx
->
BSRR
 = 
iÝos™iÚ
;

277 
cÚfig
 = 
GPIO_CR_MODE_INPUT
 + 
GPIO_CR_CNF_INPUT_PU_PD
;

280 
GPIOx
->
BRR
 = 
iÝos™iÚ
;

285 
GPIO_MODE_ANALOG
:

286 
cÚfig
 = 
GPIO_CR_MODE_INPUT
 + 
GPIO_CR_CNF_ANALOG
;

296 
cÚfig»gi¡”
 = (
iocu¼’t
 < 
GPIO_PIN_8
è? &
GPIOx
->
CRL
 : &GPIOx->
CRH
;

297 
»gi¡”off£t
 = (
iocu¼’t
 < 
GPIO_PIN_8
è? (
pos™iÚ
 << 2U) : ((position - 8U) << 2U);

300 
	`MODIFY_REG
((*
cÚfig»gi¡”
), ((
GPIO_CRL_MODE0
 | 
GPIO_CRL_CNF0
è<< 
»gi¡”off£t
), (
cÚfig
 <<„egisteroffset));

304 ià((
GPIO_In™
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

307 
	`__HAL_RCC_AFIO_CLK_ENABLE
();

308 
‹mp
 = 
AFIO
->
EXTICR
[
pos™iÚ
 >> 2U];

309 
	`CLEAR_BIT
(
‹mp
, (0x0FUè<< (4U * (
pos™iÚ
 & 0x03U)));

310 
	`SET_BIT
(
‹mp
, (
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U)));

311 
AFIO
->
EXTICR
[
pos™iÚ
 >> 2U] = 
‹mp
;

315 ià((
GPIO_In™
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

317 
	`SET_BIT
(
EXTI
->
IMR
, 
iocu¼’t
);

321 
	`CLEAR_BIT
(
EXTI
->
IMR
, 
iocu¼’t
);

325 ià((
GPIO_In™
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

327 
	`SET_BIT
(
EXTI
->
EMR
, 
iocu¼’t
);

331 
	`CLEAR_BIT
(
EXTI
->
EMR
, 
iocu¼’t
);

335 ià((
GPIO_In™
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

337 
	`SET_BIT
(
EXTI
->
RTSR
, 
iocu¼’t
);

341 
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
iocu¼’t
);

345 ià((
GPIO_In™
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

347 
	`SET_BIT
(
EXTI
->
FTSR
, 
iocu¼’t
);

351 
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
iocu¼’t
);

356 
	}
}

365 
	$HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
)

367 
ušt32_t
 
pos™iÚ
 = 0x00U;

368 
ušt32_t
 
iocu¼’t
 = 0x00U;

369 
ušt32_t
 
tmp
 = 0x00U;

370 
__IO
 
ušt32_t
 *
cÚfig»gi¡”
;

371 
ušt32_t
 
»gi¡”off£t
 = 0U;

374 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

375 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

378 (
GPIO_Pš
 >> 
pos™iÚ
) != 0U)

381 
iocu¼’t
 = (
GPIO_Pš
è& (1U << 
pos™iÚ
);

383 ià(
iocu¼’t
)

388 
cÚfig»gi¡”
 = (
iocu¼’t
 < 
GPIO_PIN_8
è? &
GPIOx
->
CRL
 : &GPIOx->
CRH
;

389 
»gi¡”off£t
 = (
iocu¼’t
 < 
GPIO_PIN_8
è? (
pos™iÚ
 << 2U) : ((position - 8U) << 2U);

392 
	`MODIFY_REG
(*
cÚfig»gi¡”
, ((
GPIO_CRL_MODE0
 | 
GPIO_CRL_CNF0
è<< 
»gi¡”off£t
), 
GPIO_CRL_CNF0_0
 <<„egisteroffset);

395 
	`CLEAR_BIT
(
GPIOx
->
ODR
, 
iocu¼’t
);

400 
tmp
 = 
AFIO
->
EXTICR
[
pos™iÚ
 >> 2U];

401 
tmp
 &ð0x0FU << (4U * (
pos™iÚ
 & 0x03U));

402 ià(
tmp
 =ð(
	`GPIO_GET_INDEX
(
GPIOx
è<< (4U * (
pos™iÚ
 & 0x03U))))

404 
tmp
 = 0x0FU << (4U * (
pos™iÚ
 & 0x03U));

405 
	`CLEAR_BIT
(
AFIO
->
EXTICR
[
pos™iÚ
 >> 2U], 
tmp
);

408 
	`CLEAR_BIT
(
EXTI
->
IMR
, (
ušt32_t
)
iocu¼’t
);

409 
	`CLEAR_BIT
(
EXTI
->
EMR
, (
ušt32_t
)
iocu¼’t
);

412 
	`CLEAR_BIT
(
EXTI
->
RTSR
, (
ušt32_t
)
iocu¼’t
);

413 
	`CLEAR_BIT
(
EXTI
->
FTSR
, (
ušt32_t
)
iocu¼’t
);

417 
pos™iÚ
++;

419 
	}
}

446 
GPIO_PšS‹
 
	$HAL_GPIO_R—dPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

448 
GPIO_PšS‹
 
b™¡©us
;

451 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

453 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

455 
b™¡©us
 = 
GPIO_PIN_SET
;

459 
b™¡©us
 = 
GPIO_PIN_RESET
;

461  
b™¡©us
;

462 
	}
}

480 
	$HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
)

483 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

484 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_ACTION
(
PšS‹
));

486 ià(
PšS‹
 !ð
GPIO_PIN_RESET
)

488 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

492 
GPIOx
->
BSRR
 = (
ušt32_t
)
GPIO_Pš
 << 16U;

494 
	}
}

502 
	$HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

505 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

507 
GPIOx
->
ODR
 ^ð
GPIO_Pš
;

508 
	}
}

520 
HAL_StusTy³Def
 
	$HAL_GPIO_LockPš
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

522 
__IO
 
ušt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

525 
	`as£¹_·¿m
(
	`IS_GPIO_LOCK_INSTANCE
(
GPIOx
));

526 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

529 
	`SET_BIT
(
tmp
, 
GPIO_Pš
);

531 
GPIOx
->
LCKR
 = 
tmp
;

533 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

535 
GPIOx
->
LCKR
 = 
tmp
;

537 
tmp
 = 
GPIOx
->
LCKR
;

539 ià((
ušt32_t
)(
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
))

541  
HAL_OK
;

545  
HAL_ERROR
;

547 
	}
}

554 
	$HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
)

557 ià(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pš
è!ð
RESET
)

559 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pš
);

560 
	`HAL_GPIO_EXTI_C®lback
(
GPIO_Pš
);

562 
	}
}

569 
__w—k
 
	$HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
)

572 
	`UNUSED
(
GPIO_Pš
);

576 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c

56 
	~"¡m32f1xx_h®.h
"

67 #ifdeà
HAL_GPIO_MODULE_ENABLED


97 
	$HAL_GPIOEx_CÚfigEv’tout
(
ušt32_t
 
GPIO_PÜtSourû
, ušt32_ˆ
GPIO_PšSourû
)

100 
	`as£¹_·¿m
(
	`IS_AFIO_EVENTOUT_PORT
(
GPIO_PÜtSourû
));

101 
	`as£¹_·¿m
(
	`IS_AFIO_EVENTOUT_PIN
(
GPIO_PšSourû
));

104 
	`MODIFY_REG
(
AFIO
->
EVCR
, (
AFIO_EVCR_PORT
è| (
AFIO_EVCR_PIN
), (
GPIO_PÜtSourû
è| (
GPIO_PšSourû
));

105 
	}
}

111 
	$HAL_GPIOEx_EÇbËEv’tout
()

113 
	`SET_BIT
(
AFIO
->
EVCR
, 
AFIO_EVCR_EVOE
);

114 
	}
}

120 
	$HAL_GPIOEx_Di§bËEv’tout
()

122 
	`CLEAR_BIT
(
AFIO
->
EVCR
, 
AFIO_EVCR_EVOE
);

123 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.c

247 
	~"¡m32f1xx_h®.h
"

258 #ifdeà
HAL_I2C_MODULE_ENABLED


265 
	#I2C_TIMEOUT_FLAG
 35U

	)

266 
	#I2C_TIMEOUT_BUSY_FLAG
 25U

	)

267 
	#I2C_NO_OPTION_FRAME
 0xFFFF0000U

	)

270 
	#I2C_STATE_MSK
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 | 
HAL_I2C_STATE_BUSY_RX
è& (~(ušt32_t)
HAL_I2C_STATE_READY
))è

	)

271 
	#I2C_STATE_NONE
 ((
ušt32_t
)(
HAL_I2C_MODE_NONE
)è

	)

272 
	#I2C_STATE_MASTER_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

273 
	#I2C_STATE_MASTER_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

274 
	#I2C_STATE_SLAVE_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

275 
	#I2C_STATE_SLAVE_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

288 
I2C_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

289 
I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

290 
I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

292 
I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

294 
HAL_StusTy³Def
 
I2C_Ma¡”Reque¡Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

295 
HAL_StusTy³Def
 
I2C_Ma¡”Reque¡R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

296 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

297 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

298 
HAL_StusTy³Def
 
I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

299 
HAL_StusTy³Def
 
I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

300 
HAL_StusTy³Def
 
I2C_Wa™OnTXEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

301 
HAL_StusTy³Def
 
I2C_Wa™OnBTFFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

302 
HAL_StusTy³Def
 
I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

303 
HAL_StusTy³Def
 
I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

304 
HAL_StusTy³Def
 
I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
);

307 
HAL_StusTy³Def
 
I2C_Ma¡”T¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
);

308 
HAL_StusTy³Def
 
I2C_Ma¡”T¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

309 
HAL_StusTy³Def
 
I2C_Ma¡”Reûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
);

310 
HAL_StusTy³Def
 
I2C_Ma¡”Reûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

311 
HAL_StusTy³Def
 
I2C_Ma¡”_SB
(
I2C_HªdËTy³Def
 *
hi2c
);

312 
HAL_StusTy³Def
 
I2C_Ma¡”_ADD10
(
I2C_HªdËTy³Def
 *
hi2c
);

313 
HAL_StusTy³Def
 
I2C_Ma¡”_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
);

315 
HAL_StusTy³Def
 
I2C_SÏveT¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
);

316 
HAL_StusTy³Def
 
I2C_SÏveT¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

317 
HAL_StusTy³Def
 
I2C_SÏveReûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
);

318 
HAL_StusTy³Def
 
I2C_SÏveReûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

319 
HAL_StusTy³Def
 
I2C_SÏve_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
);

320 
HAL_StusTy³Def
 
I2C_SÏve_STOPF
(
I2C_HªdËTy³Def
 *
hi2c
);

321 
HAL_StusTy³Def
 
I2C_SÏve_AF
(
I2C_HªdËTy³Def
 *
hi2c
);

369 
HAL_StusTy³Def
 
	$HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
)

371 
ušt32_t
 
äeq¿nge
 = 0U;

372 
ušt32_t
 
pþk1
 = 0U;

375 if(
hi2c
 =ð
NULL
)

377  
HAL_ERROR
;

381 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

382 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
hi2c
->
In™
.
ClockS³ed
));

383 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
hi2c
->
In™
.
DutyCyþe
));

384 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
hi2c
->
In™
.
OwnAdd»ss1
));

385 
	`as£¹_·¿m
(
	`IS_I2C_ADDRESSING_MODE
(
hi2c
->
In™
.
Add»ssšgMode
));

386 
	`as£¹_·¿m
(
	`IS_I2C_DUAL_ADDRESS
(
hi2c
->
In™
.
Du®Add»ssMode
));

387 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2
(
hi2c
->
In™
.
OwnAdd»ss2
));

388 
	`as£¹_·¿m
(
	`IS_I2C_GENERAL_CALL
(
hi2c
->
In™
.
G’”®C®lMode
));

389 
	`as£¹_·¿m
(
	`IS_I2C_NO_STRETCH
(
hi2c
->
In™
.
NoSŒ‘chMode
));

391 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_RESET
)

394 
hi2c
->
Lock
 = 
HAL_UNLOCKED
;

396 
	`HAL_I2C_M¥In™
(
hi2c
);

399 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

402 
	`__HAL_I2C_DISABLE
(
hi2c
);

405 
pþk1
 = 
	`HAL_RCC_G‘PCLK1F»q
();

408 ià(
	`I2C_MIN_PCLK_FREQ
(
pþk1
, 
hi2c
->
In™
.
ClockS³ed
) == 1U)

410  
HAL_ERROR
;

414 
äeq¿nge
 = 
	`I2C_FREQRANGE
(
pþk1
);

418 
hi2c
->
In¡ªû
->
CR2
 = 
äeq¿nge
;

422 
hi2c
->
In¡ªû
->
TRISE
 = 
	`I2C_RISE_TIME
(
äeq¿nge
, hi2c->
In™
.
ClockS³ed
);

426 
hi2c
->
In¡ªû
->
CCR
 = 
	`I2C_SPEED
(
pþk1
, hi2c->
In™
.
ClockS³ed
, hi2c->In™.
DutyCyþe
);

430 
hi2c
->
In¡ªû
->
CR1
 = (hi2c->
In™
.
G’”®C®lMode
 | hi2c->In™.
NoSŒ‘chMode
);

434 
hi2c
->
In¡ªû
->
OAR1
 = (hi2c->
In™
.
Add»ssšgMode
 | hi2c->In™.
OwnAdd»ss1
);

438 
hi2c
->
In¡ªû
->
OAR2
 = (hi2c->
In™
.
Du®Add»ssMode
 | hi2c->In™.
OwnAdd»ss2
);

441 
	`__HAL_I2C_ENABLE
(
hi2c
);

443 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

444 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

445 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

446 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

448  
HAL_OK
;

449 
	}
}

457 
HAL_StusTy³Def
 
	$HAL_I2C_DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

460 if(
hi2c
 =ð
NULL
)

462  
HAL_ERROR
;

466 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

468 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

471 
	`__HAL_I2C_DISABLE
(
hi2c
);

474 
	`HAL_I2C_M¥DeIn™
(
hi2c
);

476 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

477 
hi2c
->
S‹
 = 
HAL_I2C_STATE_RESET
;

478 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

479 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

482 
	`__HAL_UNLOCK
(
hi2c
);

484  
HAL_OK
;

485 
	}
}

493 
__w—k
 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
)

496 
	`UNUSED
(
hi2c
);

500 
	}
}

508 
__w—k
 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

511 
	`UNUSED
(
hi2c
);

515 
	}
}

596 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

598 
ušt32_t
 
tick¡¬t
 = 0x00U;

601 
tick¡¬t
 = 
	`HAL_G‘Tick
();

603 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

606 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

608  
HAL_BUSY
;

612 
	`__HAL_LOCK
(
hi2c
);

615 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

618 
	`__HAL_I2C_ENABLE
(
hi2c
);

622 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

624 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

625 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

626 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

629 
hi2c
->
pBuffPŒ
 = 
pD©a
;

630 
hi2c
->
XãrCouÁ
 = 
Size
;

631 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

632 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

635 if(
	`I2C_Ma¡”Reque¡Wr™e
(
hi2c
, 
DevAdd»ss
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

637 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

640 
	`__HAL_UNLOCK
(
hi2c
);

641  
HAL_ERROR
;

646 
	`__HAL_UNLOCK
(
hi2c
);

647  
HAL_TIMEOUT
;

652 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

654 
hi2c
->
XãrSize
 > 0U)

657 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

659 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

662 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

663  
HAL_ERROR
;

667  
HAL_TIMEOUT
;

672 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

673 
hi2c
->
XãrCouÁ
--;

674 
hi2c
->
XãrSize
--;

676 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

679 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

680 
hi2c
->
XãrCouÁ
--;

681 
hi2c
->
XãrSize
--;

685 if(
	`I2C_Wa™OnBTFFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

687 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

690 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

691  
HAL_ERROR
;

695  
HAL_TIMEOUT
;

701 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

703 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

704 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

707 
	`__HAL_UNLOCK
(
hi2c
);

709  
HAL_OK
;

713  
HAL_BUSY
;

715 
	}
}

728 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

730 
ušt32_t
 
tick¡¬t
 = 0x00U;

733 
tick¡¬t
 = 
	`HAL_G‘Tick
();

735 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

738 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

740  
HAL_BUSY
;

744 
	`__HAL_LOCK
(
hi2c
);

747 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

750 
	`__HAL_I2C_ENABLE
(
hi2c
);

754 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

756 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

757 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

758 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

761 
hi2c
->
pBuffPŒ
 = 
pD©a
;

762 
hi2c
->
XãrCouÁ
 = 
Size
;

763 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

764 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

767 if(
	`I2C_Ma¡”Reque¡R—d
(
hi2c
, 
DevAdd»ss
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

769 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

772 
	`__HAL_UNLOCK
(
hi2c
);

773  
HAL_ERROR
;

778 
	`__HAL_UNLOCK
(
hi2c
);

779  
HAL_TIMEOUT
;

783 if(
hi2c
->
XãrSize
 == 0U)

786 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

789 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

791 if(
hi2c
->
XãrSize
 == 1U)

794 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

798 
	`__di§bË_œq
();

801 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

804 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

807 
	`__’abË_œq
();

809 if(
hi2c
->
XãrSize
 == 2U)

812 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

816 
	`__di§bË_œq
();

819 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

822 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

825 
	`__’abË_œq
();

830 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

833 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

836 
hi2c
->
XãrSize
 > 0U)

838 if(
hi2c
->
XãrSize
 <= 3U)

841 if(
hi2c
->
XãrSize
 == 1U)

844 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

846 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

848  
HAL_TIMEOUT
;

852  
HAL_ERROR
;

857 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

858 
hi2c
->
XãrSize
--;

859 
hi2c
->
XãrCouÁ
--;

862 if(
hi2c
->
XãrSize
 == 2U)

865 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

867  
HAL_TIMEOUT
;

872 
	`__di§bË_œq
();

875 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

878 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

879 
hi2c
->
XãrSize
--;

880 
hi2c
->
XãrCouÁ
--;

883 
	`__’abË_œq
();

886 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

887 
hi2c
->
XãrSize
--;

888 
hi2c
->
XãrCouÁ
--;

894 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

896  
HAL_TIMEOUT
;

900 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

904 
	`__di§bË_œq
();

907 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

908 
hi2c
->
XãrSize
--;

909 
hi2c
->
XãrCouÁ
--;

912 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

914  
HAL_TIMEOUT
;

918 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

921 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

922 
hi2c
->
XãrSize
--;

923 
hi2c
->
XãrCouÁ
--;

926 
	`__’abË_œq
();

929 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

930 
hi2c
->
XãrSize
--;

931 
hi2c
->
XãrCouÁ
--;

937 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

939 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

941  
HAL_TIMEOUT
;

945  
HAL_ERROR
;

950 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

951 
hi2c
->
XãrSize
--;

952 
hi2c
->
XãrCouÁ
--;

954 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

957 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

958 
hi2c
->
XãrSize
--;

959 
hi2c
->
XãrCouÁ
--;

964 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

965 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

968 
	`__HAL_UNLOCK
(
hi2c
);

970  
HAL_OK
;

974  
HAL_BUSY
;

976 
	}
}

987 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

989 
ušt32_t
 
tick¡¬t
 = 0x00U;

992 
tick¡¬t
 = 
	`HAL_G‘Tick
();

994 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

996 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

998  
HAL_ERROR
;

1002 
	`__HAL_LOCK
(
hi2c
);

1005 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1008 
	`__HAL_I2C_ENABLE
(
hi2c
);

1012 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1014 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1015 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1016 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1019 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1020 
hi2c
->
XãrCouÁ
 = 
Size
;

1021 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1022 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1025 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1028 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1030  
HAL_TIMEOUT
;

1034 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1037 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

1040 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1042  
HAL_TIMEOUT
;

1046 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1049 
hi2c
->
XãrSize
 > 0U)

1052 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1055 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1057 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1059  
HAL_ERROR
;

1063  
HAL_TIMEOUT
;

1068 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

1069 
hi2c
->
XãrCouÁ
--;

1070 
hi2c
->
XãrSize
--;

1072 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

1075 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

1076 
hi2c
->
XãrCouÁ
--;

1077 
hi2c
->
XãrSize
--;

1082 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_AF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1084  
HAL_TIMEOUT
;

1088 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

1091 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1093 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1094 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1097 
	`__HAL_UNLOCK
(
hi2c
);

1099  
HAL_OK
;

1103  
HAL_BUSY
;

1105 
	}
}

1116 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

1118 
ušt32_t
 
tick¡¬t
 = 0x00U;

1121 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1123 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1125 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1127  
HAL_ERROR
;

1131 
	`__HAL_LOCK
(
hi2c
);

1134 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1137 
	`__HAL_I2C_ENABLE
(
hi2c
);

1141 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1143 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1144 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1145 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1148 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1149 
hi2c
->
XãrCouÁ
 = 
Size
;

1150 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1151 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1154 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1157 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1159  
HAL_TIMEOUT
;

1163 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1165 
hi2c
->
XãrSize
 > 0U)

1168 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1171 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1173 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

1175  
HAL_TIMEOUT
;

1179  
HAL_ERROR
;

1184 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

1185 
hi2c
->
XãrSize
--;

1186 
hi2c
->
XãrCouÁ
--;

1188 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

1191 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

1192 
hi2c
->
XãrSize
--;

1193 
hi2c
->
XãrCouÁ
--;

1198 if(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1201 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1203 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1205  
HAL_ERROR
;

1209  
HAL_TIMEOUT
;

1214 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

1217 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1219 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1220 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1223 
	`__HAL_UNLOCK
(
hi2c
);

1225  
HAL_OK
;

1229  
HAL_BUSY
;

1231 
	}
}

1243 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1245 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1247 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1250 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1253 if(
couÁ
-- == 0U)

1255 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1256 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1259 
	`__HAL_UNLOCK
(
hi2c
);

1261  
HAL_TIMEOUT
;

1264 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1267 
	`__HAL_LOCK
(
hi2c
);

1270 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1273 
	`__HAL_I2C_ENABLE
(
hi2c
);

1277 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1279 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1280 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1281 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1284 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1285 
hi2c
->
XãrCouÁ
 = 
Size
;

1286 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1287 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1288 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1291 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1294 
	`__HAL_UNLOCK
(
hi2c
);

1300 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1302  
HAL_OK
;

1306  
HAL_BUSY
;

1308 
	}
}

1320 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1322 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1324 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1327 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1330 if(
couÁ
-- == 0U)

1332 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1333 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1336 
	`__HAL_UNLOCK
(
hi2c
);

1338  
HAL_TIMEOUT
;

1341 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1344 
	`__HAL_LOCK
(
hi2c
);

1347 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1350 
	`__HAL_I2C_ENABLE
(
hi2c
);

1354 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1356 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1357 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1358 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1361 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1362 
hi2c
->
XãrCouÁ
 = 
Size
;

1363 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1364 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1365 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1368 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1371 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1374 
	`__HAL_UNLOCK
(
hi2c
);

1381 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1383  
HAL_OK
;

1387  
HAL_BUSY
;

1389 
	}
}

1403 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

1405 
__IO
 
ušt32_t
 
P»v_S‹
 = 0x00U;

1406 
__IO
 
ušt32_t
 
couÁ
 = 0x00U;

1409 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1411 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1414 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1417 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1420 if(
couÁ
-- == 0U)

1422 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1423 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1426 
	`__HAL_UNLOCK
(
hi2c
);

1428  
HAL_TIMEOUT
;

1431 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1435 
	`__HAL_LOCK
(
hi2c
);

1438 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1441 
	`__HAL_I2C_ENABLE
(
hi2c
);

1445 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1447 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1448 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1449 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1452 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1453 
hi2c
->
XãrCouÁ
 = 
Size
;

1454 
hi2c
->
XãrO±iÚs
 = XferOptions;

1455 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1456 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1458 
P»v_S‹
 = 
hi2c
->
P»viousS‹
;

1461 if((
P»v_S‹
 =ð
I2C_STATE_MASTER_BUSY_RX
è|| (P»v_S‹ =ð
I2C_STATE_NONE
))

1464 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1467 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1472 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1477 
	`__HAL_UNLOCK
(
hi2c
);

1484 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1486  
HAL_OK
;

1490  
HAL_BUSY
;

1492 
	}
}

1506 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

1508 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1511 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1513 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1516 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1519 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1522 if(
couÁ
-- == 0U)

1524 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1525 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1528 
	`__HAL_UNLOCK
(
hi2c
);

1530  
HAL_TIMEOUT
;

1533 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1537 
	`__HAL_LOCK
(
hi2c
);

1540 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1543 
	`__HAL_I2C_ENABLE
(
hi2c
);

1547 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1549 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1550 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1551 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1554 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1555 
hi2c
->
XãrCouÁ
 = 
Size
;

1556 
hi2c
->
XãrO±iÚs
 = XferOptions;

1557 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1558 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1560 if((
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
è|| (hi2c->P»viousS‹ =ð
I2C_STATE_NONE
))

1563 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (XãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

1566 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1569 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1574 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1577 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1582 
	`__HAL_UNLOCK
(
hi2c
);

1589 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1591  
HAL_OK
;

1595  
HAL_BUSY
;

1597 
	}
}

1607 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1609 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1611 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1613 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1615  
HAL_ERROR
;

1619 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1622 if(
couÁ
-- == 0U)

1624 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1625 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1628 
	`__HAL_UNLOCK
(
hi2c
);

1630  
HAL_TIMEOUT
;

1633 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1636 
	`__HAL_LOCK
(
hi2c
);

1639 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1642 
	`__HAL_I2C_ENABLE
(
hi2c
);

1646 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1648 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1649 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1650 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1653 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1654 
hi2c
->
XãrCouÁ
 = 
Size
;

1655 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1656 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1659 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1662 
	`__HAL_UNLOCK
(
hi2c
);

1669 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1671  
HAL_OK
;

1675  
HAL_BUSY
;

1677 
	}
}

1687 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1689 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1691 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1693 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1695  
HAL_ERROR
;

1699 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1702 if(
couÁ
-- == 0U)

1704 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1705 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1708 
	`__HAL_UNLOCK
(
hi2c
);

1710  
HAL_TIMEOUT
;

1713 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1716 
	`__HAL_LOCK
(
hi2c
);

1719 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1722 
	`__HAL_I2C_ENABLE
(
hi2c
);

1726 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1728 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1729 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1730 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1733 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1734 
hi2c
->
XãrSize
 = 
Size
;

1735 
hi2c
->
XãrCouÁ
 = 
Size
;

1736 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1739 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1742 
	`__HAL_UNLOCK
(
hi2c
);

1749 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1751  
HAL_OK
;

1755  
HAL_BUSY
;

1757 
	}
}

1769 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

1772 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1774 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1776 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1778  
HAL_ERROR
;

1782 
	`__HAL_LOCK
(
hi2c
);

1785 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1788 
	`__HAL_I2C_ENABLE
(
hi2c
);

1792 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1794 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX_LISTEN
;

1795 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1796 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1799 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1800 
hi2c
->
XãrCouÁ
 = 
Size
;

1801 
hi2c
->
XãrO±iÚs
 = XferOptions;

1802 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1805 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1808 
	`__HAL_UNLOCK
(
hi2c
);

1815 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1817  
HAL_OK
;

1821  
HAL_BUSY
;

1823 
	}
}

1835 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

1838 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1840 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1842 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1844  
HAL_ERROR
;

1848 
	`__HAL_LOCK
(
hi2c
);

1851 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1854 
	`__HAL_I2C_ENABLE
(
hi2c
);

1858 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1860 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX_LISTEN
;

1861 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1862 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1865 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1866 
hi2c
->
XãrCouÁ
 = 
Size
;

1867 
hi2c
->
XãrO±iÚs
 = XferOptions;

1868 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1871 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1874 
	`__HAL_UNLOCK
(
hi2c
);

1881 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1883  
HAL_OK
;

1887  
HAL_BUSY
;

1889 
	}
}

1897 
HAL_StusTy³Def
 
	$HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

1899 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1901 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

1904 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1907 
	`__HAL_I2C_ENABLE
(
hi2c
);

1911 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1914 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

1916  
HAL_OK
;

1920  
HAL_BUSY
;

1922 
	}
}

1930 
HAL_StusTy³Def
 
	$HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

1933 
ušt32_t
 
tmp
;

1936 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1938 
tmp
 = (
ušt32_t
)(
hi2c
->
S‹
è& 
I2C_STATE_MSK
;

1939 
hi2c
->
P»viousS‹
 = 
tmp
 | (
ušt32_t
)(hi2c->
Mode
);

1940 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1941 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1944 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1947 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

1949  
HAL_OK
;

1953  
HAL_BUSY
;

1955 
	}
}

1967 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1969 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1971 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1974 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1977 if(
couÁ
-- == 0U)

1979 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1980 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1983 
	`__HAL_UNLOCK
(
hi2c
);

1985  
HAL_TIMEOUT
;

1988 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1991 
	`__HAL_LOCK
(
hi2c
);

1994 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1997 
	`__HAL_I2C_ENABLE
(
hi2c
);

2001 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2003 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2004 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

2005 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2008 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2009 
hi2c
->
XãrCouÁ
 = 
Size
;

2010 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2011 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2012 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2014 if(
hi2c
->
XãrSize
 > 0U)

2017 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2020 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2023 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2024 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2027 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

2030 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2033 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2036 
	`__HAL_UNLOCK
(
hi2c
);

2043 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2046 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2051 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2054 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2057 
	`__HAL_UNLOCK
(
hi2c
);

2064 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2067  
HAL_OK
;

2071  
HAL_BUSY
;

2073 
	}
}

2085 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2087 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2089 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2092 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2095 if(
couÁ
-- == 0U)

2097 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2098 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2101 
	`__HAL_UNLOCK
(
hi2c
);

2103  
HAL_TIMEOUT
;

2106 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2109 
	`__HAL_LOCK
(
hi2c
);

2112 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2115 
	`__HAL_I2C_ENABLE
(
hi2c
);

2119 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2121 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2122 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

2123 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2126 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2127 
hi2c
->
XãrCouÁ
 = 
Size
;

2128 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2129 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2130 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2132 if(
hi2c
->
XãrSize
 > 0U)

2135 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2138 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2141 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2142 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2145 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

2148 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2151 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2154 
	`__HAL_UNLOCK
(
hi2c
);

2161 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2164 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2169 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2172 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2175 
	`__HAL_UNLOCK
(
hi2c
);

2182 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2185  
HAL_OK
;

2189  
HAL_BUSY
;

2191 
	}
}

2202 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
)

2205 
	`UNUSED
(
DevAdd»ss
);

2208 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MASTER
)

2211 
	`__HAL_LOCK
(
hi2c
);

2213 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2214 
hi2c
->
S‹
 = 
HAL_I2C_STATE_ABORT
;

2217 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2220 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2222 
hi2c
->
XãrCouÁ
 = 0U;

2225 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2228 
	`__HAL_UNLOCK
(
hi2c
);

2231 
	`I2C_ITE¼Ü
(
hi2c
);

2233  
HAL_OK
;

2239  
HAL_ERROR
;

2241 
	}
}

2251 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

2253 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2255 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2257 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2259  
HAL_ERROR
;

2263 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2266 if(
couÁ
-- == 0U)

2268 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2269 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2272 
	`__HAL_UNLOCK
(
hi2c
);

2274  
HAL_TIMEOUT
;

2277 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2280 
	`__HAL_LOCK
(
hi2c
);

2283 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2286 
	`__HAL_I2C_ENABLE
(
hi2c
);

2290 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2292 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2293 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2294 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2297 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2298 
hi2c
->
XãrCouÁ
 = 
Size
;

2299 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2300 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2303 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2306 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2309 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2310 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2313 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

2316 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2319 
	`__HAL_UNLOCK
(
hi2c
);

2325 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2328 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2330  
HAL_OK
;

2334  
HAL_BUSY
;

2336 
	}
}

2346 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

2348 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2350 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2352 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2354  
HAL_ERROR
;

2358 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2361 if(
couÁ
-- == 0U)

2363 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2364 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2367 
	`__HAL_UNLOCK
(
hi2c
);

2369  
HAL_TIMEOUT
;

2372 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2375 
	`__HAL_LOCK
(
hi2c
);

2378 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2381 
	`__HAL_I2C_ENABLE
(
hi2c
);

2385 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2387 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2388 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2389 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2392 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2393 
hi2c
->
XãrCouÁ
 = 
Size
;

2394 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2395 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2398 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2401 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2404 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2405 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2408 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

2411 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2414 
	`__HAL_UNLOCK
(
hi2c
);

2420 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2423 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2425  
HAL_OK
;

2429  
HAL_BUSY
;

2431 
	}
}

2445 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

2447 
ušt32_t
 
tick¡¬t
 = 0x00U;

2450 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2453 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2455 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2458 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2460  
HAL_BUSY
;

2464 
	`__HAL_LOCK
(
hi2c
);

2467 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2470 
	`__HAL_I2C_ENABLE
(
hi2c
);

2474 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2476 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2477 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2478 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2481 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2482 
hi2c
->
XãrCouÁ
 = 
Size
;

2483 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2484 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2487 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2489 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2492 
	`__HAL_UNLOCK
(
hi2c
);

2493  
HAL_ERROR
;

2498 
	`__HAL_UNLOCK
(
hi2c
);

2499  
HAL_TIMEOUT
;

2503 
hi2c
->
XãrSize
 > 0U)

2506 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2508 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2511 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2512  
HAL_ERROR
;

2516  
HAL_TIMEOUT
;

2521 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2522 
hi2c
->
XãrSize
--;

2523 
hi2c
->
XãrCouÁ
--;

2525 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

2528 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2529 
hi2c
->
XãrSize
--;

2530 
hi2c
->
XãrCouÁ
--;

2535 if(
	`I2C_Wa™OnBTFFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2537 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2540 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2541  
HAL_ERROR
;

2545  
HAL_TIMEOUT
;

2550 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2552 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2553 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2556 
	`__HAL_UNLOCK
(
hi2c
);

2558  
HAL_OK
;

2562  
HAL_BUSY
;

2564 
	}
}

2579 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

2581 
ušt32_t
 
tick¡¬t
 = 0x00U;

2584 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2587 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2589 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2592 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2594  
HAL_BUSY
;

2598 
	`__HAL_LOCK
(
hi2c
);

2601 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2604 
	`__HAL_I2C_ENABLE
(
hi2c
);

2608 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2610 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2611 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2612 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2615 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2616 
hi2c
->
XãrCouÁ
 = 
Size
;

2617 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2618 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2621 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2623 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2626 
	`__HAL_UNLOCK
(
hi2c
);

2627  
HAL_ERROR
;

2632 
	`__HAL_UNLOCK
(
hi2c
);

2633  
HAL_TIMEOUT
;

2637 if(
hi2c
->
XãrSize
 == 0U)

2640 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2643 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2645 if(
hi2c
->
XãrSize
 == 1U)

2648 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2652 
	`__di§bË_œq
();

2655 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2658 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2661 
	`__’abË_œq
();

2663 if(
hi2c
->
XãrSize
 == 2U)

2666 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

2670 
	`__di§bË_œq
();

2673 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2676 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2679 
	`__’abË_œq
();

2684 
	`SET_BIT
(
hi2c
->
In¡ªû
->
CR1
, 
I2C_CR1_ACK
);

2687 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2690 
hi2c
->
XãrSize
 > 0U)

2692 if(
hi2c
->
XãrSize
 <= 3U)

2695 if(
hi2c
->
XãrSize
== 1U)

2698 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2700 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

2702  
HAL_TIMEOUT
;

2706  
HAL_ERROR
;

2711 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2712 
hi2c
->
XãrSize
--;

2713 
hi2c
->
XãrCouÁ
--;

2716 if(
hi2c
->
XãrSize
 == 2U)

2719 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2721  
HAL_TIMEOUT
;

2726 
	`__di§bË_œq
();

2729 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2732 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2733 
hi2c
->
XãrSize
--;

2734 
hi2c
->
XãrCouÁ
--;

2737 
	`__’abË_œq
();

2740 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2741 
hi2c
->
XãrSize
--;

2742 
hi2c
->
XãrCouÁ
--;

2748 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2750  
HAL_TIMEOUT
;

2754 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2758 
	`__di§bË_œq
();

2761 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2762 
hi2c
->
XãrSize
--;

2763 
hi2c
->
XãrCouÁ
--;

2766 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2768  
HAL_TIMEOUT
;

2772 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2775 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2776 
hi2c
->
XãrSize
--;

2777 
hi2c
->
XãrCouÁ
--;

2780 
	`__’abË_œq
();

2783 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2784 
hi2c
->
XãrSize
--;

2785 
hi2c
->
XãrCouÁ
--;

2791 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2793 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

2795  
HAL_TIMEOUT
;

2799  
HAL_ERROR
;

2804 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2805 
hi2c
->
XãrSize
--;

2806 
hi2c
->
XãrCouÁ
--;

2808 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

2811 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2812 
hi2c
->
XãrSize
--;

2813 
hi2c
->
XãrCouÁ
--;

2818 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2819 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2822 
	`__HAL_UNLOCK
(
hi2c
);

2824  
HAL_OK
;

2828  
HAL_BUSY
;

2830 
	}
}

2844 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2846 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2849 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2851 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2854 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2857 if(
couÁ
-- == 0U)

2859 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2860 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2863 
	`__HAL_UNLOCK
(
hi2c
);

2865  
HAL_TIMEOUT
;

2868 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2871 
	`__HAL_LOCK
(
hi2c
);

2874 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2877 
	`__HAL_I2C_ENABLE
(
hi2c
);

2881 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2883 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2884 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2885 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2888 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2889 
hi2c
->
XãrSize
 = 
Size
;

2890 
hi2c
->
XãrCouÁ
 = 
Size
;

2891 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2892 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2893 
hi2c
->
Memadd»ss
 = 
MemAdd»ss
;

2894 
hi2c
->
MemaddSize
 = 
MemAddSize
;

2895 
hi2c
->
Ev’tCouÁ
 = 0U;

2898 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2901 
	`__HAL_UNLOCK
(
hi2c
);

2908 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2910  
HAL_OK
;

2914  
HAL_BUSY
;

2916 
	}
}

2930 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2932 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2935 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2937 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2940 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2943 if(
couÁ
-- == 0U)

2945 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2946 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2949 
	`__HAL_UNLOCK
(
hi2c
);

2951  
HAL_TIMEOUT
;

2954 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2957 
	`__HAL_LOCK
(
hi2c
);

2960 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2963 
	`__HAL_I2C_ENABLE
(
hi2c
);

2967 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2969 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2970 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2971 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2974 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2975 
hi2c
->
XãrSize
 = 
Size
;

2976 
hi2c
->
XãrCouÁ
 = 
Size
;

2977 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2978 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2979 
hi2c
->
Memadd»ss
 = 
MemAdd»ss
;

2980 
hi2c
->
MemaddSize
 = 
MemAddSize
;

2981 
hi2c
->
Ev’tCouÁ
 = 0U;

2984 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2987 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2990 
	`__HAL_UNLOCK
(
hi2c
);

2992 if(
hi2c
->
XãrSize
 > 0U)

2999 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3001  
HAL_OK
;

3005  
HAL_BUSY
;

3007 
	}
}

3021 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

3023 
__IO
 
ušt32_t
 
couÁ
 = 0U;

3025 
ušt32_t
 
tick¡¬t
 = 0x00U;

3028 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3031 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

3033 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

3036 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

3039 if(
couÁ
-- == 0U)

3041 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3042 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

3045 
	`__HAL_UNLOCK
(
hi2c
);

3047  
HAL_TIMEOUT
;

3050 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

3053 
	`__HAL_LOCK
(
hi2c
);

3056 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

3059 
	`__HAL_I2C_ENABLE
(
hi2c
);

3063 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

3065 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

3066 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

3067 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

3070 
hi2c
->
pBuffPŒ
 = 
pD©a
;

3071 
hi2c
->
XãrSize
 = 
Size
;

3072 
hi2c
->
XãrCouÁ
 = 
Size
;

3073 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3075 if(
hi2c
->
XãrSize
 > 0U)

3078 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

3081 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

3084 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

3085 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

3088 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

3091 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3093 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3096 
	`__HAL_UNLOCK
(
hi2c
);

3097  
HAL_ERROR
;

3102 
	`__HAL_UNLOCK
(
hi2c
);

3103  
HAL_TIMEOUT
;

3108 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3111 
	`__HAL_UNLOCK
(
hi2c
);

3117 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_ERR
);

3120 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

3122  
HAL_OK
;

3126  
HAL_BUSY
;

3128 
	}
}

3142 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

3144 
ušt32_t
 
tick¡¬t
 = 0x00U;

3145 
__IO
 
ušt32_t
 
couÁ
 = 0U;

3148 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3151 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

3153 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

3156 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

3159 if(
couÁ
-- == 0U)

3161 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3162 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

3165 
	`__HAL_UNLOCK
(
hi2c
);

3167  
HAL_TIMEOUT
;

3170 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

3173 
	`__HAL_LOCK
(
hi2c
);

3176 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

3179 
	`__HAL_I2C_ENABLE
(
hi2c
);

3183 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

3185 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

3186 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

3187 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

3190 
hi2c
->
pBuffPŒ
 = 
pD©a
;

3191 
hi2c
->
XãrCouÁ
 = 
Size
;

3192 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3193 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

3195 if(
hi2c
->
XãrSize
 > 0U)

3198 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

3201 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

3204 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

3207 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

3210 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3212 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3215 
	`__HAL_UNLOCK
(
hi2c
);

3216  
HAL_ERROR
;

3221 
	`__HAL_UNLOCK
(
hi2c
);

3222  
HAL_TIMEOUT
;

3226 if(
Size
 == 1U)

3229 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3234 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

3238 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3241 
	`__HAL_UNLOCK
(
hi2c
);

3247 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_ERR
);

3250 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

3255 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3257 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3260 
	`__HAL_UNLOCK
(
hi2c
);

3261  
HAL_ERROR
;

3266 
	`__HAL_UNLOCK
(
hi2c
);

3267  
HAL_TIMEOUT
;

3272 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3275 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3277 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3280 
	`__HAL_UNLOCK
(
hi2c
);

3283  
HAL_OK
;

3287  
HAL_BUSY
;

3289 
	}
}

3302 
HAL_StusTy³Def
 
	$HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
)

3304 
ušt32_t
 
tick¡¬t
 = 0U, 
tmp1
 = 0U, 
tmp2
 = 0U, 
tmp3
 = 0U, 
I2C_TrŸls
 = 1U;

3307 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3309 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

3312 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3314  
HAL_BUSY
;

3318 
	`__HAL_LOCK
(
hi2c
);

3321 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

3324 
	`__HAL_I2C_ENABLE
(
hi2c
);

3328 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

3330 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

3331 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

3332 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3337 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3340 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

3342  
HAL_TIMEOUT
;

3346 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

3350 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3352 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3353 
tmp2
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3354 
tmp3
 = 
hi2c
->
S‹
;

3355 (
tmp1
 =ð
RESET
è&& (
tmp2
 =ðRESETè&& (
tmp3
 !ð
HAL_I2C_STATE_TIMEOUT
))

3357 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3359 
hi2c
->
S‹
 = 
HAL_I2C_STATE_TIMEOUT
;

3361 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3362 
tmp2
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3363 
tmp3
 = 
hi2c
->
S‹
;

3366 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3369 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
è=ð
SET
)

3372 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3375 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3378 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3380  
HAL_TIMEOUT
;

3383 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3386 
	`__HAL_UNLOCK
(
hi2c
);

3388  
HAL_OK
;

3393 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3396 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3399 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3401  
HAL_TIMEOUT
;

3404 }
I2C_TrŸls
++ < 
TrŸls
);

3406 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3409 
	`__HAL_UNLOCK
(
hi2c
);

3411  
HAL_ERROR
;

3415  
HAL_BUSY
;

3417 
	}
}

3425 
	$HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

3427 
ušt32_t
 
¤2™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR2
);

3428 
ušt32_t
 
¤1™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR1
);

3429 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR2
);

3431 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

3434 if((
Cu¼’tMode
 =ð
HAL_I2C_MODE_MASTER
è|| (Cu¼’tMod=ð
HAL_I2C_MODE_MEM
))

3437 if(((
¤1™æags
 & 
I2C_FLAG_SB
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3439 
	`I2C_Ma¡”_SB
(
hi2c
);

3442 if(((
¤1™æags
 & 
I2C_FLAG_ADD10
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3444 
	`I2C_Ma¡”_ADD10
(
hi2c
);

3447 if(((
¤1™æags
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3449 
	`I2C_Ma¡”_ADDR
(
hi2c
);

3453 if((
¤2™æags
 & 
I2C_FLAG_TRA
è!ð
RESET
)

3456 if(((
¤1™æags
 & 
I2C_FLAG_TXE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3458 
	`I2C_Ma¡”T¿nsm™_TXE
(
hi2c
);

3461 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3463 
	`I2C_Ma¡”T¿nsm™_BTF
(
hi2c
);

3470 if(((
¤1™æags
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3472 
	`I2C_Ma¡”Reûive_RXNE
(
hi2c
);

3475 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3477 
	`I2C_Ma¡”Reûive_BTF
(
hi2c
);

3485 if(((
¤1™æags
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3487 
	`I2C_SÏve_ADDR
(
hi2c
);

3490 if(((
¤1™æags
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3492 
	`I2C_SÏve_STOPF
(
hi2c
);

3495 if((
¤2™æags
 & 
I2C_FLAG_TRA
è!ð
RESET
)

3498 if(((
¤1™æags
 & 
I2C_FLAG_TXE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3500 
	`I2C_SÏveT¿nsm™_TXE
(
hi2c
);

3503 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3505 
	`I2C_SÏveT¿nsm™_BTF
(
hi2c
);

3512 if(((
¤1™æags
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3514 
	`I2C_SÏveReûive_RXNE
(
hi2c
);

3517 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3519 
	`I2C_SÏveReûive_BTF
(
hi2c
);

3523 
	}
}

3531 
	$HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

3533 
ušt32_t
 
tmp1
 = 0U, 
tmp2
 = 0U, 
tmp3
 = 0U, 
tmp4
 = 0U;

3534 
ušt32_t
 
¤1™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR1
);

3535 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR2
);

3538 if(((
¤1™æags
 & 
I2C_FLAG_BERR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3540 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_BERR
;

3543 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_BERR
);

3546 
	`SET_BIT
(
hi2c
->
In¡ªû
->
CR1
, 
I2C_CR1_SWRST
);

3550 if(((
¤1™æags
 & 
I2C_FLAG_ARLO
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3552 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_ARLO
;

3555 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ARLO
);

3559 if(((
¤1™æags
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3561 
tmp1
 = 
hi2c
->
Mode
;

3562 
tmp2
 = 
hi2c
->
XãrCouÁ
;

3563 
tmp3
 = 
hi2c
->
S‹
;

3564 
tmp4
 = 
hi2c
->
P»viousS‹
;

3565 if((
tmp1
 =ð
HAL_I2C_MODE_SLAVE
è&& (
tmp2
 == 0U) && \

3566 ((
tmp3
 =ð
HAL_I2C_STATE_BUSY_TX
è|| (tmp3 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
) || \

3567 ((
tmp3
 =ð
HAL_I2C_STATE_LISTEN
è&& (
tmp4
 =ð
I2C_STATE_SLAVE_BUSY_TX
))))

3569 
	`I2C_SÏve_AF
(
hi2c
);

3573 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3576 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MASTER
)

3579 
	`SET_BIT
(
hi2c
->
In¡ªû
->
CR1
,
I2C_CR1_STOP
);

3583 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3588 if(((
¤1™æags
 & 
I2C_FLAG_OVR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3590 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_OVR
;

3592 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_OVR
);

3596 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3598 
	`I2C_ITE¼Ü
(
hi2c
);

3600 
	}
}

3608 
__w—k
 
	$HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3611 
	`UNUSED
(
hi2c
);

3616 
	}
}

3624 
__w—k
 
	$HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3627 
	`UNUSED
(
hi2c
);

3632 
	}
}

3639 
__w—k
 
	$HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3642 
	`UNUSED
(
hi2c
);

3647 
	}
}

3655 
__w—k
 
	$HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3658 
	`UNUSED
(
hi2c
);

3663 
	}
}

3673 
__w—k
 
	$HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
)

3676 
	`UNUSED
(
hi2c
);

3677 
	`UNUSED
(
T¿nsãrDœeùiÚ
);

3678 
	`UNUSED
(
AddrM©chCode
);

3683 
	}
}

3691 
__w—k
 
	$HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3694 
	`UNUSED
(
hi2c
);

3699 
	}
}

3707 
__w—k
 
	$HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3710 
	`UNUSED
(
hi2c
);

3715 
	}
}

3723 
__w—k
 
	$HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3726 
	`UNUSED
(
hi2c
);

3731 
	}
}

3739 
__w—k
 
	$HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3742 
	`UNUSED
(
hi2c
);

3747 
	}
}

3755 
__w—k
 
	$HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3758 
	`UNUSED
(
hi2c
);

3763 
	}
}

3790 
HAL_I2C_S‹Ty³Def
 
	$HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
)

3793  
hi2c
->
S‹
;

3794 
	}
}

3802 
HAL_I2C_ModeTy³Def
 
	$HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
)

3804  
hi2c
->
Mode
;

3805 
	}
}

3813 
ušt32_t
 
	$HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

3815  
hi2c
->
E¼ÜCode
;

3816 
	}
}

3828 
HAL_StusTy³Def
 
	$I2C_Ma¡”T¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
)

3831 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

3832 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

3833 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

3835 if((
hi2c
->
XãrSize
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
))

3838 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_NO_OPTION_FRAME
))

3840 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3842 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_TX
;

3843 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3844 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3846 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3851 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3854 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3856 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3857 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3859 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3861 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3862 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3866 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3867 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3871 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
) || \

3872 ((
Cu¼’tMode
 =ð
HAL_I2C_MODE_MEM
è&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX
)))

3874 if(
hi2c
->
XãrCouÁ
 == 0U)

3877 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

3881 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3883 if(
hi2c
->
Ev’tCouÁ
 == 0)

3886 if(
hi2c
->
MemaddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3889 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(hi2c->
Memadd»ss
);

3891 
hi2c
->
Ev’tCouÁ
 += 2;

3897 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(hi2c->
Memadd»ss
);

3899 
hi2c
->
Ev’tCouÁ
++;

3902 if(
hi2c
->
Ev’tCouÁ
 == 1)

3905 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(hi2c->
Memadd»ss
);

3907 
hi2c
->
Ev’tCouÁ
++;

3909 if(
hi2c
->
Ev’tCouÁ
 == 2)

3911 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

3914 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3916 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3919 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3920 
hi2c
->
XãrCouÁ
--;

3927 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3928 
hi2c
->
XãrCouÁ
--;

3932  
HAL_OK
;

3933 
	}
}

3941 
HAL_StusTy³Def
 
	$I2C_Ma¡”T¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

3944 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

3946 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3948 if(
hi2c
->
XãrCouÁ
 != 0U)

3951 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3952 
hi2c
->
XãrCouÁ
--;

3957 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_NO_OPTION_FRAME
))

3959 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3961 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_TX
;

3962 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3963 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3965 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3970 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3973 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3975 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3976 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3978 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3980 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3982 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3986 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3988 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3993  
HAL_OK
;

3994 
	}
}

4002 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
)

4004 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

4006 
ušt32_t
 
tmp
 = 0U;

4008 
tmp
 = 
hi2c
->
XãrCouÁ
;

4009 if(
tmp
 > 3U)

4012 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4013 
hi2c
->
XãrCouÁ
--;

4015 if((
tmp
 == 2U) || (tmp == 3U))

4017 if(
hi2c
->
XãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4020 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4023 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

4028 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4032 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

4036 if(
hi2c
->
XãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4039 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4044 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4048 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4051 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4052 
hi2c
->
XãrCouÁ
--;

4054 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4055 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4057 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4059 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4060 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

4064 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4065 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

4069  
HAL_OK
;

4070 
	}
}

4078 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

4081 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4083 if(
hi2c
->
XãrCouÁ
 == 3U)

4085 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

4088 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4092 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4093 
hi2c
->
XãrCouÁ
--;

4095 if(
hi2c
->
XãrCouÁ
 == 2U)

4098 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_NO_OPTION_FRAME
))

4100 if(
Cu¼’tXãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4103 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4108 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4112 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

4117 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

4120 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4124 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4125 
hi2c
->
XãrCouÁ
--;

4128 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4129 
hi2c
->
XãrCouÁ
--;

4131 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4132 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4134 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4136 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4138 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

4142 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4144 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

4150 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4151 
hi2c
->
XãrCouÁ
--;

4153  
HAL_OK
;

4154 
	}
}

4162 
HAL_StusTy³Def
 
	$I2C_Ma¡”_SB
(
I2C_HªdËTy³Def
 *
hi2c
)

4164 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4166 if(
hi2c
->
Ev’tCouÁ
 == 0U)

4169 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(hi2c->
Devadd»ss
);

4173 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(hi2c->
Devadd»ss
);

4178 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4181 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

4183 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(hi2c->
Devadd»ss
);

4187 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(hi2c->
Devadd»ss
);

4192 if(
hi2c
->
Ev’tCouÁ
 == 0U)

4195 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(hi2c->
Devadd»ss
);

4197 if(
hi2c
->
Ev’tCouÁ
 == 1U)

4200 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_READ
(hi2c->
Devadd»ss
);

4205  
HAL_OK
;

4206 
	}
}

4214 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ADD10
(
I2C_HªdËTy³Def
 *
hi2c
)

4217 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(hi2c->
Devadd»ss
);

4219  
HAL_OK
;

4220 
	}
}

4228 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
)

4231 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

4232 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4233 
ušt32_t
 
P»v_S‹
 = 
hi2c
->
P»viousS‹
;

4235 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

4237 if((
hi2c
->
Ev’tCouÁ
 =ð0Uè&& (
Cu¼’tMode
 =ð
HAL_I2C_MODE_MEM
))

4240 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4242 if((
hi2c
->
Ev’tCouÁ
 =ð0Uè&& (hi2c->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
))

4245 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4248 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4250 
hi2c
->
Ev’tCouÁ
++;

4254 if(
hi2c
->
XãrCouÁ
 == 0U)

4257 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4260 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4262 if(
hi2c
->
XãrCouÁ
 == 1U)

4264 if(
Cu¼’tXãrO±iÚs
 =ð
I2C_NO_OPTION_FRAME
)

4267 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4269 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4272 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4275 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4280 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4283 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4287 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
) \

4288 && (
P»v_S‹
 !ð
I2C_STATE_MASTER_BUSY_RX
))

4290 if(
hi2c
->
XãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4293 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4298 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4302 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4307 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4310 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4313 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4316 if(
hi2c
->
XãrCouÁ
 == 2U)

4318 if(
hi2c
->
XãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4321 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

4324 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4327 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4332 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4335 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4338 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4341 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

4347 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4349 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4352 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

4356 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4360 
hi2c
->
Ev’tCouÁ
 = 0U;

4366 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4369  
HAL_OK
;

4370 
	}
}

4378 
HAL_StusTy³Def
 
	$I2C_SÏveT¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
)

4381 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4383 if(
hi2c
->
XãrCouÁ
 != 0U)

4386 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

4387 
hi2c
->
XãrCouÁ
--;

4389 if((
hi2c
->
XãrCouÁ
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
))

4392 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

4395 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_TX
;

4396 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4399 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

4402  
HAL_OK
;

4403 
	}
}

4411 
HAL_StusTy³Def
 
	$I2C_SÏveT¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

4413 if(
hi2c
->
XãrCouÁ
 != 0U)

4416 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

4417 
hi2c
->
XãrCouÁ
--;

4419  
HAL_OK
;

4420 
	}
}

4428 
HAL_StusTy³Def
 
	$I2C_SÏveReûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
)

4431 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4433 if(
hi2c
->
XãrCouÁ
 != 0U)

4436 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4437 
hi2c
->
XãrCouÁ
--;

4439 if((
hi2c
->
XãrCouÁ
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4442 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

4445 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_RX
;

4446 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4449 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

4452  
HAL_OK
;

4453 
	}
}

4461 
HAL_StusTy³Def
 
	$I2C_SÏveReûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

4463 if(
hi2c
->
XãrCouÁ
 != 0U)

4466 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4467 
hi2c
->
XãrCouÁ
--;

4469  
HAL_OK
;

4470 
	}
}

4478 
HAL_StusTy³Def
 
	$I2C_SÏve_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
)

4480 
ušt8_t
 
T¿nsãrDœeùiÚ
 = 
I2C_DIRECTION_RECEIVE
;

4481 
ušt16_t
 
SÏveAddrCode
 = 0U;

4484 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TRA
è=ð
RESET
)

4486 
T¿nsãrDœeùiÚ
 = 
I2C_DIRECTION_TRANSMIT
;

4489 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_DUALF
è=ð
RESET
)

4491 
SÏveAddrCode
 = 
hi2c
->
In™
.
OwnAdd»ss1
;

4495 
SÏveAddrCode
 = 
hi2c
->
In™
.
OwnAdd»ss2
;

4499 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
T¿nsãrDœeùiÚ
, 
SÏveAddrCode
);

4501  
HAL_OK
;

4502 
	}
}

4510 
HAL_StusTy³Def
 
	$I2C_SÏve_STOPF
(
I2C_HªdËTy³Def
 *
hi2c
)

4513 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4516 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4519 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

4522 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4525 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4527 if((
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
è|| (hi2c->S‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4529 
hi2c
->
XãrCouÁ
 = 
	`__HAL_DMA_GET_COUNTER
(hi2c->
hdm¬x
);

4533 
hi2c
->
XãrCouÁ
 = 
	`__HAL_DMA_GET_COUNTER
(hi2c->
hdm©x
);

4538 if(
hi2c
->
XãrCouÁ
 != 0U)

4541 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

4544 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4545 
hi2c
->
XãrCouÁ
--;

4549 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4552 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4553 
hi2c
->
XãrCouÁ
--;

4557 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4560 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

4563 
	`I2C_ITE¼Ü
(
hi2c
);

4567 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_LISTEN
 ) || (Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
) || \

4568 (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
))

4570 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4571 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4572 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4573 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4576 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4580 if((
hi2c
->
P»viousS‹
 =ð
I2C_STATE_SLAVE_BUSY_RX
è|| (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX
))

4582 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4583 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4584 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4586 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

4590  
HAL_OK
;

4591 
	}
}

4598 
HAL_StusTy³Def
 
	$I2C_SÏve_AF
(
I2C_HªdËTy³Def
 *
hi2c
)

4601 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4602 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4604 if(((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_LAST_FRAME
)) && \

4605 (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_LISTEN
))

4607 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4610 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4613 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4616 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4618 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4619 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4620 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4623 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4625 if(
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

4627 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4628 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_TX
;

4629 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4630 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4633 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4636 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4639 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4641 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

4647 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4650  
HAL_OK
;

4651 
	}
}

4658 
	$I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

4661 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4663 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
è|| (Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4666 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4667 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4673 if((
hi2c
->
S‹
 !ð
HAL_I2C_STATE_ABORT
è&& ((hi2c->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) != I2C_CR2_DMAEN))

4675 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4677 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4678 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4682 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

4685 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4687 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

4689 if(
hi2c
->
hdm©x
->
S‹
 !ð
HAL_DMA_STATE_READY
)

4693 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4695 if(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm©x
è!ð
HAL_OK
)

4698 
	`__HAL_I2C_DISABLE
(
hi2c
);

4700 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4703 
hi2c
->
hdm©x
->
	`XãrAbÜtC®lback
(hi2c->hdmatx);

4710 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4712 if(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm¬x
è!ð
HAL_OK
)

4715 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4718 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4722 
	`__HAL_I2C_DISABLE
(
hi2c
);

4724 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4727 
hi2c
->
hdm¬x
->
	`XãrAbÜtC®lback
(hi2c->hdmarx);

4731 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

4733 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4734 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

4737 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4740 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4744 
	`__HAL_I2C_DISABLE
(
hi2c
);

4747 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

4752 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4755 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4759 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

4764 if((
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
è&& ((hi2c->
E¼ÜCode
 & 
HAL_I2C_ERROR_AF
) == HAL_I2C_ERROR_AF))

4766 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4767 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4768 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4769 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4772 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4774 
	}
}

4785 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reque¡Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4788 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4791 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

4794 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4796 if(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_RX
)

4799 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4803 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4805  
HAL_TIMEOUT
;

4808 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4811 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

4816 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(
DevAdd»ss
);

4819 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADD10
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4821 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4823  
HAL_ERROR
;

4827  
HAL_TIMEOUT
;

4832 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(
DevAdd»ss
);

4836 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4838 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4840  
HAL_ERROR
;

4844  
HAL_TIMEOUT
;

4848  
HAL_OK
;

4849 
	}
}

4861 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reque¡R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4864 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4867 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4870 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

4873 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4875 if(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
)

4878 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4882 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4884  
HAL_TIMEOUT
;

4887 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4890 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(
DevAdd»ss
);

4895 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(
DevAdd»ss
);

4898 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADD10
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4900 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4902  
HAL_ERROR
;

4906  
HAL_TIMEOUT
;

4911 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(
DevAdd»ss
);

4914 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4916 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4918  
HAL_ERROR
;

4922  
HAL_TIMEOUT
;

4927 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4930 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4933 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4935  
HAL_TIMEOUT
;

4939 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_READ
(
DevAdd»ss
);

4943 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4945 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4947  
HAL_ERROR
;

4951  
HAL_TIMEOUT
;

4955  
HAL_OK
;

4956 
	}
}

4970 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4973 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4976 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4978  
HAL_TIMEOUT
;

4982 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

4985 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4987 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4989  
HAL_ERROR
;

4993  
HAL_TIMEOUT
;

4998 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

5001 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5003 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5006 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5007  
HAL_ERROR
;

5011  
HAL_TIMEOUT
;

5016 if(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

5019 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

5025 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

5028 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5030 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5033 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5034  
HAL_ERROR
;

5038  
HAL_TIMEOUT
;

5043 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

5046  
HAL_OK
;

5047 
	}
}

5061 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5064 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

5067 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

5070 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5072  
HAL_TIMEOUT
;

5076 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

5079 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5081 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5083  
HAL_ERROR
;

5087  
HAL_TIMEOUT
;

5092 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

5095 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5097 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5100 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5101  
HAL_ERROR
;

5105  
HAL_TIMEOUT
;

5110 if(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

5113 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

5119 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

5122 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5124 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5127 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5128  
HAL_ERROR
;

5132  
HAL_TIMEOUT
;

5137 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

5141 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5143 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5146 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5147  
HAL_ERROR
;

5151  
HAL_TIMEOUT
;

5156 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

5159 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5161  
HAL_TIMEOUT
;

5165 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(
DevAdd»ss
);

5168 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5170 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5172  
HAL_ERROR
;

5176  
HAL_TIMEOUT
;

5180  
HAL_OK
;

5181 
	}
}

5188 
	$I2C_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5190 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

5193 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

5194 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

5196 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
è|| ((Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX
è&& (
Cu¼’tMode
 =ð
HAL_I2C_MODE_SLAVE
)))

5199 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

5201 
hi2c
->
XãrCouÁ
 = 0U;

5204 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

5209 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5212 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5215 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_LAST
;

5218 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

5220 
hi2c
->
XãrCouÁ
 = 0U;

5223 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

5225 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5229 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5231 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

5233 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5235 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

5239 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5241 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

5245 
	}
}

5252 
	$I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

5254 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

5257 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5259 
hi2c
->
XãrCouÁ
 = 0U;

5261 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5262 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5264 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_DMA
;

5266 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5267 
	}
}

5275 
	$I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

5277 
I2C_HªdËTy³Def
* 
hi2c
 = ( I2C_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

5280 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5282 
hi2c
->
XãrCouÁ
 = 0U;

5285 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

5286 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

5289 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

5291 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5292 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5293 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

5296 
	`__HAL_I2C_DISABLE
(
hi2c
);

5299 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

5303 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5304 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5307 
	`__HAL_I2C_DISABLE
(
hi2c
);

5310 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5312 
	}
}

5324 
HAL_StusTy³Def
 
	$I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

5327 (
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è? 
SET
 : 
RESET
è=ð
Stus
)

5330 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5332 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

5334 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5335 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5336 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5339 
	`__HAL_UNLOCK
(
hi2c
);

5341  
HAL_TIMEOUT
;

5346  
HAL_OK
;

5347 
	}
}

5358 
HAL_StusTy³Def
 
	$I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

5360 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è=ð
RESET
)

5362 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

5365 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5368 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

5370 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

5371 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5372 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5375 
	`__HAL_UNLOCK
(
hi2c
);

5377  
HAL_ERROR
;

5381 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5383 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

5385 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5386 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5389 
	`__HAL_UNLOCK
(
hi2c
);

5391  
HAL_TIMEOUT
;

5395  
HAL_OK
;

5396 
	}
}

5406 
HAL_StusTy³Def
 
	$I2C_Wa™OnTXEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5408 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXE
è=ð
RESET
)

5411 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5413  
HAL_ERROR
;

5417 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5419 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5421 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5422 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5423 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5426 
	`__HAL_UNLOCK
(
hi2c
);

5428  
HAL_TIMEOUT
;

5432  
HAL_OK
;

5433 
	}
}

5443 
HAL_StusTy³Def
 
	$I2C_Wa™OnBTFFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5445 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
RESET
)

5448 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5450  
HAL_ERROR
;

5454 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5456 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5458 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5459 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5460 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5463 
	`__HAL_UNLOCK
(
hi2c
);

5465  
HAL_TIMEOUT
;

5469  
HAL_OK
;

5470 
	}
}

5480 
HAL_StusTy³Def
 
	$I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5482 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
)

5485 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5487  
HAL_ERROR
;

5491 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5493 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5494 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5495 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5498 
	`__HAL_UNLOCK
(
hi2c
);

5500  
HAL_TIMEOUT
;

5503  
HAL_OK
;

5504 
	}
}

5514 
HAL_StusTy³Def
 
	$I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5517 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
RESET
)

5520 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
SET
)

5523 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

5525 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

5526 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5527 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5530 
	`__HAL_UNLOCK
(
hi2c
);

5532  
HAL_ERROR
;

5536 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5538 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5539 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5542 
	`__HAL_UNLOCK
(
hi2c
);

5544  
HAL_TIMEOUT
;

5547  
HAL_OK
;

5548 
	}
}

5556 
HAL_StusTy³Def
 
	$I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
)

5558 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

5561 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

5563 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

5564 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5565 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5568 
	`__HAL_UNLOCK
(
hi2c
);

5570  
HAL_ERROR
;

5572  
HAL_OK
;

5573 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c

43 
	~"¡m32f1xx_h®.h
"

54 #ifdeà
HAL_PWR_MODULE_ENABLED


66 
	#PVD_MODE_IT
 0x00010000U

	)

67 
	#PVD_MODE_EVT
 0x00020000U

	)

68 
	#PVD_RISING_EDGE
 0x00000001U

	)

69 
	#PVD_FALLING_EDGE
 0x00000002U

	)

79 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

80 
	#PWR_CR_OFFSET
 0x00U

	)

81 
	#PWR_CSR_OFFSET
 0x04U

	)

82 
	#PWR_CR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CR_OFFSET
)

	)

83 
	#PWR_CSR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CSR_OFFSET
)

	)

93 
	#LPSDSR_BIT_NUMBER
 
PWR_CR_LPDS_Pos


	)

94 
	#CR_LPSDSR_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
LPSDSR_BIT_NUMBER
 * 4U)))

	)

97 
	#DBP_BIT_NUMBER
 
PWR_CR_DBP_Pos


	)

98 
	#CR_DBP_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
DBP_BIT_NUMBER
 * 4U)))

	)

101 
	#PVDE_BIT_NUMBER
 
PWR_CR_PVDE_Pos


	)

102 
	#CR_PVDE_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
PVDE_BIT_NUMBER
 * 4U)))

	)

114 
	#CSR_EWUP_BB
(
VAL
è((
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
	`POSITION_VAL
(VALè* 4U)))

	)

129 
PWR_Ov”lßdWã
();

132 
__NOINLINE


133 
	$PWR_Ov”lßdWã
()

135 
__asm
 volatile( "wfe" );

136 
__asm
 volatile( "nop" );

137 
	}
}

172 
	$HAL_PWR_DeIn™
()

174 
	`__HAL_RCC_PWR_FORCE_RESET
();

175 
	`__HAL_RCC_PWR_RELEASE_RESET
();

176 
	}
}

185 
	$HAL_PWR_EÇbËBkUpAcûss
()

188 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
ENABLE
;

189 
	}
}

198 
	$HAL_PWR_Di§bËBkUpAcûss
()

201 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
DISABLE
;

202 
	}
}

332 
	$HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
)

335 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
sCÚfigPVD
->
PVDLev–
));

336 
	`as£¹_·¿m
(
	`IS_PWR_PVD_MODE
(
sCÚfigPVD
->
Mode
));

339 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_PLS
, 
sCÚfigPVD
->
PVDLev–
);

342 
	`__HAL_PWR_PVD_EXTI_DISABLE_EVENT
();

343 
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
();

344 
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

345 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();

348 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_IT
) == PVD_MODE_IT)

350 
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
();

354 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_EVT
) == PVD_MODE_EVT)

356 
	`__HAL_PWR_PVD_EXTI_ENABLE_EVENT
();

360 if((
sCÚfigPVD
->
Mode
 & 
PVD_RISING_EDGE
) == PVD_RISING_EDGE)

362 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();

365 if((
sCÚfigPVD
->
Mode
 & 
PVD_FALLING_EDGE
) == PVD_FALLING_EDGE)

367 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

369 
	}
}

375 
	$HAL_PWR_EÇbËPVD
()

378 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
ENABLE
;

379 
	}
}

385 
	$HAL_PWR_Di§bËPVD
()

388 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
DISABLE
;

389 
	}
}

398 
	$HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

401 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

403 *(
__IO
 
ušt32_t
 *è
	`CSR_EWUP_BB
(
WakeUpPšx
èð(ušt32_t)
ENABLE
;

404 
	}
}

413 
	$HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

416 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

418 *(
__IO
 
ušt32_t
 *è
	`CSR_EWUP_BB
(
WakeUpPšx
èð(ušt32_t)
DISABLE
;

419 
	}
}

433 
	$HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
)

438 
	`UNUSED
(
ReguÏtÜ
);

440 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
SLEEPEÁry
));

443 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

446 if(
SLEEPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

449 
	`__WFI
();

454 
	`__SEV
();

455 
	`__WFE
();

456 
	`__WFE
();

458 
	}
}

479 
	$HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

482 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

483 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

486 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

489 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_LPDS
, 
ReguÏtÜ
);

492 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

495 if(
STOPEÁry
 =ð
PWR_STOPENTRY_WFI
)

498 
	`__WFI
();

503 
	`__SEV
();

504 
	`PWR_Ov”lßdWã
();

505 
	`PWR_Ov”lßdWã
();

508 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

509 
	}
}

519 
	$HAL_PWR_EÁ”STANDBYMode
()

522 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

525 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

528 #ià
	`defšed
 ( 
__CC_ARM
)

529 
	`__fÜû_¡Ües
();

532 
	`__WFI
();

533 
	}
}

544 
	$HAL_PWR_EÇbËSË•OnEx™
()

547 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

548 
	}
}

557 
	$HAL_PWR_Di§bËSË•OnEx™
()

560 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

561 
	}
}

570 
	$HAL_PWR_EÇbËSEVOnP’d
()

573 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

574 
	}
}

583 
	$HAL_PWR_Di§bËSEVOnP’d
()

586 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

587 
	}
}

596 
	$HAL_PWR_PVD_IRQHªdËr
()

599 if(
	`__HAL_PWR_PVD_EXTI_GET_FLAG
(è!ð
RESET
)

602 
	`HAL_PWR_PVDC®lback
();

605 
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
();

607 
	}
}

613 
__w—k
 
	$HAL_PWR_PVDC®lback
()

618 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c

79 
	~"¡m32f1xx_h®.h
"

90 #ifdeà
HAL_RCC_MODULE_ENABLED


105 
	#MCO1_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

106 
	#MCO1_GPIO_PORT
 
GPIOA


	)

107 
	#MCO1_PIN
 
GPIO_PIN_8


	)

122 
RCC_D–ay
(
ušt32_t
 
md–ay
);

218 
HAL_StusTy³Def
 
	$HAL_RCC_DeIn™
()

220 
ušt32_t
 
tick¡¬t
;

223 
tick¡¬t
 = 
	`HAL_G‘Tick
();

226 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
);

229 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSIRDY
è=ð
RESET
)

231 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI_TIMEOUT_VALUE
)

233  
HAL_TIMEOUT
;

238 
	`MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_HSITRIM
, (0x10U << 
RCC_CR_HSITRIM_Pos
));

241 
tick¡¬t
 = 
	`HAL_G‘Tick
();

244 
	`CLEAR_REG
(
RCC
->
CFGR
);

247 
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_SWS
è!ð
RESET
)

249 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
CLOCKSWITCH_TIMEOUT_VALUE
)

251  
HAL_TIMEOUT
;

256 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

259 if(
	`HAL_In™Tick
(
TICK_INT_PRIORITY
è!ð
HAL_OK
)

261  
HAL_ERROR
;

265 
tick¡¬t
 = 
	`HAL_G‘Tick
();

268 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
);

271 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLRDY
è!ð
RESET
)

273 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLL_TIMEOUT_VALUE
)

275  
HAL_TIMEOUT
;

280 
	`CLEAR_REG
(
RCC
->
CFGR
);

283 
tick¡¬t
 = 
	`HAL_G‘Tick
();

286 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_CSSON
);

289 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSERDY
è!ð
RESET
)

291 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSE_TIMEOUT_VALUE
)

293  
HAL_TIMEOUT
;

298 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

300 #ià
	`defšed
(
RCC_PLL2_SUPPORT
)

302 
tick¡¬t
 = 
	`HAL_G‘Tick
();

305 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLL2ON
);

308 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLL2RDY
è!ð
RESET
)

310 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLL2_TIMEOUT_VALUE
)

312  
HAL_TIMEOUT
;

317 #ià
	`defšed
(
RCC_PLLI2S_SUPPORT
)

319 
tick¡¬t
 = 
	`HAL_G‘Tick
();

322 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLL3ON
);

325 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLL3RDY
è!ð
RESET
)

327 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLI2S_TIMEOUT_VALUE
)

329  
HAL_TIMEOUT
;

334 #ià
	`defšed
(
RCC_CFGR2_PREDIV1
)

336 
	`CLEAR_REG
(
RCC
->
CFGR2
);

340 
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_RMVF
);

343 
	`CLEAR_REG
(
RCC
->
CIR
);

345  
HAL_OK
;

346 
	}
}

363 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

365 
ušt32_t
 
tick¡¬t
 = 0U;

368 
	`as£¹_·¿m
(
RCC_OscIn™SŒuù
 !ð
NULL
);

369 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

372 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

375 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

378 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

379 || ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
)))

381 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

383  
HAL_ERROR
;

389 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

393 if(
RCC_OscIn™SŒuù
->
HSES‹
 !ð
RCC_HSE_OFF
)

396 
tick¡¬t
 = 
	`HAL_G‘Tick
();

399 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

401 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

403  
HAL_TIMEOUT
;

410 
tick¡¬t
 = 
	`HAL_G‘Tick
();

413 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

415 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

417  
HAL_TIMEOUT
;

424 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

427 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

428 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

431 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

432 || ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSI_DIV2
)))

435 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

437  
HAL_ERROR
;

443 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

449 if(
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_OFF
)

452 
	`__HAL_RCC_HSI_ENABLE
();

455 
tick¡¬t
 = 
	`HAL_G‘Tick
();

458 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

460 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

462  
HAL_TIMEOUT
;

467 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

472 
	`__HAL_RCC_HSI_DISABLE
();

475 
tick¡¬t
 = 
	`HAL_G‘Tick
();

478 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

480 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

482  
HAL_TIMEOUT
;

489 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

492 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

495 if(
RCC_OscIn™SŒuù
->
LSIS‹
 !ð
RCC_LSI_OFF
)

498 
	`__HAL_RCC_LSI_ENABLE
();

501 
tick¡¬t
 = 
	`HAL_G‘Tick
();

504 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

506 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

508  
HAL_TIMEOUT
;

513 
	`RCC_D–ay
(1);

518 
	`__HAL_RCC_LSI_DISABLE
();

521 
tick¡¬t
 = 
	`HAL_G‘Tick
();

524 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

526 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

528  
HAL_TIMEOUT
;

534 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

536 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

539 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

543 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

545 
	`__HAL_RCC_PWR_CLK_ENABLE
();

546 
pwrþkchªged
 = 
SET
;

549 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

552 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

555 
tick¡¬t
 = 
	`HAL_G‘Tick
();

557 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

559 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

561  
HAL_TIMEOUT
;

567 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

569 if(
RCC_OscIn™SŒuù
->
LSES‹
 !ð
RCC_LSE_OFF
)

572 
tick¡¬t
 = 
	`HAL_G‘Tick
();

575 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

577 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

579  
HAL_TIMEOUT
;

586 
tick¡¬t
 = 
	`HAL_G‘Tick
();

589 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

591 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

593  
HAL_TIMEOUT
;

599 if(
pwrþkchªged
 =ð
SET
)

601 
	`__HAL_RCC_PWR_CLK_DISABLE
();

605 #ià
	`defšed
(
RCC_CR_PLL2ON
)

608 
	`as£¹_·¿m
(
	`IS_RCC_PLL2
(
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
));

609 ià((
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
è!ð
RCC_PLL2_NONE
)

613 if((
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
) && \

614 (
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
) && \

615 ((
	`READ_BIT
(
RCC
->
CFGR2
,
RCC_CFGR2_PREDIV1SRC
)è=ð
RCC_CFGR2_PREDIV1SRC_PLL2
))

617  
HAL_ERROR
;

621 if((
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
è=ð
RCC_PLL2_ON
)

624 
	`as£¹_·¿m
(
	`IS_RCC_PLL2_MUL
(
RCC_OscIn™SŒuù
->
PLL2
.
PLL2MUL
));

625 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV2
(
RCC_OscIn™SŒuù
->
PLL2
.
HSEP»div2V®ue
));

629 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLL3ON
) && \

630 (
	`__HAL_RCC_HSE_GET_PREDIV2
(è!ð
RCC_OscIn™SŒuù
->
PLL2
.
HSEP»div2V®ue
))

632  
HAL_ERROR
;

636 
	`__HAL_RCC_PLL2_DISABLE
();

639 
tick¡¬t
 = 
	`HAL_G‘Tick
();

642 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è!ð
RESET
)

644 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

646  
HAL_TIMEOUT
;

651 
	`__HAL_RCC_HSE_PREDIV2_CONFIG
(
RCC_OscIn™SŒuù
->
PLL2
.
HSEP»div2V®ue
);

654 
	`__HAL_RCC_PLL2_CONFIG
(
RCC_OscIn™SŒuù
->
PLL2
.
PLL2MUL
);

657 
	`__HAL_RCC_PLL2_ENABLE
();

660 
tick¡¬t
 = 
	`HAL_G‘Tick
();

663 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è=ð
RESET
)

665 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

667  
HAL_TIMEOUT
;

674 
	`CLEAR_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1SRC
);

677 
	`__HAL_RCC_PLL2_DISABLE
();

680 
tick¡¬t
 = 
	`HAL_G‘Tick
();

683 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è!ð
RESET
)

685 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

687  
HAL_TIMEOUT
;

697 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

698 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

701 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

703 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

706 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

707 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
));

710 
	`__HAL_RCC_PLL_DISABLE
();

713 
tick¡¬t
 = 
	`HAL_G‘Tick
();

716 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

718 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

720  
HAL_TIMEOUT
;

726 if(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 =ð
RCC_PLLSOURCE_HSE
)

729 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV
(
RCC_OscIn™SŒuù
->
HSEP»divV®ue
));

730 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

731 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_OscIn™SŒuù
->
P»div1Sourû
));

734 
	`SET_BIT
(
RCC
->
CFGR2
, 
RCC_OscIn™SŒuù
->
P»div1Sourû
);

738 
	`__HAL_RCC_HSE_PREDIV_CONFIG
(
RCC_OscIn™SŒuù
->
HSEP»divV®ue
);

742 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
,

743 
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
);

745 
	`__HAL_RCC_PLL_ENABLE
();

748 
tick¡¬t
 = 
	`HAL_G‘Tick
();

751 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

753 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

755  
HAL_TIMEOUT
;

762 
	`__HAL_RCC_PLL_DISABLE
();

765 
tick¡¬t
 = 
	`HAL_G‘Tick
();

768 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

770 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

772  
HAL_TIMEOUT
;

779  
HAL_ERROR
;

783  
HAL_OK
;

784 
	}
}

809 
HAL_StusTy³Def
 
	$HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
)

811 
ušt32_t
 
tick¡¬t
 = 0U;

814 
	`as£¹_·¿m
(
RCC_ClkIn™SŒuù
 !ð
NULL
);

815 
	`as£¹_·¿m
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkIn™SŒuù
->
ClockTy³
));

816 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FL©’cy
));

822 #ià
	`defšed
(
FLASH_ACR_LATENCY
)

824 if(
FL©’cy
 > (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

827 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

831 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

833  
HAL_ERROR
;

839 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

841 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

842 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

846 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

848 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

851 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

854 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

856  
HAL_ERROR
;

860 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

863 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

865  
HAL_ERROR
;

872 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

874  
HAL_ERROR
;

877 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

880 
tick¡¬t
 = 
	`HAL_G‘Tick
();

882 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

884 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

886 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

888  
HAL_TIMEOUT
;

892 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

894 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

896 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

898  
HAL_TIMEOUT
;

904 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

906 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

908  
HAL_TIMEOUT
;

913 #ià
	`defšed
(
FLASH_ACR_LATENCY
)

915 if(
FL©’cy
 < (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

918 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

922 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

924  
HAL_ERROR
;

930 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

932 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
));

933 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
);

937 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

939 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
));

940 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, ((
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
) << 3));

944 
Sy¡emCÜeClock
 = 
	`HAL_RCC_G‘SysClockF»q
(è>> 
AHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
)>> 
RCC_CFGR_HPRE_Pos
];

947 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

949  
HAL_OK
;

950 
	}
}

1002 
	$HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
)

1004 
GPIO_In™Ty³Def
 
gpio
 = {0U};

1007 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCOx
));

1008 
	`as£¹_·¿m
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

1009 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSourû
));

1012 
	`UNUSED
(
RCC_MCOx
);

1013 
	`UNUSED
(
RCC_MCODiv
);

1016 
gpio
.
Mode
 = 
GPIO_MODE_AF_PP
;

1017 
gpio
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

1018 
gpio
.
PuÎ
 = 
GPIO_NOPULL
;

1019 
gpio
.
Pš
 = 
MCO1_PIN
;

1022 
	`MCO1_CLK_ENABLE
();

1024 
	`HAL_GPIO_In™
(
MCO1_GPIO_PORT
, &
gpio
);

1027 
	`__HAL_RCC_MCO1_CONFIG
(
RCC_MCOSourû
, 
RCC_MCODiv
);

1028 
	}
}

1039 
	$HAL_RCC_EÇbËCSS
()

1041 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
ENABLE
;

1042 
	}
}

1048 
	$HAL_RCC_Di§bËCSS
()

1050 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
DISABLE
;

1051 
	}
}

1082 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

1084 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

1085 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};

1086 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

1088 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};

1089 #ià
	`defšed
(
RCC_CFGR2_PREDIV1
)

1090 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

1092 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[2] = {1, 2};

1096 
ušt32_t
 
tm´eg
 = 0U, 
´ediv
 = 0U, 
¶lþk
 = 0U, 
¶lmul
 = 0U;

1097 
ušt32_t
 
sysþockäeq
 = 0U;

1098 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

1099 
ušt32_t
 
´ediv2
 = 0U, 
¶l2mul
 = 0U;

1102 
tm´eg
 = 
RCC
->
CFGR
;

1105 
tm´eg
 & 
RCC_CFGR_SWS
)

1107 
RCC_SYSCLKSOURCE_STATUS_HSE
:

1109 
sysþockäeq
 = 
HSE_VALUE
;

1112 
RCC_SYSCLKSOURCE_STATUS_PLLCLK
:

1114 
¶lmul
 = 
aPLLMULFaùÜTabË
[(
ušt32_t
)(
tm´eg
 & 
RCC_CFGR_PLLMULL
è>> 
RCC_CFGR_PLLMULL_Pos
];

1115 ià((
tm´eg
 & 
RCC_CFGR_PLLSRC
è!ð
RCC_PLLSOURCE_HSI_DIV2
)

1117 #ià
	`defšed
(
RCC_CFGR2_PREDIV1
)

1118 
´ediv
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
è>> 
RCC_CFGR2_PREDIV1_Pos
];

1120 
´ediv
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è>> 
RCC_CFGR_PLLXTPRE_Pos
];

1122 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

1124 if(
	`HAL_IS_BIT_SET
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1SRC
))

1128 
´ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
è>> 
RCC_CFGR2_PREDIV2_Pos
) + 1;

1129 
¶l2mul
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
è>> 
RCC_CFGR2_PLL2MUL_Pos
) + 2;

1130 
¶lþk
 = (
ušt32_t
)(((
ušt64_t
)
HSE_VALUE
 * (ušt64_t)
¶l2mul
 * (ušt64_t)
¶lmul
è/ ((ušt64_t)
´ediv2
 * (ušt64_t)
´ediv
));

1135 
¶lþk
 = (
ušt32_t
)((
HSE_VALUE
 * 
¶lmul
è/ 
´ediv
);

1140 ià(
¶lmul
 =ð
aPLLMULFaùÜTabË
[(
ušt32_t
)(
RCC_CFGR_PLLMULL6_5
è>> 
RCC_CFGR_PLLMULL_Pos
])

1142 
¶lþk
 =…llclk / 2;

1146 
¶lþk
 = (
ušt32_t
)((
HSE_VALUE
 * 
¶lmul
è/ 
´ediv
);

1152 
¶lþk
 = (
ušt32_t
)((
HSI_VALUE
 >> 1è* 
¶lmul
);

1154 
sysþockäeq
 = 
¶lþk
;

1157 
RCC_SYSCLKSOURCE_STATUS_HSI
:

1160 
sysþockäeq
 = 
HSI_VALUE
;

1164  
sysþockäeq
;

1165 
	}
}

1176 
ušt32_t
 
	$HAL_RCC_G‘HCLKF»q
()

1178  
Sy¡emCÜeClock
;

1179 
	}
}

1187 
ušt32_t
 
	$HAL_RCC_G‘PCLK1F»q
()

1190  (
	`HAL_RCC_G‘HCLKF»q
(è>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
è>> 
RCC_CFGR_PPRE1_Pos
]);

1191 
	}
}

1199 
ušt32_t
 
	$HAL_RCC_G‘PCLK2F»q
()

1202  (
	`HAL_RCC_G‘HCLKF»q
()>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
è>> 
RCC_CFGR_PPRE2_Pos
]);

1203 
	}
}

1212 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

1215 
	`as£¹_·¿m
(
RCC_OscIn™SŒuù
 !ð
NULL
);

1218 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 \

1219 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

1221 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

1223 
RCC_OscIn™SŒuù
->
P»div1Sourû
 = 
	`READ_BIT
(
RCC
->
CFGR2
,
RCC_CFGR2_PREDIV1SRC
);

1227 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

1229 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

1231 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

1233 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

1237 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

1239 
RCC_OscIn™SŒuù
->
HSEP»divV®ue
 = 
	`__HAL_RCC_HSE_GET_PREDIV
();

1242 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

1244 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

1248 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

1251 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 & 
RCC_CR_HSITRIM
è>> 
RCC_CR_HSITRIM_Pos
);

1254 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

1256 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

1258 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

1260 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

1264 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

1268 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

1270 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

1274 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

1279 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1281 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1285 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

1287 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
);

1288 
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
);

1289 #ià
	`defšed
(
RCC_CR_PLL2ON
)

1291 if((
RCC
->
CR
 &
RCC_CR_PLL2ON
) == RCC_CR_PLL2ON)

1293 
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
 = 
RCC_PLL2_ON
;

1297 
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
 = 
RCC_PLL2_OFF
;

1299 
RCC_OscIn™SŒuù
->
PLL2
.
HSEP»div2V®ue
 = 
	`__HAL_RCC_HSE_GET_PREDIV2
();

1300 
RCC_OscIn™SŒuù
->
PLL2
.
PLL2MUL
 = (
ušt32_t
)(
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
);

1302 
	}
}

1312 
	$HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
)

1315 
	`as£¹_·¿m
(
RCC_ClkIn™SŒuù
 !ð
NULL
);

1316 
	`as£¹_·¿m
(
pFL©’cy
 !ð
NULL
);

1319 
RCC_ClkIn™SŒuù
->
ClockTy³
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
;

1322 
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1325 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1328 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
);

1331 
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
 = (
ušt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 3);

1333 #ià 
	`defšed
(
FLASH_ACR_LATENCY
)

1335 *
pFL©’cy
 = (
ušt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1338 *
pFL©’cy
 = (
ušt32_t
)
FLASH_LATENCY_0
;

1340 
	}
}

1347 
	$HAL_RCC_NMI_IRQHªdËr
()

1350 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1353 
	`HAL_RCC_CSSC®lback
();

1356 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1358 
	}
}

1365 
	$RCC_D–ay
(
ušt32_t
 
md–ay
)

1367 
__IO
 
ušt32_t
 
D–ay
 = 
md–ay
 * (
Sy¡emCÜeClock
 / 8U / 1000U);

1370 
	`__NOP
();

1372 
D–ay
 --);

1373 
	}
}

1379 
__w—k
 
	$HAL_RCC_CSSC®lback
()

1384 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c

41 
	~"¡m32f1xx_h®.h
"

47 #ifdeà
HAL_RCC_MODULE_ENABLED


116 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

118 
ušt32_t
 
tick¡¬t
 = 0U, 
‹mp_»g
 = 0U;

119 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

120 
ušt32_t
 
¶Ïùive
 = 0U;

124 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

127 ià((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC))

130 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

132 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

137 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

139 
	`__HAL_RCC_PWR_CLK_ENABLE
();

140 
pwrþkchªged
 = 
SET
;

143 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

146 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

149 
tick¡¬t
 = 
	`HAL_G‘Tick
();

151 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

153 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

155  
HAL_TIMEOUT
;

161 
‹mp_»g
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

162 if((
‹mp_»g
 !ð0x00000000Uè&& (‹mp_»g !ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

165 
‹mp_»g
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

167 
	`__HAL_RCC_BACKUPRESET_FORCE
();

168 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

170 
RCC
->
BDCR
 = 
‹mp_»g
;

173 ià(
	`HAL_IS_BIT_SET
(
‹mp_»g
, 
RCC_BDCR_LSEON
))

176 
tick¡¬t
 = 
	`HAL_G‘Tick
();

179 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

181 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_LSE_TIMEOUT_VALUE
)

183  
HAL_TIMEOUT
;

188 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

191 if(
pwrþkchªged
 =ð
SET
)

193 
	`__HAL_RCC_PWR_CLK_DISABLE
();

198 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_ADC
) == RCC_PERIPHCLK_ADC)

201 
	`as£¹_·¿m
(
	`IS_RCC_ADCPLLCLK_DIV
(
P”hClkIn™
->
AdcClockS–eùiÚ
));

204 
	`__HAL_RCC_ADC_CONFIG
(
P”hClkIn™
->
AdcClockS–eùiÚ
);

207 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

209 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S2
) == RCC_PERIPHCLK_I2S2)

212 
	`as£¹_·¿m
(
	`IS_RCC_I2S2CLKSOURCE
(
P”hClkIn™
->
I2s2ClockS–eùiÚ
));

215 
	`__HAL_RCC_I2S2_CONFIG
(
P”hClkIn™
->
I2s2ClockS–eùiÚ
);

219 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S3
) == RCC_PERIPHCLK_I2S3)

222 
	`as£¹_·¿m
(
	`IS_RCC_I2S3CLKSOURCE
(
P”hClkIn™
->
I2s3ClockS–eùiÚ
));

225 
	`__HAL_RCC_I2S3_CONFIG
(
P”hClkIn™
->
I2s3ClockS–eùiÚ
);

230 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
è|| HAL_IS_BIT_SET(RCC->CFGR2, 
RCC_CFGR2_I2S3SRC
))

233 
¶Ïùive
 = 1;

237 ià(
¶Ïùive
 == 1)

240 ià(
	`HAL_IS_BIT_CLR
(
RCC
->
CR
, 
RCC_CR_PLL3ON
))

243 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_MUL
(
P”hClkIn™
->
PLLI2S
.
PLLI2SMUL
));

244 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV2
(
P”hClkIn™
->
PLLI2S
.
HSEP»div2V®ue
));

248 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLL2ON
) && \

249 (
	`__HAL_RCC_HSE_GET_PREDIV2
(è!ð
P”hClkIn™
->
PLLI2S
.
HSEP»div2V®ue
))

251  
HAL_ERROR
;

255 
	`__HAL_RCC_HSE_PREDIV2_CONFIG
(
P”hClkIn™
->
PLLI2S
.
HSEP»div2V®ue
);

258 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SMUL
);

261 
	`__HAL_RCC_PLLI2S_ENABLE
();

264 
tick¡¬t
 = 
	`HAL_G‘Tick
();

267 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

269 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

271  
HAL_TIMEOUT
;

278 ià(
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_PLL3MUL
è!ð
P”hClkIn™
->
PLLI2S
.
PLLI2SMUL
)

280  
HAL_ERROR
;

286 #ià
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

287 || 
	`defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

288 || 
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

290 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USB
) == RCC_PERIPHCLK_USB)

293 
	`as£¹_·¿m
(
	`IS_RCC_USBPLLCLK_DIV
(
P”hClkIn™
->
UsbClockS–eùiÚ
));

296 
	`__HAL_RCC_USB_CONFIG
(
P”hClkIn™
->
UsbClockS–eùiÚ
);

300  
HAL_OK
;

301 
	}
}

310 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

312 
ušt32_t
 
¤cþk
 = 0U;

315 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_RTC
;

318 
¤cþk
 = 
	`__HAL_RCC_GET_RTC_SOURCE
();

320 
P”hClkIn™
->
RTCClockS–eùiÚ
 = 
¤cþk
;

323 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_ADC
;

324 
P”hClkIn™
->
AdcClockS–eùiÚ
 = 
	`__HAL_RCC_GET_ADC_SOURCE
();

326 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

328 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2S2
;

329 
P”hClkIn™
->
I2s2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S2_SOURCE
();

332 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2S3
;

333 
P”hClkIn™
->
I2s3ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S3_SOURCE
();

337 #ià
	`defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

339 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2S2
;

340 
P”hClkIn™
->
I2s2ClockS–eùiÚ
 = 
RCC_I2S2CLKSOURCE_SYSCLK
;

343 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2S3
;

344 
P”hClkIn™
->
I2s3ClockS–eùiÚ
 = 
RCC_I2S3CLKSOURCE_SYSCLK
;

348 #ià
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

349 || 
	`defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

350 || 
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

352 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_USB
;

353 
P”hClkIn™
->
UsbClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USB_SOURCE
();

355 
	}
}

403 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

405 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

406 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};

407 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

409 
ušt32_t
 
´ediv1
 = 0U, 
¶lþk
 = 0U, 
¶lmul
 = 0U;

410 
ušt32_t
 
¶l2mul
 = 0U, 
¶l3mul
 = 0U, 
´ediv2
 = 0U;

412 #ià
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
) || \

413 
	`defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

414 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};

415 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[2] = {1, 2};

417 
ušt32_t
 
´ediv1
 = 0U, 
¶lþk
 = 0U, 
¶lmul
 = 0U;

419 
ušt32_t
 
‹mp_»g
 = 0U, 
äequ’cy
 = 0U;

422 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClk
));

424 
P”hClk
)

426 #ià
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

427 || 
	`defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

428 || 
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

429 
RCC_PERIPHCLK_USB
:

432 
‹mp_»g
 = 
RCC
->
CFGR
;

435 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLLON
))

437 
¶lmul
 = 
aPLLMULFaùÜTabË
[(
ušt32_t
)(
‹mp_»g
 & 
RCC_CFGR_PLLMULL
è>> 
RCC_CFGR_PLLMULL_Pos
];

438 ià((
‹mp_»g
 & 
RCC_CFGR_PLLSRC
è!ð
RCC_PLLSOURCE_HSI_DIV2
)

440 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

441 || 
	`defšed
(
STM32F100xE
)

442 
´ediv1
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
è>> 
RCC_CFGR2_PREDIV1_Pos
];

444 
´ediv1
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è>> 
RCC_CFGR_PLLXTPRE_Pos
];

447 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

448 if(
	`HAL_IS_BIT_SET
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1SRC
))

452 
´ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
è>> 
RCC_CFGR2_PREDIV2_Pos
) + 1;

453 
¶l2mul
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
è>> 
RCC_CFGR2_PLL2MUL_Pos
) + 2;

454 
¶lþk
 = (
ušt32_t
)((((
HSE_VALUE
 / 
´ediv2
è* 
¶l2mul
è/ 
´ediv1
è* 
¶lmul
);

459 
¶lþk
 = (
ušt32_t
)((
HSE_VALUE
 / 
´ediv1
è* 
¶lmul
);

464 ià(
¶lmul
 =ð
aPLLMULFaùÜTabË
[(
ušt32_t
)(
RCC_CFGR_PLLMULL6_5
è>> 
RCC_CFGR_PLLMULL_Pos
])

466 
¶lþk
 =…llclk / 2;

469 ià((
‹mp_»g
 & 
RCC_CFGR_PLLSRC
è!ð
RCC_PLLSOURCE_HSI_DIV2
)

472 
¶lþk
 = (
ušt32_t
)((
HSE_VALUE
 / 
´ediv1
è* 
¶lmul
);

479 
¶lþk
 = (
ušt32_t
)((
HSI_VALUE
 >> 1è* 
¶lmul
);

483 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

485 ià(
	`__HAL_RCC_GET_USB_SOURCE
(è=ð
RCC_USBCLKSOURCE_PLL_DIV2
)

488 
äequ’cy
 = 
¶lþk
;

493 
äequ’cy
 = (2 * 
¶lþk
) / 3;

497 ià(
	`__HAL_RCC_GET_USB_SOURCE
(è=ð
RCC_USBCLKSOURCE_PLL
)

500 
äequ’cy
 = 
¶lþk
;

505 
äequ’cy
 = (
¶lþk
 * 2) / 3;

512 #ià
	`defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

513 
RCC_PERIPHCLK_I2S2
:

515 #ià
	`defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

517 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

519 ià(
	`__HAL_RCC_GET_I2S2_SOURCE
(è=ð
RCC_I2S2CLKSOURCE_SYSCLK
)

522 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

527 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_PLL3ON
))

530 
´ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
è>> 
RCC_CFGR2_PREDIV2_Pos
) + 1;

531 
¶l3mul
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL3MUL
è>> 
RCC_CFGR2_PLL3MUL_Pos
) + 2;

532 
äequ’cy
 = (
ušt32_t
)(2 * ((
HSE_VALUE
 / 
´ediv2
è* 
¶l3mul
));

538 
RCC_PERIPHCLK_I2S3
:

540 #ià
	`defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

542 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

544 ià(
	`__HAL_RCC_GET_I2S3_SOURCE
(è=ð
RCC_I2S3CLKSOURCE_SYSCLK
)

547 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

552 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_PLL3ON
))

555 
´ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
è>> 
RCC_CFGR2_PREDIV2_Pos
) + 1;

556 
¶l3mul
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL3MUL
è>> 
RCC_CFGR2_PLL3MUL_Pos
) + 2;

557 
äequ’cy
 = (
ušt32_t
)(2 * ((
HSE_VALUE
 / 
´ediv2
è* 
¶l3mul
));

564 
RCC_PERIPHCLK_RTC
:

567 
‹mp_»g
 = 
RCC
->
BDCR
;

570 ià(((
‹mp_»g
 & 
RCC_BDCR_RTCSEL
è=ð
RCC_RTCCLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
Ñemp_»g, 
RCC_BDCR_LSERDY
)))

572 
äequ’cy
 = 
LSE_VALUE
;

575 ià(((
‹mp_»g
 & 
RCC_BDCR_RTCSEL
è=ð
RCC_RTCCLKSOURCE_LSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CSR
, 
RCC_CSR_LSIRDY
)))

577 
äequ’cy
 = 
LSI_VALUE
;

579 ià(((
‹mp_»g
 & 
RCC_BDCR_RTCSEL
è=ð
RCC_RTCCLKSOURCE_HSE_DIV128
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSERDY
)))

581 
äequ’cy
 = 
HSE_VALUE
 / 128U;

586 
äequ’cy
 = 0U;

590 
RCC_PERIPHCLK_ADC
:

592 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK2F»q
(è/ (((
	`__HAL_RCC_GET_ADC_SOURCE
(è>> 
RCC_CFGR_ADCPRE_Pos
) + 1) * 2);

600 (
äequ’cy
);

601 
	}
}

607 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

629 
HAL_StusTy³Def
 
	$HAL_RCCEx_EÇbËPLLI2S
(
RCC_PLLI2SIn™Ty³Def
 *
PLLI2SIn™
)

631 
ušt32_t
 
tick¡¬t
 = 0U;

634 ià(
	`HAL_IS_BIT_CLR
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
è&& HAL_IS_BIT_CLR(RCC->CFGR2, 
RCC_CFGR2_I2S3SRC
))

637 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_MUL
(
PLLI2SIn™
->
PLLI2SMUL
));

638 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV2
(
PLLI2SIn™
->
HSEP»div2V®ue
));

642 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLL2ON
) && \

643 (
	`__HAL_RCC_HSE_GET_PREDIV2
(è!ð
PLLI2SIn™
->
HSEP»div2V®ue
))

645  
HAL_ERROR
;

649 
	`__HAL_RCC_PLLI2S_DISABLE
();

652 
tick¡¬t
 = 
	`HAL_G‘Tick
();

655 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

657 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

659  
HAL_TIMEOUT
;

664 
	`__HAL_RCC_HSE_PREDIV2_CONFIG
(
PLLI2SIn™
->
HSEP»div2V®ue
);

668 
	`__HAL_RCC_PLLI2S_CONFIG
(
PLLI2SIn™
->
PLLI2SMUL
);

671 
	`__HAL_RCC_PLLI2S_ENABLE
();

674 
tick¡¬t
 = 
	`HAL_G‘Tick
();

677 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

679 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

681  
HAL_TIMEOUT
;

688  
HAL_ERROR
;

691  
HAL_OK
;

692 
	}
}

699 
HAL_StusTy³Def
 
	$HAL_RCCEx_Di§bËPLLI2S
()

701 
ušt32_t
 
tick¡¬t
 = 0U;

704 ià(
	`HAL_IS_BIT_CLR
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
è&& HAL_IS_BIT_CLR(RCC->CFGR2, 
RCC_CFGR2_I2S3SRC
))

707 
	`__HAL_RCC_PLLI2S_DISABLE
();

710 
tick¡¬t
 = 
	`HAL_G‘Tick
();

713 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

715 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

717  
HAL_TIMEOUT
;

724  
HAL_ERROR
;

727  
HAL_OK
;

728 
	}
}

755 
HAL_StusTy³Def
 
	$HAL_RCCEx_EÇbËPLL2
(
RCC_PLL2In™Ty³Def
 *
PLL2In™
)

757 
ušt32_t
 
tick¡¬t
 = 0U;

761 if((
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
) && \

762 (
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
) && \

763 ((
	`READ_BIT
(
RCC
->
CFGR2
,
RCC_CFGR2_PREDIV1SRC
)è=ð
RCC_CFGR2_PREDIV1SRC_PLL2
))

765  
HAL_ERROR
;

770 
	`as£¹_·¿m
(
	`IS_RCC_PLL2_MUL
(
PLL2In™
->
PLL2MUL
));

771 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV2
(
PLL2In™
->
HSEP»div2V®ue
));

775 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLL3ON
) && \

776 (
	`__HAL_RCC_HSE_GET_PREDIV2
(è!ð
PLL2In™
->
HSEP»div2V®ue
))

778  
HAL_ERROR
;

782 
	`__HAL_RCC_PLL2_DISABLE
();

785 
tick¡¬t
 = 
	`HAL_G‘Tick
();

788 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è!ð
RESET
)

790 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

792  
HAL_TIMEOUT
;

797 
	`__HAL_RCC_HSE_PREDIV2_CONFIG
(
PLL2In™
->
HSEP»div2V®ue
);

800 
	`__HAL_RCC_PLL2_CONFIG
(
PLL2In™
->
PLL2MUL
);

803 
	`__HAL_RCC_PLL2_ENABLE
();

806 
tick¡¬t
 = 
	`HAL_G‘Tick
();

809 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è=ð
RESET
)

811 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

813  
HAL_TIMEOUT
;

818  
HAL_OK
;

819 
	}
}

826 
HAL_StusTy³Def
 
	$HAL_RCCEx_Di§bËPLL2
()

828 
ušt32_t
 
tick¡¬t
 = 0U;

832 if((
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
) && \

833 (
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
) && \

834 ((
	`READ_BIT
(
RCC
->
CFGR2
,
RCC_CFGR2_PREDIV1SRC
)è=ð
RCC_CFGR2_PREDIV1SRC_PLL2
))

836  
HAL_ERROR
;

841 
	`__HAL_RCC_PLL2_DISABLE
();

844 
tick¡¬t
 = 
	`HAL_G‘Tick
();

847 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è!ð
RESET
)

849 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

851  
HAL_TIMEOUT
;

856  
HAL_OK
;

857 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rtc.c

153 
	~"¡m32f1xx_h®.h
"

164 #ifdeà
HAL_RTC_MODULE_ENABLED


171 
	#RTC_ALARM_RESETVALUE_REGISTER
 (
ušt16_t
)0xFFFF

	)

172 
	#RTC_ALARM_RESETVALUE
 0xFFFFFFFFU

	)

191 
ušt32_t
 
RTC_R—dTimeCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
);

192 
HAL_StusTy³Def
 
RTC_Wr™eTimeCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
TimeCouÁ”
);

193 
ušt32_t
 
RTC_R—dAÏrmCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
);

194 
HAL_StusTy³Def
 
RTC_Wr™eAÏrmCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
AÏrmCouÁ”
);

195 
HAL_StusTy³Def
 
RTC_EÁ”In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
);

196 
HAL_StusTy³Def
 
RTC_Ex™In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
);

197 
ušt8_t
 
RTC_By‹ToBcd2
(ušt8_ˆ
V®ue
);

198 
ušt8_t
 
RTC_Bcd2ToBy‹
(ušt8_ˆ
V®ue
);

199 
ušt8_t
 
RTC_IsL—pY—r
(
ušt16_t
 
nY—r
);

200 
RTC_D©eUpd©e
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
DayEÏp£d
);

201 
ušt8_t
 
RTC_W“kDayNum
(
ušt32_t
 
nY—r
, ušt8_ˆ
nMÚth
, ušt8_ˆ
nDay
);

242 
HAL_StusTy³Def
 
	$HAL_RTC_In™
(
RTC_HªdËTy³Def
 *
h¹c
)

244 
ušt32_t
 
´esÿËr
 = 0U;

246 if(
h¹c
 =ð
NULL
)

248  
HAL_ERROR
;

252 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
h¹c
->
In¡ªû
));

253 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_OUTPUT
(
h¹c
->
In™
.
OutPut
));

254 
	`as£¹_·¿m
(
	`IS_RTC_ASYNCH_PREDIV
(
h¹c
->
In™
.
AsynchP»div
));

256 if(
h¹c
->
S‹
 =ð
HAL_RTC_STATE_RESET
)

259 
h¹c
->
Lock
 = 
HAL_UNLOCKED
;

262 
	`HAL_RTC_M¥In™
(
h¹c
);

266 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

269 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

272 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

274  
HAL_ERROR
;

278 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

281 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

283  
HAL_ERROR
;

288 
	`CLEAR_BIT
(
h¹c
->
In¡ªû
->
CRL
, (
RTC_FLAG_OW
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_SEC
));

290 if(
h¹c
->
In™
.
OutPut
 !ð
RTC_OUTPUTSOURCE_NONE
)

293 
	`CLEAR_BIT
(
BKP
->
CR
, 
BKP_CR_TPE
);

297 
	`MODIFY_REG
(
BKP
->
RTCCR
, (
BKP_RTCCR_CCO
 | 
BKP_RTCCR_ASOE
 | 
BKP_RTCCR_ASOS
), 
h¹c
->
In™
.
OutPut
);

299 ià(
h¹c
->
In™
.
AsynchP»div
 !ð
RTC_AUTO_1_SECOND
)

302 
´esÿËr
 = 
h¹c
->
In™
.
AsynchP»div
;

308 
´esÿËr
 = 
	`HAL_RCCEx_G‘P”hCLKF»q
(
RCC_PERIPHCLK_RTC
);

311 ià(
´esÿËr
 == 0U)

314 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

315  
HAL_ERROR
;

320 
´esÿËr
 =…rescaler - 1U;

325 
	`MODIFY_REG
(
h¹c
->
In¡ªû
->
PRLH
, 
RTC_PRLH_PRL
, (
´esÿËr
 >> 16U));

326 
	`MODIFY_REG
(
h¹c
->
In¡ªû
->
PRLL
, 
RTC_PRLL_PRL
, (
´esÿËr
 & RTC_PRLL_PRL));

329 if(
	`RTC_Ex™In™Mode
(
h¹c
è!ð
HAL_OK
)

331 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

333  
HAL_ERROR
;

337 
h¹c
->
D©eToUpd©e
.
Y—r
 = 0x00U;

338 
h¹c
->
D©eToUpd©e
.
MÚth
 = 
RTC_MONTH_JANUARY
;

339 
h¹c
->
D©eToUpd©e
.
D©e
 = 0x01U;

342 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

344  
HAL_OK
;

346 
	}
}

355 
HAL_StusTy³Def
 
	$HAL_RTC_DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
)

358 if(
h¹c
 =ð
NULL
)

360  
HAL_ERROR
;

364 
	`as£¹_·¿m
(
	`IS_RTC_ALL_INSTANCE
(
h¹c
->
In¡ªû
));

367 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

370 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

373 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

376 
	`__HAL_UNLOCK
(
h¹c
);

378  
HAL_ERROR
;

382 
	`CLEAR_REG
(
h¹c
->
In¡ªû
->
CNTL
);

383 
	`CLEAR_REG
(
h¹c
->
In¡ªû
->
CNTH
);

384 
	`WRITE_REG
(
h¹c
->
In¡ªû
->
PRLL
, 0x00008000U);

385 
	`CLEAR_REG
(
h¹c
->
In¡ªû
->
PRLH
);

388 
	`CLEAR_REG
(
h¹c
->
In¡ªû
->
CRH
);

389 
	`CLEAR_REG
(
h¹c
->
In¡ªû
->
CRL
);

391 if(
	`RTC_Ex™In™Mode
(
h¹c
è!ð
HAL_OK
)

393 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

396 
	`__HAL_UNLOCK
(
h¹c
);

398  
HAL_ERROR
;

403 
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
);

406 
	`CLEAR_BIT
(
h¹c
->
In¡ªû
->
CRL
, 
RTC_FLAG_RSF
);

409 
	`HAL_RTC_M¥DeIn™
(
h¹c
);

411 
h¹c
->
S‹
 = 
HAL_RTC_STATE_RESET
;

414 
	`__HAL_UNLOCK
(
h¹c
);

416  
HAL_OK
;

417 
	}
}

425 
__w—k
 
	$HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
* 
h¹c
)

428 
	`UNUSED
(
h¹c
);

432 
	}
}

440 
__w—k
 
	$HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
* 
h¹c
)

443 
	`UNUSED
(
h¹c
);

447 
	}
}

478 
HAL_StusTy³Def
 
	$HAL_RTC_S‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
)

480 
ušt32_t
 
couÁ”_time
 = 0U, 
couÁ”_®¬m
 = 0U;

483 if((
h¹c
 =ð
NULL
è|| (
sTime
 == NULL))

485  
HAL_ERROR
;

489 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

492 
	`__HAL_LOCK
(
h¹c
);

494 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

496 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

498 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sTime
->
Hours
));

499 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sTime
->
Mšu‹s
));

500 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sTime
->
SecÚds
));

502 
couÁ”_time
 = (
ušt32_t
)(((ušt32_t)
sTime
->
Hours
 * 3600U) + \

503 ((
ušt32_t
)
sTime
->
Mšu‹s
 * 60U) + \

504 ((
ušt32_t
)
sTime
->
SecÚds
));

508 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sTime
->
Hours
)));

509 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sTime
->
Mšu‹s
)));

510 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sTime
->
SecÚds
)));

512 
couÁ”_time
 = (((
ušt32_t
)(
	`RTC_Bcd2ToBy‹
(
sTime
->
Hours
)) * 3600U) + \

513 ((
ušt32_t
)(
	`RTC_Bcd2ToBy‹
(
sTime
->
Mšu‹s
)) * 60U) + \

514 ((
ušt32_t
)(
	`RTC_Bcd2ToBy‹
(
sTime
->
SecÚds
))));

518 ià(
	`RTC_Wr™eTimeCouÁ”
(
h¹c
, 
couÁ”_time
è!ð
HAL_OK
)

521 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

524 
	`__HAL_UNLOCK
(
h¹c
);

526  
HAL_ERROR
;

531 
	`CLEAR_BIT
(
h¹c
->
In¡ªû
->
CRL
, (
RTC_FLAG_SEC
 | 
RTC_FLAG_OW
));

534 
couÁ”_®¬m
 = 
	`RTC_R—dAÏrmCouÁ”
(
h¹c
);

537 ià(
couÁ”_®¬m
 !ð
RTC_ALARM_RESETVALUE
)

539 if(
couÁ”_®¬m
 < 
couÁ”_time
)

542 
couÁ”_®¬m
 +ð(
ušt32_t
)(24U * 3600U);

545 ià(
	`RTC_Wr™eAÏrmCouÁ”
(
h¹c
, 
couÁ”_®¬m
è!ð
HAL_OK
)

548 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

551 
	`__HAL_UNLOCK
(
h¹c
);

553  
HAL_ERROR
;

558 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

560 
	`__HAL_UNLOCK
(
h¹c
);

562  
HAL_OK
;

564 
	}
}

577 
HAL_StusTy³Def
 
	$HAL_RTC_G‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
)

579 
ušt32_t
 
couÁ”_time
 = 0U, 
couÁ”_®¬m
 = 0U, 
days_–­£d
 = 0U, 
hours
 = 0U;

582 if((
h¹c
 =ð
NULL
è|| (
sTime
 == NULL))

584  
HAL_ERROR
;

588 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

591 ià(
	`__HAL_RTC_OVERFLOW_GET_FLAG
(
h¹c
, 
RTC_FLAG_OW
))

593  
HAL_ERROR
;

597 
couÁ”_time
 = 
	`RTC_R—dTimeCouÁ”
(
h¹c
);

600 
hours
 = 
couÁ”_time
 / 3600U;

601 
sTime
->
Mšu‹s
 = (
ušt8_t
)((
couÁ”_time
 % 3600U) / 60U);

602 
sTime
->
SecÚds
 = (
ušt8_t
)((
couÁ”_time
 % 3600U) % 60U);

604 ià(
hours
 >= 24U)

607 
days_–­£d
 = (
hours
 / 24U);

610 
sTime
->
Hours
 = (
hours
 % 24U);

613 
couÁ”_®¬m
 = 
	`RTC_R—dAÏrmCouÁ”
(
h¹c
);

616 ià((
couÁ”_®¬m
 !ð
RTC_ALARM_RESETVALUE
è&& (couÁ”_®¬m > 
couÁ”_time
))

618 
couÁ”_®¬m
 -ð
couÁ”_time
;

624 
couÁ”_®¬m
 = 
RTC_ALARM_RESETVALUE
;

628 
couÁ”_time
 -ð(
days_–­£d
 * 24U * 3600U);

631 ià(
	`RTC_Wr™eTimeCouÁ”
(
h¹c
, 
couÁ”_time
è!ð
HAL_OK
)

633  
HAL_ERROR
;

637 ià(
couÁ”_®¬m
 !ð
RTC_ALARM_RESETVALUE
)

639 
couÁ”_®¬m
 +ð
couÁ”_time
;

642 ià(
	`RTC_Wr™eAÏrmCouÁ”
(
h¹c
, 
couÁ”_®¬m
è!ð
HAL_OK
)

644  
HAL_ERROR
;

650 ià(
	`RTC_Wr™eAÏrmCouÁ”
(
h¹c
, 
couÁ”_®¬m
è!ð
HAL_OK
)

652  
HAL_ERROR
;

657 
	`RTC_D©eUpd©e
(
h¹c
, 
days_–­£d
);

661 
sTime
->
Hours
 = 
hours
;

665 if(
FÜm©
 !ð
RTC_FORMAT_BIN
)

668 
sTime
->
Hours
 = (
ušt8_t
)
	`RTC_By‹ToBcd2
(sTime->Hours);

669 
sTime
->
Mšu‹s
 = (
ušt8_t
)
	`RTC_By‹ToBcd2
(sTime->Minutes);

670 
sTime
->
SecÚds
 = (
ušt8_t
)
	`RTC_By‹ToBcd2
(sTime->Seconds);

673  
HAL_OK
;

674 
	}
}

688 
HAL_StusTy³Def
 
	$HAL_RTC_S‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
)

690 
ušt32_t
 
couÁ”_time
 = 0U, 
couÁ”_®¬m
 = 0U, 
hours
 = 0U;

693 if((
h¹c
 =ð
NULL
è|| (
sD©e
 == NULL))

695  
HAL_ERROR
;

699 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

702 
	`__HAL_LOCK
(
h¹c
);

704 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

706 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

708 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
sD©e
->
Y—r
));

709 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
sD©e
->
MÚth
));

710 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
sD©e
->
D©e
));

713 
h¹c
->
D©eToUpd©e
.
Y—r
 = 
sD©e
->Year;

714 
h¹c
->
D©eToUpd©e
.
MÚth
 = 
sD©e
->Month;

715 
h¹c
->
D©eToUpd©e
.
D©e
 = 
sD©e
->Date;

719 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy‹
(
sD©e
->
Y—r
)));

720 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
	`RTC_Bcd2ToBy‹
(
sD©e
->
MÚth
)));

721 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
	`RTC_Bcd2ToBy‹
(
sD©e
->
D©e
)));

724 
h¹c
->
D©eToUpd©e
.
Y—r
 = 
	`RTC_Bcd2ToBy‹
(
sD©e
->Year);

725 
h¹c
->
D©eToUpd©e
.
MÚth
 = 
	`RTC_Bcd2ToBy‹
(
sD©e
->Month);

726 
h¹c
->
D©eToUpd©e
.
D©e
 = 
	`RTC_Bcd2ToBy‹
(
sD©e
->Date);

730 
h¹c
->
D©eToUpd©e
.
W“kDay
 = 
	`RTC_W“kDayNum
(h¹c->D©eToUpd©e.
Y—r
, h¹c->D©eToUpd©e.
MÚth
, h¹c->D©eToUpd©e.
D©e
);

731 
sD©e
->
W“kDay
 = 
h¹c
->
D©eToUpd©e
.WeekDay;

735 
couÁ”_time
 = 
	`RTC_R—dTimeCouÁ”
(
h¹c
);

738 
hours
 = 
couÁ”_time
 / 3600U;

739 ià(
hours
 > 24U)

742 
couÁ”_time
 -ð((
hours
 / 24U) * 24U * 3600U);

744 ià(
	`RTC_Wr™eTimeCouÁ”
(
h¹c
, 
couÁ”_time
è!ð
HAL_OK
)

747 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

750 
	`__HAL_UNLOCK
(
h¹c
);

752  
HAL_ERROR
;

756 
couÁ”_®¬m
 = 
	`RTC_R—dAÏrmCouÁ”
(
h¹c
);

759 ià(
couÁ”_®¬m
 !ð
RTC_ALARM_RESETVALUE
)

761 if(
couÁ”_®¬m
 < 
couÁ”_time
)

764 
couÁ”_®¬m
 +ð(
ušt32_t
)(24U * 3600U);

767 ià(
	`RTC_Wr™eAÏrmCouÁ”
(
h¹c
, 
couÁ”_®¬m
è!ð
HAL_OK
)

770 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

773 
	`__HAL_UNLOCK
(
h¹c
);

775  
HAL_ERROR
;

783 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
 ;

786 
	`__HAL_UNLOCK
(
h¹c
);

788  
HAL_OK
;

789 
	}
}

802 
HAL_StusTy³Def
 
	$HAL_RTC_G‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
)

804 
RTC_TimeTy³Def
 
¡ime
 = {0U};

807 if((
h¹c
 =ð
NULL
è|| (
sD©e
 == NULL))

809  
HAL_ERROR
;

813 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

816 ià(
	`HAL_RTC_G‘Time
(
h¹c
, &
¡ime
, 
RTC_FORMAT_BIN
è!ð
HAL_OK
)

818  
HAL_ERROR
;

822 
sD©e
->
W“kDay
 = 
h¹c
->
D©eToUpd©e
.WeekDay;

823 
sD©e
->
Y—r
 = 
h¹c
->
D©eToUpd©e
.Year;

824 
sD©e
->
MÚth
 = 
h¹c
->
D©eToUpd©e
.Month;

825 
sD©e
->
D©e
 = 
h¹c
->
D©eToUpd©e
.Date;

828 if(
FÜm©
 !ð
RTC_FORMAT_BIN
)

831 
sD©e
->
Y—r
 = (
ušt8_t
)
	`RTC_By‹ToBcd2
(sDate->Year);

832 
sD©e
->
MÚth
 = (
ušt8_t
)
	`RTC_By‹ToBcd2
(sDate->Month);

833 
sD©e
->
D©e
 = (
ušt8_t
)
	`RTC_By‹ToBcd2
(sDate->Date);

835  
HAL_OK
;

836 
	}
}

867 
HAL_StusTy³Def
 
	$HAL_RTC_S‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
)

869 
ušt32_t
 
couÁ”_®¬m
 = 0U, 
couÁ”_time
;

870 
RTC_TimeTy³Def
 
¡ime
 = {0U};

873 if((
h¹c
 =ð
NULL
è|| (
sAÏrm
 == NULL))

875  
HAL_ERROR
;

879 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

880 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
sAÏrm
->
AÏrm
));

883 
	`__HAL_LOCK
(
h¹c
);

885 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

888 ià(
	`HAL_RTC_G‘Time
(
h¹c
, &
¡ime
, 
RTC_FORMAT_BIN
è!ð
HAL_OK
)

890  
HAL_ERROR
;

894 
couÁ”_time
 = (
ušt32_t
)(((ušt32_t)
¡ime
.
Hours
 * 3600U) + \

895 ((
ušt32_t
)
¡ime
.
Mšu‹s
 * 60U) + \

896 ((
ušt32_t
)
¡ime
.
SecÚds
));

898 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

900 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sAÏrm
->
AÏrmTime
.
Hours
));

901 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
));

902 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sAÏrm
->
AÏrmTime
.
SecÚds
));

904 
couÁ”_®¬m
 = (
ušt32_t
)(((ušt32_t)
sAÏrm
->
AÏrmTime
.
Hours
 * 3600U) + \

905 ((
ušt32_t
)
sAÏrm
->
AÏrmTime
.
Mšu‹s
 * 60U) + \

906 ((
ušt32_t
)
sAÏrm
->
AÏrmTime
.
SecÚds
));

910 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
)));

911 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
)));

912 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
SecÚds
)));

914 
couÁ”_®¬m
 = (((
ušt32_t
)(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
)) * 3600U) + \

915 ((
ušt32_t
)(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
)) * 60U) + \

916 ((
ušt32_t
)
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
SecÚds
)));

920 ià(
couÁ”_®¬m
 < 
couÁ”_time
)

923 
couÁ”_®¬m
 +ð(
ušt32_t
)(24U * 3600U);

927 ià(
	`RTC_Wr™eAÏrmCouÁ”
(
h¹c
, 
couÁ”_®¬m
è!ð
HAL_OK
)

930 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

933 
	`__HAL_UNLOCK
(
h¹c
);

935  
HAL_ERROR
;

939 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

941 
	`__HAL_UNLOCK
(
h¹c
);

943  
HAL_OK
;

945 
	}
}

959 
HAL_StusTy³Def
 
	$HAL_RTC_S‘AÏrm_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
)

961 
ušt32_t
 
couÁ”_®¬m
 = 0U, 
couÁ”_time
;

962 
RTC_TimeTy³Def
 
¡ime
 = {0U};

965 if((
h¹c
 =ð
NULL
è|| (
sAÏrm
 == NULL))

967  
HAL_ERROR
;

971 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

972 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
sAÏrm
->
AÏrm
));

975 
	`__HAL_LOCK
(
h¹c
);

977 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

980 ià(
	`HAL_RTC_G‘Time
(
h¹c
, &
¡ime
, 
RTC_FORMAT_BIN
è!ð
HAL_OK
)

982  
HAL_ERROR
;

986 
couÁ”_time
 = (
ušt32_t
)(((ušt32_t)
¡ime
.
Hours
 * 3600U) + \

987 ((
ušt32_t
)
¡ime
.
Mšu‹s
 * 60U) + \

988 ((
ušt32_t
)
¡ime
.
SecÚds
));

990 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

992 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sAÏrm
->
AÏrmTime
.
Hours
));

993 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
));

994 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sAÏrm
->
AÏrmTime
.
SecÚds
));

996 
couÁ”_®¬m
 = (
ušt32_t
)(((ušt32_t)
sAÏrm
->
AÏrmTime
.
Hours
 * 3600U) + \

997 ((
ušt32_t
)
sAÏrm
->
AÏrmTime
.
Mšu‹s
 * 60U) + \

998 ((
ušt32_t
)
sAÏrm
->
AÏrmTime
.
SecÚds
));

1002 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
)));

1003 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
)));

1004 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
SecÚds
)));

1006 
couÁ”_®¬m
 = (((
ušt32_t
)(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
)) * 3600U) + \

1007 ((
ušt32_t
)(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
)) * 60U) + \

1008 ((
ušt32_t
)
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
SecÚds
)));

1012 ià(
couÁ”_®¬m
 < 
couÁ”_time
)

1015 
couÁ”_®¬m
 +ð(
ušt32_t
)(24U * 3600U);

1019 ià(
	`RTC_Wr™eAÏrmCouÁ”
(
h¹c
, 
couÁ”_®¬m
è!ð
HAL_OK
)

1022 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1025 
	`__HAL_UNLOCK
(
h¹c
);

1027  
HAL_ERROR
;

1032 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
);

1035 
	`__HAL_RTC_ALARM_ENABLE_IT
(
h¹c
,
RTC_IT_ALRA
);

1038 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
();

1040 
	`__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
();

1042 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1044 
	`__HAL_UNLOCK
(
h¹c
);

1046  
HAL_OK
;

1048 
	}
}

1064 
HAL_StusTy³Def
 
	$HAL_RTC_G‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
AÏrm
, ušt32_ˆ
FÜm©
)

1066 
ušt32_t
 
couÁ”_®¬m
 = 0U;

1069 
	`UNUSED
(
AÏrm
);

1072 if((
h¹c
 =ð
NULL
è|| (
sAÏrm
 == NULL))

1074  
HAL_ERROR
;

1078 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

1079 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
AÏrm
));

1082 
couÁ”_®¬m
 = 
	`RTC_R—dAÏrmCouÁ”
(
h¹c
);

1086 
sAÏrm
->
AÏrmTime
.
Hours
 = (
ušt32_t
)((
couÁ”_®¬m
 / 3600U) % 24U);

1087 
sAÏrm
->
AÏrmTime
.
Mšu‹s
 = (
ušt32_t
)((
couÁ”_®¬m
 % 3600U) / 60U);

1088 
sAÏrm
->
AÏrmTime
.
SecÚds
 = (
ušt32_t
)((
couÁ”_®¬m
 % 3600U) % 60U);

1090 if(
FÜm©
 !ð
RTC_FORMAT_BIN
)

1092 
sAÏrm
->
AÏrmTime
.
Hours
 = 
	`RTC_By‹ToBcd2
(sAlarm->AlarmTime.Hours);

1093 
sAÏrm
->
AÏrmTime
.
Mšu‹s
 = 
	`RTC_By‹ToBcd2
(sAlarm->AlarmTime.Minutes);

1094 
sAÏrm
->
AÏrmTime
.
SecÚds
 = 
	`RTC_By‹ToBcd2
(sAlarm->AlarmTime.Seconds);

1097  
HAL_OK
;

1098 
	}
}

1109 
HAL_StusTy³Def
 
	$HAL_RTC_D—ùiv©eAÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
AÏrm
)

1112 
	`UNUSED
(
AÏrm
);

1115 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
AÏrm
));

1118 if(
h¹c
 =ð
NULL
)

1120  
HAL_ERROR
;

1124 
	`__HAL_LOCK
(
h¹c
);

1126 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1129 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
, 
RTC_IT_ALRA
);

1132 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1135 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1138 
	`__HAL_UNLOCK
(
h¹c
);

1140  
HAL_ERROR
;

1145 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
);

1148 
	`WRITE_REG
(
h¹c
->
In¡ªû
->
ALRH
, 
RTC_ALARM_RESETVALUE_REGISTER
);

1149 
	`WRITE_REG
(
h¹c
->
In¡ªû
->
ALRL
, 
RTC_ALARM_RESETVALUE_REGISTER
);

1152 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
();

1155 if(
	`RTC_Ex™In™Mode
(
h¹c
è!ð
HAL_OK
)

1157 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1160 
	`__HAL_UNLOCK
(
h¹c
);

1162  
HAL_ERROR
;

1165 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1168 
	`__HAL_UNLOCK
(
h¹c
);

1170  
HAL_OK
;

1171 
	}
}

1179 
	$HAL_RTC_AÏrmIRQHªdËr
(
RTC_HªdËTy³Def
* 
h¹c
)

1181 if(
	`__HAL_RTC_ALARM_GET_IT_SOURCE
(
h¹c
, 
RTC_IT_ALRA
))

1184 if(
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
è!ð(
ušt32_t
)
RESET
)

1187 
	`HAL_RTC_AÏrmAEv’tC®lback
(
h¹c
);

1190 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_ALRAF
);

1195 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
();

1198 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1199 
	}
}

1207 
__w—k
 
	$HAL_RTC_AÏrmAEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

1210 
	`UNUSED
(
h¹c
);

1214 
	}
}

1223 
HAL_StusTy³Def
 
	$HAL_RTC_PÞlFÜAÏrmAEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

1225 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1228 if(
h¹c
 =ð
NULL
)

1230  
HAL_ERROR
;

1233 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
è=ð
RESET
)

1235 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1237 if((
Timeout
 =ð0)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1239 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1240  
HAL_TIMEOUT
;

1246 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
);

1249 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1251  
HAL_OK
;

1252 
	}
}

1278 
HAL_RTCS‹Ty³Def
 
	$HAL_RTC_G‘S‹
(
RTC_HªdËTy³Def
* 
h¹c
)

1280  
h¹c
->
S‹
;

1281 
	}
}

1311 
HAL_StusTy³Def
 
	$HAL_RTC_Wa™FÜSynchro
(
RTC_HªdËTy³Def
* 
h¹c
)

1313 
ušt32_t
 
tick¡¬t
 = 0U;

1316 if(
h¹c
 =ð
NULL
)

1318  
HAL_ERROR
;

1322 
	`CLEAR_BIT
(
h¹c
->
In¡ªû
->
CRL
, 
RTC_FLAG_RSF
);

1324 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1327 (
h¹c
->
In¡ªû
->
CRL
 & 
RTC_FLAG_RSF
è=ð(
ušt32_t
)
RESET
)

1329 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1331  
HAL_TIMEOUT
;

1335  
HAL_OK
;

1336 
	}
}

1358 
ušt32_t
 
	$RTC_R—dTimeCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
)

1360 
ušt16_t
 
high1
 = 0U, 
high2
 = 0U, 
low
 = 0U;

1361 
ušt32_t
 
timecouÁ”
 = 0U;

1363 
high1
 = 
	`READ_REG
(
h¹c
->
In¡ªû
->
CNTH
 & 
RTC_CNTH_RTC_CNT
);

1364 
low
 = 
	`READ_REG
(
h¹c
->
In¡ªû
->
CNTL
 & 
RTC_CNTL_RTC_CNT
);

1365 
high2
 = 
	`READ_REG
(
h¹c
->
In¡ªû
->
CNTH
 & 
RTC_CNTH_RTC_CNT
);

1367 ià(
high1
 !ð
high2
)

1370 
timecouÁ”
 = (((
ušt32_t
è
high2
 << 16Uè| 
	`READ_REG
(
h¹c
->
In¡ªû
->
CNTL
 & 
RTC_CNTL_RTC_CNT
));

1375 
timecouÁ”
 = (((
ušt32_t
è
high1
 << 16Uè| 
low
);

1378  
timecouÁ”
;

1379 
	}
}

1388 
HAL_StusTy³Def
 
	$RTC_Wr™eTimeCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
TimeCouÁ”
)

1390 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1393 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1395 
¡©us
 = 
HAL_ERROR
;

1400 
	`WRITE_REG
(
h¹c
->
In¡ªû
->
CNTH
, (
TimeCouÁ”
 >> 16U));

1402 
	`WRITE_REG
(
h¹c
->
In¡ªû
->
CNTL
, (
TimeCouÁ”
 & 
RTC_CNTL_RTC_CNT
));

1405 if(
	`RTC_Ex™In™Mode
(
h¹c
è!ð
HAL_OK
)

1407 
¡©us
 = 
HAL_ERROR
;

1411  
¡©us
;

1412 
	}
}

1420 
ušt32_t
 
	$RTC_R—dAÏrmCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
)

1422 
ušt16_t
 
high1
 = 0U, 
low
 = 0U;

1424 
high1
 = 
	`READ_REG
(
h¹c
->
In¡ªû
->
ALRH
 & 
RTC_CNTH_RTC_CNT
);

1425 
low
 = 
	`READ_REG
(
h¹c
->
In¡ªû
->
ALRL
 & 
RTC_CNTL_RTC_CNT
);

1427  (((
ušt32_t
è
high1
 << 16Uè| 
low
);

1428 
	}
}

1437 
HAL_StusTy³Def
 
	$RTC_Wr™eAÏrmCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
AÏrmCouÁ”
)

1439 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1442 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1444 
¡©us
 = 
HAL_ERROR
;

1449 
	`WRITE_REG
(
h¹c
->
In¡ªû
->
ALRH
, (
AÏrmCouÁ”
 >> 16U));

1451 
	`WRITE_REG
(
h¹c
->
In¡ªû
->
ALRL
, (
AÏrmCouÁ”
 & 
RTC_ALRL_RTC_ALR
));

1454 if(
	`RTC_Ex™In™Mode
(
h¹c
è!ð
HAL_OK
)

1456 
¡©us
 = 
HAL_ERROR
;

1460  
¡©us
;

1461 
	}
}

1469 
HAL_StusTy³Def
 
	$RTC_EÁ”In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
)

1471 
ušt32_t
 
tick¡¬t
 = 0U;

1473 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1475 (
h¹c
->
In¡ªû
->
CRL
 & 
RTC_CRL_RTOFF
è=ð(
ušt32_t
)
RESET
)

1477 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RTC_TIMEOUT_VALUE
)

1479  
HAL_TIMEOUT
;

1484 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1487  
HAL_OK
;

1488 
	}
}

1496 
HAL_StusTy³Def
 
	$RTC_Ex™In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
)

1498 
ušt32_t
 
tick¡¬t
 = 0U;

1501 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1503 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1505 (
h¹c
->
In¡ªû
->
CRL
 & 
RTC_CRL_RTOFF
è=ð(
ušt32_t
)
RESET
)

1507 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RTC_TIMEOUT_VALUE
)

1509  
HAL_TIMEOUT
;

1513  
HAL_OK
;

1514 
	}
}

1521 
ušt8_t
 
	$RTC_By‹ToBcd2
(
ušt8_t
 
V®ue
)

1523 
ušt32_t
 
bcdhigh
 = 0U;

1525 
V®ue
 >= 10U)

1527 
bcdhigh
++;

1528 
V®ue
 -= 10U;

1531  ((
ušt8_t
)(
bcdhigh
 << 4Uè| 
V®ue
);

1532 
	}
}

1539 
ušt8_t
 
	$RTC_Bcd2ToBy‹
(
ušt8_t
 
V®ue
)

1541 
ušt32_t
 
tmp
 = 0U;

1542 
tmp
 = ((
ušt8_t
)(
V®ue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;

1543  (
tmp
 + (
V®ue
 & (
ušt8_t
)0x0F));

1544 
	}
}

1553 
	$RTC_D©eUpd©e
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
DayEÏp£d
)

1555 
ušt32_t
 
y—r
 = 0U, 
mÚth
 = 0U, 
day
 = 0U;

1556 
ušt32_t
 
loÝ
 = 0U;

1559 
y—r
 = 
h¹c
->
D©eToUpd©e
.
Y—r
;

1562 
mÚth
 = 
h¹c
->
D©eToUpd©e
.
MÚth
;

1563 
day
 = 
h¹c
->
D©eToUpd©e
.
D©e
;

1565 
loÝ
 = 0U;†oÝ < 
DayEÏp£d
;†oop++)

1567 if((
mÚth
 == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \

1568 (
mÚth
 == 8U) || (month == 10U) || (month == 12U))

1570 if(
day
 < 31U)

1572 
day
++;

1577 if(
mÚth
 != 12U)

1579 
mÚth
++;

1580 
day
 = 1U;

1585 
mÚth
 = 1U;

1586 
day
 = 1U;

1587 
y—r
++;

1591 if((
mÚth
 == 4U) || (month == 6U) || (month == 9U) || (month == 11U))

1593 if(
day
 < 30U)

1595 
day
++;

1600 
mÚth
++;

1601 
day
 = 1U;

1604 if(
mÚth
 == 2U)

1606 if(
day
 < 28U)

1608 
day
++;

1610 if(
day
 == 28U)

1613 if(
	`RTC_IsL—pY—r
(
y—r
))

1615 
day
++;

1619 
mÚth
++;

1620 
day
 = 1U;

1623 if(
day
 == 29U)

1625 
mÚth
++;

1626 
day
 = 1U;

1632 
h¹c
->
D©eToUpd©e
.
Y—r
 = 
y—r
;

1635 
h¹c
->
D©eToUpd©e
.
MÚth
 = 
mÚth
;

1636 
h¹c
->
D©eToUpd©e
.
D©e
 = 
day
;

1639 
h¹c
->
D©eToUpd©e
.
W“kDay
 = 
	`RTC_W“kDayNum
(
y—r
, 
mÚth
, 
day
);

1640 
	}
}

1648 
ušt8_t
 
	$RTC_IsL—pY—r
(
ušt16_t
 
nY—r
)

1650 if((
nY—r
 % 4U) != 0U)

1655 if((
nY—r
 % 100U) != 0U)

1660 if((
nY—r
 % 400U) == 0U)

1668 
	}
}

1685 
ušt8_t
 
	$RTC_W“kDayNum
(
ušt32_t
 
nY—r
, 
ušt8_t
 
nMÚth
, ušt8_ˆ
nDay
)

1687 
ušt32_t
 
y—r
 = 0U, 
w“kday
 = 0U;

1689 
y—r
 = 2000U + 
nY—r
;

1691 if(
nMÚth
 < 3U)

1694 
w“kday
 = (((23U * 
nMÚth
)/9Uè+ 
nDay
 + 4U + 
y—r
 + ((year-1U)/4U) - ((year-1U)/100U) + ((year-1U)/400U)) % 7U;

1699 
w“kday
 = (((23U * 
nMÚth
)/9Uè+ 
nDay
 + 4U + 
y—r
 + (year/4U) - (year/100U) + (year/400U) - 2U ) % 7U;

1702  (
ušt8_t
)
w“kday
;

1703 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rtc_ex.c

43 
	~"¡m32f1xx_h®.h
"

49 #ifdeà
HAL_RTC_MODULE_ENABLED


97 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘Tam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
)

100 if((
h¹c
 =ð
NULL
è|| (
sTam³r
 == NULL))

102  
HAL_ERROR
;

106 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
sTam³r
->
Tam³r
));

107 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
sTam³r
->
Trigg”
));

110 
	`__HAL_LOCK
(
h¹c
);

112 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

114 ià(
	`HAL_IS_BIT_SET
(
BKP
->
RTCCR
,(
BKP_RTCCR_CCO
 | 
BKP_RTCCR_ASOE
)))

116 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

119 
	`__HAL_UNLOCK
(
h¹c
);

121  
HAL_ERROR
;

124 
	`MODIFY_REG
(
BKP
->
CR
, (
BKP_CR_TPE
 | 
BKP_CR_TPAL
), (
sTam³r
->
Tam³r
 | (sTam³r->
Trigg”
)));

126 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

129 
	`__HAL_UNLOCK
(
h¹c
);

131  
HAL_OK
;

132 
	}
}

143 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘Tam³r_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
)

146 if((
h¹c
 =ð
NULL
è|| (
sTam³r
 == NULL))

148  
HAL_ERROR
;

152 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
sTam³r
->
Tam³r
));

153 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
sTam³r
->
Trigg”
));

156 
	`__HAL_LOCK
(
h¹c
);

158 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

160 ià(
	`HAL_IS_BIT_SET
(
BKP
->
RTCCR
,(
BKP_RTCCR_CCO
 | 
BKP_RTCCR_ASOE
)))

162 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

165 
	`__HAL_UNLOCK
(
h¹c
);

167  
HAL_ERROR
;

170 
	`MODIFY_REG
(
BKP
->
CR
, (
BKP_CR_TPE
 | 
BKP_CR_TPAL
), (
sTam³r
->
Tam³r
 | (sTam³r->
Trigg”
)));

173 
	`__HAL_RTC_TAMPER_ENABLE_IT
(
h¹c
, 
RTC_IT_TAMP1
);

175 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

178 
	`__HAL_UNLOCK
(
h¹c
);

180  
HAL_OK
;

181 
	}
}

191 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eTam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Tam³r
)

194 if(
h¹c
 =ð
NULL
)

196  
HAL_ERROR
;

199 
	`UNUSED
(
Tam³r
);

201 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
Tam³r
));

204 
	`__HAL_LOCK
(
h¹c
);

206 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

209 
	`CLEAR_BIT
(
BKP
->
CR
, 
BKP_CR_TPE
);

213 
	`__HAL_RTC_TAMPER_DISABLE_IT
(
h¹c
, 
RTC_IT_TAMP1
);

216 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TAMP1F
);

217 
	`SET_BIT
(
BKP
->
CSR
, 
BKP_CSR_CTE
);

219 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

222 
	`__HAL_UNLOCK
(
h¹c
);

224  
HAL_OK
;

225 
	}
}

233 
	$HAL_RTCEx_Tam³rIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
)

236 if(
	`__HAL_RTC_TAMPER_GET_IT_SOURCE
(
h¹c
, 
RTC_IT_TAMP1
))

239 if(
	`__HAL_RTC_TAMPER_GET_FLAG
(
h¹c
, 
RTC_FLAG_TAMP1F
è!ð(
ušt32_t
)
RESET
)

242 
	`HAL_RTCEx_Tam³r1Ev’tC®lback
(
h¹c
);

245 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TAMP1F
);

250 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

251 
	}
}

259 
__w—k
 
	$HAL_RTCEx_Tam³r1Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

262 
	`UNUSED
(
h¹c
);

266 
	}
}

275 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜTam³r1Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

277 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

280 if(
h¹c
 =ð
NULL
)

282  
HAL_ERROR
;

286 
	`__HAL_RTC_TAMPER_GET_FLAG
(
h¹c
,
RTC_FLAG_TAMP1F
)=ð
RESET
)

288 if(
Timeout
 !ð
HAL_MAX_DELAY
)

290 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

292 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

293  
HAL_TIMEOUT
;

299 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TAMP1F
);

302 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

304  
HAL_OK
;

305 
	}
}

331 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘SecÚd_IT
(
RTC_HªdËTy³Def
 *
h¹c
)

334 if(
h¹c
 =ð
NULL
)

336  
HAL_ERROR
;

340 
	`__HAL_LOCK
(
h¹c
);

342 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

345 
	`__HAL_RTC_SECOND_ENABLE_IT
(
h¹c
, 
RTC_IT_SEC
);

347 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

350 
	`__HAL_UNLOCK
(
h¹c
);

352  
HAL_OK
;

353 
	}
}

361 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eSecÚd
(
RTC_HªdËTy³Def
 *
h¹c
)

364 if(
h¹c
 =ð
NULL
)

366  
HAL_ERROR
;

370 
	`__HAL_LOCK
(
h¹c
);

372 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

375 
	`__HAL_RTC_SECOND_DISABLE_IT
(
h¹c
, 
RTC_IT_SEC
);

377 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

380 
	`__HAL_UNLOCK
(
h¹c
);

382  
HAL_OK
;

383 
	}
}

391 
	$HAL_RTCEx_RTCIRQHªdËr
(
RTC_HªdËTy³Def
* 
h¹c
)

393 if(
	`__HAL_RTC_SECOND_GET_IT_SOURCE
(
h¹c
, 
RTC_IT_SEC
))

396 if(
	`__HAL_RTC_SECOND_GET_FLAG
(
h¹c
, 
RTC_FLAG_SEC
))

399 ià(
	`__HAL_RTC_SECOND_GET_FLAG
(
h¹c
, 
RTC_FLAG_OW
))

402 
	`HAL_RTCEx_RTCEv’tE¼ÜC®lback
(
h¹c
);

405 
	`__HAL_RTC_OVERFLOW_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_OW
);

408 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

413 
	`HAL_RTCEx_RTCEv’tC®lback
(
h¹c
);

416 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

420 
	`__HAL_RTC_SECOND_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_SEC
);

423 
	}
}

431 
__w—k
 
	$HAL_RTCEx_RTCEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

434 
	`UNUSED
(
h¹c
);

438 
	}
}

446 
__w—k
 
	$HAL_RTCEx_RTCEv’tE¼ÜC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

449 
	`UNUSED
(
h¹c
);

453 
	}
}

486 
	$HAL_RTCEx_BKUPWr™e
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
, ušt32_ˆ
D©a
)

488 
ušt32_t
 
tmp
 = 0U;

491 
	`UNUSED
(
h¹c
);

494 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
BackupRegi¡”
));

496 
tmp
 = (
ušt32_t
)
BKP_BASE
;

497 
tmp
 +ð(
BackupRegi¡”
 * 4U);

499 *(
__IO
 
ušt32_t
 *è
tmp
 = (
D©a
 & 
BKP_DR1_D
);

500 
	}
}

511 
ušt32_t
 
	$HAL_RTCEx_BKUPR—d
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
)

513 
ušt32_t
 
backu´egi¡”
 = 0U;

514 
ušt32_t
 
pv®ue
 = 0U;

517 
	`UNUSED
(
h¹c
);

520 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
BackupRegi¡”
));

522 
backu´egi¡”
 = (
ušt32_t
)
BKP_BASE
;

523 
backu´egi¡”
 +ð(
BackupRegi¡”
 * 4U);

525 
pv®ue
 = (*(
__IO
 
ušt32_t
 *)(
backu´egi¡”
)è& 
BKP_DR1_D
;

528  
pv®ue
;

529 
	}
}

541 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘SmoÙhC®ib
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
SmoÙhC®ibP”iod
, ušt32_ˆ
SmoÙhC®ibPlusPul£s
, ušt32_ˆ
SmouthC®ibMšusPul£sV®ue
)

544 if(
h¹c
 =ð
NULL
)

546  
HAL_ERROR
;

549 
	`UNUSED
(
SmoÙhC®ibP”iod
);

550 
	`UNUSED
(
SmoÙhC®ibPlusPul£s
);

553 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
SmouthC®ibMšusPul£sV®ue
));

556 
	`__HAL_LOCK
(
h¹c
);

558 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

561 
	`MODIFY_REG
(
BKP
->
RTCCR
, 
BKP_RTCCR_CAL
, 
SmouthC®ibMšusPul£sV®ue
);

564 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

567 
	`__HAL_UNLOCK
(
h¹c
);

569  
HAL_OK
;

570 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_spi.c

154 
	~"¡m32f1xx_h®.h
"

163 #ifdeà
HAL_SPI_MODULE_ENABLED


170 
	#SPI_DEFAULT_TIMEOUT
 100U

	)

181 
SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

182 
SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

183 
SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

184 
SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

185 
SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

186 
SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

187 
SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

188 
SPI_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

189 
SPI_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

190 
SPI_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

191 
HAL_StusTy³Def
 
SPI_Wa™FÏgS‹UÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, ušt32_ˆ
S‹
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

192 
SPI_TxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

193 
SPI_TxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

194 
SPI_RxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

195 
SPI_RxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

196 
SPI_2lšesRxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

197 
SPI_2lšesTxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

198 
SPI_2lšesTxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

199 
SPI_2lšesRxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

200 #ià(
USE_SPI_CRC
 != 0U)

201 
SPI_RxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

202 
SPI_RxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

203 
SPI_2lšesRxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

204 
SPI_2lšesRxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

206 
SPI_AbÜtRx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

207 
SPI_AbÜtTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

208 
SPI_Clo£RxTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

209 
SPI_Clo£Rx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

210 
SPI_Clo£Tx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

211 
HAL_StusTy³Def
 
SPI_CheckFÏg_BSY
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

261 
__w—k
 
HAL_StusTy³Def
 
	$HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
)

264 if(
h¥i
 =ð
NULL
)

266  
HAL_ERROR
;

270 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

271 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
h¥i
->
In™
.
Mode
));

272 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
h¥i
->
In™
.
DœeùiÚ
));

273 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
h¥i
->
In™
.
D©aSize
));

274 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
h¥i
->
In™
.
CLKPÞ¬™y
));

275 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
h¥i
->
In™
.
CLKPha£
));

276 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
h¥i
->
In™
.
NSS
));

277 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
h¥i
->
In™
.
BaudR©eP»sÿËr
));

278 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
h¥i
->
In™
.
Fœ¡B™
));

280 #ià(
USE_SPI_CRC
 != 0U)

281 
	`as£¹_·¿m
(
	`IS_SPI_CRC_CALCULATION
(
h¥i
->
In™
.
CRCC®cuÏtiÚ
));

282 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

284 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
h¥i
->
In™
.
CRCPÞynomŸl
));

287 
h¥i
->
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

290 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_RESET
)

293 
h¥i
->
Lock
 = 
HAL_UNLOCKED
;

296 
	`HAL_SPI_M¥In™
(
h¥i
);

299 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

302 
	`__HAL_SPI_DISABLE
(
h¥i
);

307 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR1
, (h¥i->
In™
.
Mode
 | h¥i->In™.
DœeùiÚ
 | h¥i->In™.
D©aSize
 |

308 
h¥i
->
In™
.
CLKPÞ¬™y
 | h¥i->In™.
CLKPha£
 | (h¥i->In™.
NSS
 & 
SPI_CR1_SSM
) |

309 
h¥i
->
In™
.
BaudR©eP»sÿËr
 | h¥i->In™.
Fœ¡B™
 | h¥i->In™.
CRCC®cuÏtiÚ
) );

312 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR2
, (((h¥i->
In™
.
NSS
 >> 16Uè& 
SPI_CR2_SSOE
è| h¥i->In™.
TIMode
));

314 #ià(
USE_SPI_CRC
 != 0U)

317 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

319 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CRCPR
, h¥i->
In™
.
CRCPÞynomŸl
);

323 #ià
	`defšed
(
SPI_I2SCFGR_I2SMOD
)

325 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
);

328 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

329 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

331  
HAL_OK
;

332 
	}
}

340 
HAL_StusTy³Def
 
	$HAL_SPI_DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

343 if(
h¥i
 =ð
NULL
)

345  
HAL_ERROR
;

349 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

351 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

354 
	`__HAL_SPI_DISABLE
(
h¥i
);

357 
	`HAL_SPI_M¥DeIn™
(
h¥i
);

359 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

360 
h¥i
->
S‹
 = 
HAL_SPI_STATE_RESET
;

363 
	`__HAL_UNLOCK
(
h¥i
);

365  
HAL_OK
;

366 
	}
}

374 
__w—k
 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
)

377 
	`UNUSED
(
h¥i
);

381 
	}
}

389 
__w—k
 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

392 
	`UNUSED
(
h¥i
);

396 
	}
}

444 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

446 
ušt32_t
 
tick¡¬t
 = 0U;

447 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

450 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

453 
	`__HAL_LOCK
(
h¥i
);

456 
tick¡¬t
 = 
	`HAL_G‘Tick
();

458 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

460 
”rÜcode
 = 
HAL_BUSY
;

461 
”rÜ
;

464 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

466 
”rÜcode
 = 
HAL_ERROR
;

467 
”rÜ
;

471 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

472 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

473 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

474 
h¥i
->
TxXãrSize
 = 
Size
;

475 
h¥i
->
TxXãrCouÁ
 = 
Size
;

478 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

479 
h¥i
->
RxXãrSize
 = 0U;

480 
h¥i
->
RxXãrCouÁ
 = 0U;

481 
h¥i
->
TxISR
 = 
NULL
;

482 
h¥i
->
RxISR
 = 
NULL
;

485 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

487 
	`SPI_1LINE_TX
(
h¥i
);

490 #ià(
USE_SPI_CRC
 != 0U)

492 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

494 
	`SPI_RESET_CRC
(
h¥i
);

499 if((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

502 
	`__HAL_SPI_ENABLE
(
h¥i
);

506 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

508 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01))

510 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pD©a
);

511 
pD©a
 +ð(
ušt16_t
);

512 
h¥i
->
TxXãrCouÁ
--;

515 
h¥i
->
TxXãrCouÁ
 > 0U)

518 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
))

520 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pD©a
);

521 
pD©a
 +ð(
ušt16_t
);

522 
h¥i
->
TxXãrCouÁ
--;

527 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

529 
”rÜcode
 = 
HAL_TIMEOUT
;

530 
”rÜ
;

538 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)|| (h¥i->
TxXãrCouÁ
 == 0x01))

540 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pD©a
);

541 
pD©a
 +ð(
ušt8_t
);

542 
h¥i
->
TxXãrCouÁ
--;

544 
h¥i
->
TxXãrCouÁ
 > 0U)

547 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
))

549 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pD©a
);

550 
pD©a
 +ð(
ušt8_t
);

551 
h¥i
->
TxXãrCouÁ
--;

556 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

558 
”rÜcode
 = 
HAL_TIMEOUT
;

559 
”rÜ
;

566 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

568 
”rÜcode
 = 
HAL_TIMEOUT
;

569 
”rÜ
;

573 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

575 
”rÜcode
 = 
HAL_ERROR
;

576 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

577 
”rÜ
;

581 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

583 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

585 #ià(
USE_SPI_CRC
 != 0U)

587 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

589 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

593 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

595 
”rÜcode
 = 
HAL_ERROR
;

598 
”rÜ
:

599 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

601 
	`__HAL_UNLOCK
(
h¥i
);

602  
”rÜcode
;

603 
	}
}

614 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

616 #ià(
USE_SPI_CRC
 != 0U)

617 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

619 
ušt32_t
 
tick¡¬t
 = 0U;

620 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

622 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
))

624 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

626  
	`HAL_SPI_T¿nsm™Reûive
(
h¥i
,
pD©a
,pD©a,
Size
,
Timeout
);

630 
	`__HAL_LOCK
(
h¥i
);

633 
tick¡¬t
 = 
	`HAL_G‘Tick
();

635 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

637 
”rÜcode
 = 
HAL_BUSY
;

638 
”rÜ
;

641 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0U))

643 
”rÜcode
 = 
HAL_ERROR
;

644 
”rÜ
;

648 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

649 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

650 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

651 
h¥i
->
RxXãrSize
 = 
Size
;

652 
h¥i
->
RxXãrCouÁ
 = 
Size
;

655 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

656 
h¥i
->
TxXãrSize
 = 0U;

657 
h¥i
->
TxXãrCouÁ
 = 0U;

658 
h¥i
->
RxISR
 = 
NULL
;

659 
h¥i
->
TxISR
 = 
NULL
;

661 #ià(
USE_SPI_CRC
 != 0U)

663 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

665 
	`SPI_RESET_CRC
(
h¥i
);

667 
h¥i
->
RxXãrCouÁ
--;

672 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

674 
	`SPI_1LINE_RX
(
h¥i
);

678 if((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

681 
	`__HAL_SPI_ENABLE
(
h¥i
);

685 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

688 
h¥i
->
RxXãrCouÁ
 > 0U)

691 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
))

694 (* (
ušt8_t
 *)
pD©a
)ð*(
__IO
 ušt8_ˆ*)&
h¥i
->
In¡ªû
->
DR
;

695 
pD©a
 +ð(
ušt8_t
);

696 
h¥i
->
RxXãrCouÁ
--;

701 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

703 
”rÜcode
 = 
HAL_TIMEOUT
;

704 
”rÜ
;

712 
h¥i
->
RxXãrCouÁ
 > 0U)

715 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
))

717 *((
ušt16_t
*)
pD©a
èð
h¥i
->
In¡ªû
->
DR
;

718 
pD©a
 +ð(
ušt16_t
);

719 
h¥i
->
RxXãrCouÁ
--;

724 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

726 
”rÜcode
 = 
HAL_TIMEOUT
;

727 
”rÜ
;

733 #ià(
USE_SPI_CRC
 != 0U)

735 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

738 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

741 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

744 
”rÜcode
 = 
HAL_TIMEOUT
;

745 
”rÜ
;

749 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

751 *((
ušt16_t
*)
pD©a
èð
h¥i
->
In¡ªû
->
DR
;

756 (*(
ušt8_t
 *)
pD©a
èð*(
__IO
 ušt8_ˆ*)&
h¥i
->
In¡ªû
->
DR
;

760 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

762 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

763 
”rÜcode
 = 
HAL_TIMEOUT
;

764 
”rÜ
;

768 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

770 
	`UNUSED
(
tm´eg
);

775 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

778 
	`__HAL_SPI_DISABLE
(
h¥i
);

781 #ià(
USE_SPI_CRC
 != 0U)

783 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

786 ià(
	`SPI_ISCRCE¼ÜV®id
(
h¥i
è=ð
SPI_VALID_CRC_ERROR
)

788 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

791 
	`SPI_RESET_CRC
(
h¥i
);

795 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

800 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

802 
”rÜcode
 = 
HAL_ERROR
;

805 
”rÜ
 :

806 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

807 
	`__HAL_UNLOCK
(
h¥i
);

808  
”rÜcode
;

809 
	}
}

821 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

823 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

824 #ià(
USE_SPI_CRC
 != 0U)

825 
__IO
 
ušt16_t
 
tm´eg1
 = 0U;

827 
ušt32_t
 
tick¡¬t
 = 0U;

829 
ušt32_t
 
tx®lowed
 = 1U;

830 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

833 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

836 
	`__HAL_LOCK
(
h¥i
);

839 
tick¡¬t
 = 
	`HAL_G‘Tick
();

841 
tmp
 = 
h¥i
->
S‹
;

842 
tmp1
 = 
h¥i
->
In™
.
Mode
;

844 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) || \

845 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

847 
”rÜcode
 = 
HAL_BUSY
;

848 
”rÜ
;

851 if((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0U))

853 
”rÜcode
 = 
HAL_ERROR
;

854 
”rÜ
;

858 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

860 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

864 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

865 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

866 
h¥i
->
RxXãrCouÁ
 = 
Size
;

867 
h¥i
->
RxXãrSize
 = 
Size
;

868 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

869 
h¥i
->
TxXãrCouÁ
 = 
Size
;

870 
h¥i
->
TxXãrSize
 = 
Size
;

873 
h¥i
->
RxISR
 = 
NULL
;

874 
h¥i
->
TxISR
 = 
NULL
;

876 #ià(
USE_SPI_CRC
 != 0U)

878 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

880 
	`SPI_RESET_CRC
(
h¥i
);

885 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

888 
	`__HAL_SPI_ENABLE
(
h¥i
);

892 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

894 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01U))

896 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pTxD©a
);

897 
pTxD©a
 +ð(
ušt16_t
);

898 
h¥i
->
TxXãrCouÁ
--;

900 (
h¥i
->
TxXãrCouÁ
 > 0Uè|| (h¥i->
RxXãrCouÁ
 > 0U))

903 if(
tx®lowed
 && (
h¥i
->
TxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_TXE
)))

905 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pTxD©a
);

906 
pTxD©a
 +ð(
ušt16_t
);

907 
h¥i
->
TxXãrCouÁ
--;

909 
tx®lowed
 = 0U;

911 #ià(
USE_SPI_CRC
 != 0U)

913 if((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

915 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

921 if((
h¥i
->
RxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_RXNE
)))

923 *((
ušt16_t
 *)
pRxD©a
èð
h¥i
->
In¡ªû
->
DR
;

924 
pRxD©a
 +ð(
ušt16_t
);

925 
h¥i
->
RxXãrCouÁ
--;

927 
tx®lowed
 = 1U;

929 if((
Timeout
 !ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout))

931 
”rÜcode
 = 
HAL_TIMEOUT
;

932 
”rÜ
;

939 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01U))

941 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pTxD©a
);

942 
pTxD©a
 +ð(
ušt8_t
);

943 
h¥i
->
TxXãrCouÁ
--;

945 (
h¥i
->
TxXãrCouÁ
 > 0Uè|| (h¥i->
RxXãrCouÁ
 > 0U))

948 if(
tx®lowed
 && (
h¥i
->
TxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_TXE
)))

950 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*
pTxD©a
++);

951 
h¥i
->
TxXãrCouÁ
--;

953 
tx®lowed
 = 0U;

955 #ià(
USE_SPI_CRC
 != 0U)

957 if((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

959 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

965 if((
h¥i
->
RxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_RXNE
)))

967 (*(
ušt8_t
 *)
pRxD©a
++èð
h¥i
->
In¡ªû
->
DR
;

968 
h¥i
->
RxXãrCouÁ
--;

970 
tx®lowed
 = 1U;

972 if((
Timeout
 !ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout))

974 
”rÜcode
 = 
HAL_TIMEOUT
;

975 
”rÜ
;

980 #ià(
USE_SPI_CRC
 != 0U)

982 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

985 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

988 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

989 
”rÜcode
 = 
HAL_TIMEOUT
;

990 
”rÜ
;

993 
tm´eg1
 = 
h¥i
->
In¡ªû
->
DR
;

995 
	`UNUSED
(
tm´eg1
);

999 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

1002 ià(
	`SPI_ISCRCE¼ÜV®id
(
h¥i
è=ð
SPI_VALID_CRC_ERROR
)

1004 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

1007 
	`SPI_RESET_CRC
(
h¥i
);

1009 
”rÜcode
 = 
HAL_ERROR
;

1013 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

1019 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1021 
”rÜcode
 = 
HAL_TIMEOUT
;

1022 
”rÜ
;

1026 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1028 
”rÜcode
 = 
HAL_ERROR
;

1029 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

1030 
”rÜ
;

1034 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1036 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1039 
”rÜ
 :

1040 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1041 
	`__HAL_UNLOCK
(
h¥i
);

1042  
”rÜcode
;

1043 
	}
}

1053 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1055 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1058 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1061 
	`__HAL_LOCK
(
h¥i
);

1063 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1065 
”rÜcode
 = 
HAL_ERROR
;

1066 
”rÜ
;

1069 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1071 
”rÜcode
 = 
HAL_BUSY
;

1072 
”rÜ
;

1076 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1077 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1078 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1079 
h¥i
->
TxXãrSize
 = 
Size
;

1080 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1083 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1084 
h¥i
->
RxXãrSize
 = 0U;

1085 
h¥i
->
RxXãrCouÁ
 = 0U;

1086 
h¥i
->
RxISR
 = 
NULL
;

1089 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1091 
h¥i
->
TxISR
 = 
SPI_TxISR_16BIT
;

1095 
h¥i
->
TxISR
 = 
SPI_TxISR_8BIT
;

1099 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1101 
	`SPI_1LINE_TX
(
h¥i
);

1104 #ià(
USE_SPI_CRC
 != 0U)

1106 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1108 
	`SPI_RESET_CRC
(
h¥i
);

1112 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1115 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
));

1120 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

1124 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1127 
	`__HAL_SPI_ENABLE
(
h¥i
);

1130 
”rÜ
 :

1131 
	`__HAL_UNLOCK
(
h¥i
);

1132  
”rÜcode
;

1133 
	}
}

1143 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1145 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1147 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1149 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1151  
	`HAL_SPI_T¿nsm™Reûive_IT
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1155 
	`__HAL_LOCK
(
h¥i
);

1157 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1159 
”rÜcode
 = 
HAL_BUSY
;

1160 
”rÜ
;

1163 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1165 
”rÜcode
 = 
HAL_ERROR
;

1166 
”rÜ
;

1170 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1171 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1172 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1173 
h¥i
->
RxXãrSize
 = 
Size
;

1174 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1177 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1178 
h¥i
->
TxXãrSize
 = 0U;

1179 
h¥i
->
TxXãrCouÁ
 = 0U;

1180 
h¥i
->
TxISR
 = 
NULL
;

1183 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1185 
h¥i
->
RxISR
 = 
SPI_RxISR_16BIT
;

1189 
h¥i
->
RxISR
 = 
SPI_RxISR_8BIT
;

1193 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1195 
	`SPI_1LINE_RX
(
h¥i
);

1198 #ià(
USE_SPI_CRC
 != 0U)

1200 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1202 
	`SPI_RESET_CRC
(
h¥i
);

1207 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1214 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1217 
	`__HAL_SPI_ENABLE
(
h¥i
);

1220 
”rÜ
 :

1222 
	`__HAL_UNLOCK
(
h¥i
);

1223  
”rÜcode
;

1224 
	}
}

1235 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1237 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

1238 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1241 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1244 
	`__HAL_LOCK
(
h¥i
);

1246 
tmp
 = 
h¥i
->
S‹
;

1247 
tmp1
 = 
h¥i
->
In™
.
Mode
;

1249 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) || \

1250 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1252 
”rÜcode
 = 
HAL_BUSY
;

1253 
”rÜ
;

1256 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0U))

1258 
”rÜcode
 = 
HAL_ERROR
;

1259 
”rÜ
;

1263 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1265 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1269 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1270 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

1271 
h¥i
->
TxXãrSize
 = 
Size
;

1272 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1273 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

1274 
h¥i
->
RxXãrSize
 = 
Size
;

1275 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1278 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1280 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_16BIT
;

1281 
h¥i
->
TxISR
 = 
SPI_2lšesTxISR_16BIT
;

1285 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_8BIT
;

1286 
h¥i
->
TxISR
 = 
SPI_2lšesTxISR_8BIT
;

1289 #ià(
USE_SPI_CRC
 != 0U)

1291 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1293 
	`SPI_RESET_CRC
(
h¥i
);

1298 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1301 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1304 
	`__HAL_SPI_ENABLE
(
h¥i
);

1307 
”rÜ
 :

1309 
	`__HAL_UNLOCK
(
h¥i
);

1310  
”rÜcode
;

1311 
	}
}

1321 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1323 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1326 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1329 
	`__HAL_LOCK
(
h¥i
);

1331 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1333 
”rÜcode
 = 
HAL_BUSY
;

1334 
”rÜ
;

1337 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1339 
”rÜcode
 = 
HAL_ERROR
;

1340 
”rÜ
;

1344 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1345 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1346 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1347 
h¥i
->
TxXãrSize
 = 
Size
;

1348 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1351 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1352 
h¥i
->
TxISR
 = 
NULL
;

1353 
h¥i
->
RxISR
 = 
NULL
;

1354 
h¥i
->
RxXãrSize
 = 0U;

1355 
h¥i
->
RxXãrCouÁ
 = 0U;

1358 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1360 
	`SPI_1LINE_TX
(
h¥i
);

1363 #ià(
USE_SPI_CRC
 != 0U)

1365 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1367 
	`SPI_RESET_CRC
(
h¥i
);

1372 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™C¶t
;

1375 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™C¶t
;

1378 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1381 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1384 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1387 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1390 
	`__HAL_SPI_ENABLE
(
h¥i
);

1394 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1397 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1399 
”rÜ
 :

1401 
	`__HAL_UNLOCK
(
h¥i
);

1402  
”rÜcode
;

1403 
	}
}

1414 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1416 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1418 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)&&(h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1420 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1422  
	`HAL_SPI_T¿nsm™Reûive_DMA
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1426 
	`__HAL_LOCK
(
h¥i
);

1428 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1430 
”rÜcode
 = 
HAL_BUSY
;

1431 
”rÜ
;

1434 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1436 
”rÜcode
 = 
HAL_ERROR
;

1437 
”rÜ
;

1441 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1442 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1443 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1444 
h¥i
->
RxXãrSize
 = 
Size
;

1445 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1448 
h¥i
->
RxISR
 = 
NULL
;

1449 
h¥i
->
TxISR
 = 
NULL
;

1450 
h¥i
->
TxXãrSize
 = 0U;

1451 
h¥i
->
TxXãrCouÁ
 = 0U;

1454 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1456 
	`SPI_1LINE_RX
(
h¥i
);

1459 #ià(
USE_SPI_CRC
 != 0U)

1461 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1463 
	`SPI_RESET_CRC
(
h¥i
);

1468 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1471 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1474 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1477 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1480 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1483 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1486 
	`__HAL_SPI_ENABLE
(
h¥i
);

1490 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1493 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1495 
”rÜ
:

1497 
	`__HAL_UNLOCK
(
h¥i
);

1498  
”rÜcode
;

1499 
	}
}

1511 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1513 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

1514 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1517 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1520 
	`__HAL_LOCK
(
h¥i
);

1522 
tmp
 = 
h¥i
->
S‹
;

1523 
tmp1
 = 
h¥i
->
In™
.
Mode
;

1524 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) ||

1525 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1527 
”rÜcode
 = 
HAL_BUSY
;

1528 
”rÜ
;

1531 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0U))

1533 
”rÜcode
 = 
HAL_ERROR
;

1534 
”rÜ
;

1538 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1540 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1544 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1545 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
*)
pTxD©a
;

1546 
h¥i
->
TxXãrSize
 = 
Size
;

1547 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1548 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
*)
pRxD©a
;

1549 
h¥i
->
RxXãrSize
 = 
Size
;

1550 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1553 
h¥i
->
RxISR
 = 
NULL
;

1554 
h¥i
->
TxISR
 = 
NULL
;

1556 #ià(
USE_SPI_CRC
 != 0U)

1558 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1560 
	`SPI_RESET_CRC
(
h¥i
);

1565 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

1568 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1569 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1574 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™ReûiveC¶t
;

1575 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™ReûiveC¶t
;

1579 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1582 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1585 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1588 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1592 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1593 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
NULL
;

1594 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
NULL
;

1595 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1598 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1601 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1604 
	`__HAL_SPI_ENABLE
(
h¥i
);

1607 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1610 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1612 
”rÜ
 :

1614 
	`__HAL_UNLOCK
(
h¥i
);

1615  
”rÜcode
;

1616 
	}
}

1633 
HAL_StusTy³Def
 
	$HAL_SPI_AbÜt
(
SPI_HªdËTy³Def
 *
h¥i
)

1635 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

1638 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXEIE
))

1640 
h¥i
->
TxISR
 = 
SPI_AbÜtTx_ISR
;

1643 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXNEIE
))

1645 
h¥i
->
RxISR
 = 
SPI_AbÜtRx_ISR
;

1649 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1652 ià((
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
)è|| (HAL_IS_BIT_SET(h¥i->In¡ªû->CR2, 
SPI_CR2_RXDMAEN
)))

1655 if(
h¥i
->
hdm©x
 !ð
NULL
)

1659 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1662 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
);

1665 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXDMAEN
));

1670 if(
couÁ
-- == 0U)

1672 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

1676 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

1679 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1683 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1686 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
);

1689 
	`__HAL_SPI_DISABLE
(
h¥i
);

1692 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_RXDMAEN
));

1697 
h¥i
->
RxXãrCouÁ
 = 0U;

1698 
h¥i
->
TxXãrCouÁ
 = 0U;

1701 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1704 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1707 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1709  
HAL_OK
;

1710 
	}
}

1729 
HAL_StusTy³Def
 
	$HAL_SPI_AbÜt_IT
(
SPI_HªdËTy³Def
 *
h¥i
)

1731 
ušt32_t
 
abÜtýÉ
;

1734 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXEIE
))

1736 
h¥i
->
TxISR
 = 
SPI_AbÜtTx_ISR
;

1739 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXNEIE
))

1741 
h¥i
->
RxISR
 = 
SPI_AbÜtRx_ISR
;

1745 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1747 
abÜtýÉ
 = 1U;

1752 if(
h¥i
->
hdm©x
 !ð
NULL
)

1756 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

1758 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
SPI_DMATxAbÜtC®lback
;

1762 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1766 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1770 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

1772 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
SPI_DMARxAbÜtC®lback
;

1776 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1781 if((
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
)è&& (HAL_IS_BIT_SET(h¥i->In¡ªû->CR2, 
SPI_CR2_RXDMAEN
)))

1784 if(
h¥i
->
hdm©x
 !ð
NULL
)

1787 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
è!ð
HAL_OK
)

1789 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1793 
abÜtýÉ
 = 0U;

1797 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1800 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
)!ð
HAL_OK
)

1802 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1803 
abÜtýÉ
 = 1U;

1807 
abÜtýÉ
 = 0U;

1813 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

1816 if(
h¥i
->
hdm©x
 !ð
NULL
)

1819 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
è!ð
HAL_OK
)

1821 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1825 
abÜtýÉ
 = 0U;

1830 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

1833 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1836 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
)!ð
HAL_OK
)

1838 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1842 
abÜtýÉ
 = 0U;

1847 if(
abÜtýÉ
 == 1U)

1850 
h¥i
->
RxXãrCouÁ
 = 0U;

1851 
h¥i
->
TxXãrCouÁ
 = 0U;

1854 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1857 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1860 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1863 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

1865  
HAL_OK
;

1866 
	}
}

1874 
HAL_StusTy³Def
 
	$HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
)

1877 
	`__HAL_LOCK
(
h¥i
);

1880 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1883 
	`__HAL_UNLOCK
(
h¥i
);

1885  
HAL_OK
;

1886 
	}
}

1894 
HAL_StusTy³Def
 
	$HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
)

1897 
	`__HAL_LOCK
(
h¥i
);

1900 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1903 
	`__HAL_UNLOCK
(
h¥i
);

1905  
HAL_OK
;

1906 
	}
}

1914 
HAL_StusTy³Def
 
	$HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
)

1923 if(
h¥i
->
hdm©x
 !ð
NULL
)

1925 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
);

1928 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1930 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
);

1934 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1935 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1936  
HAL_OK
;

1937 
	}
}

1945 
	$HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1947 
ušt32_t
 
™sourû
 = 
h¥i
->
In¡ªû
->
CR2
;

1948 
ušt32_t
 
™æag
 = 
h¥i
->
In¡ªû
->
SR
;

1951 if(((
™æag
 & 
SPI_FLAG_OVR
è=ð
RESET
) &&

1952 ((
™æag
 & 
SPI_FLAG_RXNE
è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_RXNE
) != RESET))

1954 
h¥i
->
	`RxISR
(hspi);

1959 if(((
™æag
 & 
SPI_FLAG_TXE
è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_TXE
) != RESET))

1961 
h¥i
->
	`TxISR
(hspi);

1966 if(((
™æag
 & (
SPI_FLAG_MODF
 | 
SPI_FLAG_OVR
)è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_ERR
) != RESET))

1969 if((
™æag
 & 
SPI_FLAG_OVR
è!ð
RESET
)

1971 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_TX
)

1973 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_OVR
);

1974 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1978 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1984 if((
™æag
 & 
SPI_FLAG_MODF
è!ð
RESET
)

1986 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_MODF
);

1987 
	`__HAL_SPI_CLEAR_MODFFLAG
(
h¥i
);

1990 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

1993 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
 | 
SPI_IT_TXE
 | 
SPI_IT_ERR
);

1995 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1997 ià((
	`HAL_IS_BIT_SET
(
™sourû
, 
SPI_CR2_TXDMAEN
))||(HAL_IS_BIT_SET(™sourû, 
SPI_CR2_RXDMAEN
)))

1999 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
));

2002 if(
h¥i
->
hdm¬x
 !ð
NULL
)

2006 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
SPI_DMAAbÜtOnE¼Ü
;

2007 
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
);

2010 if(
h¥i
->
hdm©x
 !ð
NULL
)

2014 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
SPI_DMAAbÜtOnE¼Ü
;

2015 
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
);

2021 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2026 
	}
}

2034 
__w—k
 
	$HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2037 
	`UNUSED
(
h¥i
);

2041 
	}
}

2049 
__w—k
 
	$HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2052 
	`UNUSED
(
h¥i
);

2056 
	}
}

2064 
__w—k
 
	$HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2067 
	`UNUSED
(
h¥i
);

2071 
	}
}

2079 
__w—k
 
	$HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2082 
	`UNUSED
(
h¥i
);

2086 
	}
}

2094 
__w—k
 
	$HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2097 
	`UNUSED
(
h¥i
);

2101 
	}
}

2109 
__w—k
 
	$HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2112 
	`UNUSED
(
h¥i
);

2116 
	}
}

2124 
__w—k
 
	$HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2127 
	`UNUSED
(
h¥i
);

2134 
	}
}

2141 
__w—k
 
	$HAL_SPI_AbÜtC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2144 
	`UNUSED
(
h¥i
);

2149 
	}
}

2176 
HAL_SPI_S‹Ty³Def
 
	$HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
)

2179  
h¥i
->
S‹
;

2180 
	}
}

2188 
ušt32_t
 
	$HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
)

2191  
h¥i
->
E¼ÜCode
;

2192 
	}
}

2213 
	$SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2215 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2216 
ušt32_t
 
tick¡¬t
 = 0U;

2219 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2222 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) != DMA_CCR_CIRC)

2225 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

2228 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2230 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2234 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

2236 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2239 
h¥i
->
TxXãrCouÁ
 = 0U;

2240 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2242 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2244 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2248 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

2249 
	}
}

2257 
	$SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2259 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2260 #ià(
USE_SPI_CRC
 != 0U)

2261 
ušt32_t
 
tick¡¬t
 = 0U;

2262 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2265 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2268 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) != DMA_CCR_CIRC)

2270 #ià(
USE_SPI_CRC
 != 0U)

2272 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2275 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, SPI_FLAG_RXNE, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2278 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2281 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2283 
	`UNUSED
(
tm´eg
);

2288 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2291 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

2294 
	`__HAL_SPI_DISABLE
(
h¥i
);

2297 
h¥i
->
RxXãrCouÁ
 = 0U;

2298 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2300 #ià(
USE_SPI_CRC
 != 0U)

2302 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

2305 ià(
	`SPI_ISCRCE¼ÜV®id
(
h¥i
è=ð
SPI_VALID_CRC_ERROR
)

2307 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2310 
	`SPI_RESET_CRC
(
h¥i
);

2314 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2319 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2321 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2325 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

2326 
	}
}

2334 
	$SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2336 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2337 
ušt32_t
 
tick¡¬t
 = 0U;

2338 #ià(
USE_SPI_CRC
 != 0U)

2339 
__IO
 
št16_t
 
tm´eg
 = 0U;

2342 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2344 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) != DMA_CCR_CIRC)

2346 #ià(
USE_SPI_CRC
 != 0U)

2348 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2351 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2353 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2356 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2358 
	`UNUSED
(
tm´eg
);

2362 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2364 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2368 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2370 
h¥i
->
TxXãrCouÁ
 = 0U;

2371 
h¥i
->
RxXãrCouÁ
 = 0U;

2372 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2374 #ià(
USE_SPI_CRC
 != 0U)

2376 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

2379 ià(
	`SPI_ISCRCE¼ÜV®id
(
h¥i
è=ð
SPI_VALID_CRC_ERROR
)

2381 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2384 
	`SPI_RESET_CRC
(
h¥i
);

2388 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2393 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2395 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2399 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

2400 
	}
}

2408 
	$SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2410 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2412 
	`HAL_SPI_TxH®fC¶tC®lback
(
h¥i
);

2413 
	}
}

2421 
	$SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2423 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2425 
	`HAL_SPI_RxH®fC¶tC®lback
(
h¥i
);

2426 
	}
}

2434 
	$SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2436 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2438 
	`HAL_SPI_TxRxH®fC¶tC®lback
(
h¥i
);

2439 
	}
}

2447 
	$SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2449 
SPI_HªdËTy³Def
* 
h¥i
 = (SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2452 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2454 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

2455 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2456 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2457 
	}
}

2465 
	$SPI_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2467 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2468 
h¥i
->
RxXãrCouÁ
 = 0U;

2469 
h¥i
->
TxXãrCouÁ
 = 0U;

2471 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2472 
	}
}

2482 
	$SPI_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2484 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

2485 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2487 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2490 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 );

2495 if(
couÁ
-- == 0U)

2497 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2501 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

2504 if(
h¥i
->
hdm¬x
 !ð
NULL
)

2506 if(
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2513 
h¥i
->
RxXãrCouÁ
 = 0U;

2514 
h¥i
->
TxXãrCouÁ
 = 0U;

2517 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2520 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2523 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

2524 
	}
}

2534 
	$SPI_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2536 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2539 
	`__HAL_SPI_DISABLE
(
h¥i
);

2541 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2544 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

2547 if(
h¥i
->
hdm©x
 !ð
NULL
)

2549 if(
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

2556 
h¥i
->
RxXãrCouÁ
 = 0U;

2557 
h¥i
->
TxXãrCouÁ
 = 0U;

2560 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2563 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2566 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2569 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

2570 
	}
}

2578 
	$SPI_2lšesRxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2581 *
h¥i
->
pRxBuffPŒ
++ = *((
__IO
 
ušt8_t
 *)&h¥i->
In¡ªû
->
DR
);

2582 
h¥i
->
RxXãrCouÁ
--;

2585 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2587 #ià(
USE_SPI_CRC
 != 0U)

2588 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2590 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_8BITCRC
;

2596 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2598 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2600 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2603 
	}
}

2605 #ià(
USE_SPI_CRC
 != 0U)

2612 
	$SPI_2lšesRxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2614 
__IO
 
ušt8_t
 
tm´eg
 = 0U;

2617 
tm´eg
 = *((
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
);

2621 
	`UNUSED
(
tm´eg
);

2624 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2626 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2628 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2630 
	}
}

2639 
	$SPI_2lšesTxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2641 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

2642 
h¥i
->
TxXãrCouÁ
--;

2645 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2647 #ià(
USE_SPI_CRC
 != 0U)

2648 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2650 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2651 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2657 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2659 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2661 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2664 
	}
}

2672 
	$SPI_2lšesRxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2675 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

2676 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

2677 
h¥i
->
RxXãrCouÁ
--;

2679 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2681 #ià(
USE_SPI_CRC
 != 0U)

2682 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2684 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_16BITCRC
;

2690 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
);

2692 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2694 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2697 
	}
}

2699 #ià(
USE_SPI_CRC
 != 0U)

2706 
	$SPI_2lšesRxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2709 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2712 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2715 
	`UNUSED
(
tm´eg
);

2718 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
);

2720 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2721 
	}
}

2730 
	$SPI_2lšesTxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2733 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

2734 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

2735 
h¥i
->
TxXãrCouÁ
--;

2738 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2740 #ià(
USE_SPI_CRC
 != 0U)

2741 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2743 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2744 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2750 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2752 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2754 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2757 
	}
}

2759 #ià(
USE_SPI_CRC
 != 0U)

2766 
	$SPI_RxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2768 
__IO
 
ušt8_t
 
tm´eg
 = 0U;

2771 
tm´eg
 = *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
);

2774 
	`UNUSED
(
tm´eg
);

2776 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2777 
	}
}

2786 
	$SPI_RxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2788 *
h¥i
->
pRxBuffPŒ
++ = (*(
__IO
 
ušt8_t
 *)&h¥i->
In¡ªû
->
DR
);

2789 
h¥i
->
RxXãrCouÁ
--;

2791 #ià(
USE_SPI_CRC
 != 0U)

2793 if((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

2795 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2799 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2801 #ià(
USE_SPI_CRC
 != 0U)

2802 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2804 
h¥i
->
RxISR
 = 
SPI_RxISR_8BITCRC
;

2808 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2810 
	}
}

2812 #ià(
USE_SPI_CRC
 != 0U)

2819 
	$SPI_RxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2821 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2824 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2827 
	`UNUSED
(
tm´eg
);

2830 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2832 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2833 
	}
}

2842 
	$SPI_RxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2844 *((
ušt16_t
 *)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

2845 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

2846 
h¥i
->
RxXãrCouÁ
--;

2848 #ià(
USE_SPI_CRC
 != 0U)

2850 if((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

2852 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2856 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2858 #ià(
USE_SPI_CRC
 != 0U)

2859 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2861 
h¥i
->
RxISR
 = 
SPI_RxISR_16BITCRC
;

2865 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2867 
	}
}

2875 
	$SPI_TxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2877 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

2878 
h¥i
->
TxXãrCouÁ
--;

2880 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2882 #ià(
USE_SPI_CRC
 != 0U)

2883 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2886 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2889 
	`SPI_Clo£Tx_ISR
(
h¥i
);

2891 
	}
}

2899 
	$SPI_TxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2902 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

2903 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

2904 
h¥i
->
TxXãrCouÁ
--;

2906 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2908 #ià(
USE_SPI_CRC
 != 0U)

2909 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2912 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2915 
	`SPI_Clo£Tx_ISR
(
h¥i
);

2917 
	}
}

2929 
HAL_StusTy³Def
 
	$SPI_Wa™FÏgS‹UÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, ušt32_ˆ
S‹
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

2931 (((
h¥i
->
In¡ªû
->
SR
 & 
FÏg
è=ð(FÏg)è? 
SET
 : 
RESET
è!ð
S‹
)

2933 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2935 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) >= Timeout))

2942 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2944 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

2947 
	`__HAL_SPI_DISABLE
(
h¥i
);

2951 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2953 
	`SPI_RESET_CRC
(
h¥i
);

2956 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2959 
	`__HAL_UNLOCK
(
h¥i
);

2961  
HAL_TIMEOUT
;

2966  
HAL_OK
;

2967 
	}
}

2976 
HAL_StusTy³Def
 
	$SPI_CheckFÏg_BSY
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

2979 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

2981 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2982  
HAL_TIMEOUT
;

2984  
HAL_OK
;

2985 
	}
}

2993 
	$SPI_Clo£RxTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

2995 
ušt32_t
 
tick¡¬t
 = 0U;

2996 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

2998 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3001 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_ERR
);

3006 if(
couÁ
-- == 0U)

3008 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3012 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3015 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
)!=
HAL_OK
)

3017 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3021 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3023 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3026 #ià(
USE_SPI_CRC
 != 0U)

3028 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

3031 ià(
	`SPI_ISCRCE¼ÜV®id
(
h¥i
è=ð
SPI_VALID_CRC_ERROR
)

3033 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3034 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

3037 
	`SPI_RESET_CRC
(
h¥i
);

3039 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3043 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

3049 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

3051 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

3053 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3054 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

3058 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3059 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

3064 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3065 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3067 #ià(
USE_SPI_CRC
 != 0U)

3070 
	}
}

3078 
	$SPI_Clo£Rx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3081 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

3084 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

3087 
	`__HAL_SPI_DISABLE
(
h¥i
);

3091 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3093 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3095 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3097 #ià(
USE_SPI_CRC
 != 0U)

3099 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

3102 ià(
	`SPI_ISCRCE¼ÜV®id
(
h¥i
è=ð
SPI_VALID_CRC_ERROR
)

3104 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

3107 
	`SPI_RESET_CRC
(
h¥i
);

3109 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3113 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

3119 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

3121 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

3125 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3127 #ià(
USE_SPI_CRC
 != 0U)

3130 
	}
}

3138 
	$SPI_Clo£Tx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3140 
ušt32_t
 
tick¡¬t
 = 0U;

3141 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3144 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3149 if(
couÁ
-- == 0U)

3151 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3155 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3158 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

3161 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

3163 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3167 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3169 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3172 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3173 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

3175 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3179 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

3181 
	}
}

3193 
	$SPI_AbÜtRx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3195 
__IO
 
ušt32_t
 
tm´eg
 = 0U;

3196 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3201 if(
couÁ
-- == 0U)

3203 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3207 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3210 
	`__HAL_SPI_DISABLE
(
h¥i
);

3213 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXEIE
 | 
SPI_CR2_RXNEIE
 | 
SPI_CR2_ERRIE
));

3216 
tm´eg
 = (*(
__IO
 
ušt32_t
 *)&
h¥i
->
In¡ªû
->
DR
);

3219 
	`UNUSED
(
tm´eg
);

3220 
	}
}

3228 
	$SPI_AbÜtTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3231 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXEIE
 | 
SPI_CR2_RXNEIE
 | 
SPI_CR2_ERRIE
));

3234 
	`__HAL_SPI_DISABLE
(
h¥i
);

3235 
	}
}

3244 
__w—k
 
ušt8_t
 
	$SPI_ISCRCE¼ÜV®id
(
SPI_HªdËTy³Def
 *
h¥i
)

3247 
	`UNUSED
(
h¥i
);

3249  (
SPI_VALID_CRC_ERROR
);

3250 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_spi_ex.c

42 
	~"¡m32f1xx_h®.h
"

51 #ifdeà
HAL_SPI_MODULE_ENABLED


56 #ià(
USE_SPI_CRC
 != 0U)

68 
ušt8_t
 
	guCRCE¼ÜWÜk¬oundCheck
 = 0U;

98 
HAL_StusTy³Def
 
	$HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
)

101 if(
h¥i
 =ð
NULL
)

103  
HAL_ERROR
;

107 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

108 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
h¥i
->
In™
.
Mode
));

109 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
h¥i
->
In™
.
DœeùiÚ
));

110 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
h¥i
->
In™
.
D©aSize
));

111 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
h¥i
->
In™
.
CLKPÞ¬™y
));

112 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
h¥i
->
In™
.
CLKPha£
));

113 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
h¥i
->
In™
.
NSS
));

114 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
h¥i
->
In™
.
BaudR©eP»sÿËr
));

115 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
h¥i
->
In™
.
Fœ¡B™
));

117 #ià(
USE_SPI_CRC
 != 0U)

118 
	`as£¹_·¿m
(
	`IS_SPI_CRC_CALCULATION
(
h¥i
->
In™
.
CRCC®cuÏtiÚ
));

119 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

121 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
h¥i
->
In™
.
CRCPÞynomŸl
));

124 
h¥i
->
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

127 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_RESET
)

130 
	`HAL_SPI_M¥In™
(
h¥i
);

133 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

136 
	`__HAL_SPI_DISABLE
(
h¥i
);

141 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR1
, (h¥i->
In™
.
Mode
 | h¥i->In™.
DœeùiÚ
 | h¥i->In™.
D©aSize
 |

142 
h¥i
->
In™
.
CLKPÞ¬™y
 | h¥i->In™.
CLKPha£
 | (h¥i->In™.
NSS
 & 
SPI_CR1_SSM
) |

143 
h¥i
->
In™
.
BaudR©eP»sÿËr
 | h¥i->In™.
Fœ¡B™
 | h¥i->In™.
CRCC®cuÏtiÚ
) );

146 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR2
, (((h¥i->
In™
.
NSS
 >> 16Uè& 
SPI_CR2_SSOE
è| h¥i->In™.
TIMode
));

150 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CRCPR
, h¥i->
In™
.
CRCPÞynomŸl
);

152 #ià
	`defšed
(
SPI_I2SCFGR_I2SMOD
)

154 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
);

157 #ià(
USE_SPI_CRC
 != 0U)

158 #ià
	`defšed
 (
STM32F101xE
è|| defšed (
STM32F103xE
)

165 
uCRCE¼ÜWÜk¬oundCheck
 = 0U;

167 
uCRCE¼ÜWÜk¬oundCheck
 = 0U;

171 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

172 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

174  
HAL_OK
;

175 
	}
}

188 #ià(
USE_SPI_CRC
 != 0U)

196 
ušt8_t
 
	$SPI_ISCRCE¼ÜV®id
(
SPI_HªdËTy³Def
 *
h¥i
)

198 #ià
	`defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
)

201 if((
uCRCE¼ÜWÜk¬oundCheck
 !ð0Uè&& (
h¥i
->
In¡ªû
 =ð
SPI2
))

203 if(
h¥i
->
In¡ªû
->
RXCRCR
 == 0U)

205  (
SPI_INVALID_CRC_ERROR
);

208  (
SPI_VALID_CRC_ERROR
);

211 
	`UNUSED
(
h¥i
);

213  (
SPI_VALID_CRC_ERROR
);

215 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c

127 
	~"¡m32f1xx_h®.h
"

138 #ifdeà
HAL_TIM_MODULE_ENABLED


148 
TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

149 
TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

150 
TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

151 
TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

152 
TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

153 
ušt32_t
 
TIM_ICFž‹r
);

154 
TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

155 
TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

156 
ušt32_t
 
TIM_ICFž‹r
);

157 
TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

158 
ušt32_t
 
TIM_ICFž‹r
);

159 
TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

160 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
);

161 
TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
IÅutTrigg”Sourû
);

162 
TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

163 
TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

164 
TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

165 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

204 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
)

207 if(
htim
 =ð
NULL
)

209  
HAL_ERROR
;

213 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

214 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

215 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

216 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

218 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

221 
htim
->
Lock
 = 
HAL_UNLOCKED
;

224 
	`HAL_TIM_Ba£_M¥In™
(
htim
);

228 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

231 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

234 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

236  
HAL_OK
;

237 
	}
}

244 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

247 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

249 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

252 
	`__HAL_TIM_DISABLE
(
htim
);

255 
	`HAL_TIM_Ba£_M¥DeIn™
(
htim
);

258 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

261 
	`__HAL_UNLOCK
(
htim
);

263  
HAL_OK
;

264 
	}
}

271 
__w—k
 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

274 
	`UNUSED
(
htim
);

278 
	}
}

285 
__w—k
 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

288 
	`UNUSED
(
htim
);

292 
	}
}

300 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
)

303 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

306 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

309 
	`__HAL_TIM_ENABLE
(
htim
);

312 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

315  
HAL_OK
;

316 
	}
}

323 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

326 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

329 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

332 
	`__HAL_TIM_DISABLE
(
htim
);

335 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

338  
HAL_OK
;

339 
	}
}

346 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

349 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

352 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

355 
	`__HAL_TIM_ENABLE
(
htim
);

358  
HAL_OK
;

359 
	}
}

366 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

369 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

371 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

374 
	`__HAL_TIM_DISABLE
(
htim
);

377  
HAL_OK
;

378 
	}
}

387 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

390 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

392 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

394  
HAL_BUSY
;

396 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

398 if((
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

400  
HAL_ERROR
;

404 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

408 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

411 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

414 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
ARR
, 
L’gth
);

417 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

420 
	`__HAL_TIM_ENABLE
(
htim
);

423  
HAL_OK
;

424 
	}
}

431 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

434 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

437 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

440 
	`__HAL_TIM_DISABLE
(
htim
);

443 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

446  
HAL_OK
;

447 
	}
}

480 
HAL_StusTy³Def
 
	$HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
* 
htim
)

483 if(
htim
 =ð
NULL
)

485  
HAL_ERROR
;

489 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

490 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

491 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

492 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

494 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

497 
htim
->
Lock
 = 
HAL_UNLOCKED
;

500 
	`HAL_TIM_OC_M¥In™
(
htim
);

504 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

507 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

510 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

512  
HAL_OK
;

513 
	}
}

520 
HAL_StusTy³Def
 
	$HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

523 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

525 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

528 
	`__HAL_TIM_DISABLE
(
htim
);

531 
	`HAL_TIM_OC_M¥DeIn™
(
htim
);

534 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

537 
	`__HAL_UNLOCK
(
htim
);

539  
HAL_OK
;

540 
	}
}

547 
__w—k
 
	$HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

550 
	`UNUSED
(
htim
);

554 
	}
}

561 
__w—k
 
	$HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

564 
	`UNUSED
(
htim
);

568 
	}
}

581 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

584 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

587 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

589 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

592 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

596 
	`__HAL_TIM_ENABLE
(
htim
);

599  
HAL_OK
;

600 
	}
}

613 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

616 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

619 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

621 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

624 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

628 
	`__HAL_TIM_DISABLE
(
htim
);

631  
HAL_OK
;

632 
	}
}

645 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

648 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

650 
ChªÃl
)

652 
TIM_CHANNEL_1
:

655 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

659 
TIM_CHANNEL_2
:

662 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

666 
TIM_CHANNEL_3
:

669 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

673 
TIM_CHANNEL_4
:

676 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

685 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

687 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

690 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

694 
	`__HAL_TIM_ENABLE
(
htim
);

697  
HAL_OK
;

698 
	}
}

711 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

714 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

716 
ChªÃl
)

718 
TIM_CHANNEL_1
:

721 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

725 
TIM_CHANNEL_2
:

728 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

732 
TIM_CHANNEL_3
:

735 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

739 
TIM_CHANNEL_4
:

742 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

751 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

753 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

756 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

760 
	`__HAL_TIM_DISABLE
(
htim
);

763  
HAL_OK
;

764 
	}
}

779 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

782 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

784 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

786  
HAL_BUSY
;

788 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

790 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

792  
HAL_ERROR
;

796 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

799 
ChªÃl
)

801 
TIM_CHANNEL_1
:

804 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

807 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

810 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

813 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

817 
TIM_CHANNEL_2
:

820 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

823 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

826 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

829 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

833 
TIM_CHANNEL_3
:

836 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

839 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

842 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

845 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

849 
TIM_CHANNEL_4
:

852 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

855 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

858 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

861 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

870 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

872 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

875 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

879 
	`__HAL_TIM_ENABLE
(
htim
);

882  
HAL_OK
;

883 
	}
}

896 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

899 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

901 
ChªÃl
)

903 
TIM_CHANNEL_1
:

906 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

910 
TIM_CHANNEL_2
:

913 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

917 
TIM_CHANNEL_3
:

920 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

924 
TIM_CHANNEL_4
:

927 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

936 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

938 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

941 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

945 
	`__HAL_TIM_DISABLE
(
htim
);

948 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

951  
HAL_OK
;

952 
	}
}

985 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
)

988 if(
htim
 =ð
NULL
)

990  
HAL_ERROR
;

994 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

995 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

996 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

997 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

999 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1002 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1005 
	`HAL_TIM_PWM_M¥In™
(
htim
);

1009 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1012 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1015 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1017  
HAL_OK
;

1018 
	}
}

1025 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1028 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1030 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1033 
	`__HAL_TIM_DISABLE
(
htim
);

1036 
	`HAL_TIM_PWM_M¥DeIn™
(
htim
);

1039 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1042 
	`__HAL_UNLOCK
(
htim
);

1044  
HAL_OK
;

1045 
	}
}

1052 
__w—k
 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1055 
	`UNUSED
(
htim
);

1059 
	}
}

1066 
__w—k
 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1069 
	`UNUSED
(
htim
);

1073 
	}
}

1086 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1089 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1092 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1094 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1097 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1101 
	`__HAL_TIM_ENABLE
(
htim
);

1104  
HAL_OK
;

1105 
	}
}

1118 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1121 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1124 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1126 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1129 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1133 
	`__HAL_TIM_DISABLE
(
htim
);

1136 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1139  
HAL_OK
;

1140 
	}
}

1153 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1156 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1158 
ChªÃl
)

1160 
TIM_CHANNEL_1
:

1163 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1167 
TIM_CHANNEL_2
:

1170 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1174 
TIM_CHANNEL_3
:

1177 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1181 
TIM_CHANNEL_4
:

1184 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1193 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1195 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1198 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1202 
	`__HAL_TIM_ENABLE
(
htim
);

1205  
HAL_OK
;

1206 
	}
}

1219 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1222 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1224 
ChªÃl
)

1226 
TIM_CHANNEL_1
:

1229 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1233 
TIM_CHANNEL_2
:

1236 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1240 
TIM_CHANNEL_3
:

1243 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1247 
TIM_CHANNEL_4
:

1250 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1259 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1261 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1264 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1268 
	`__HAL_TIM_DISABLE
(
htim
);

1271  
HAL_OK
;

1272 
	}
}

1287 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1290 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1292 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1294  
HAL_BUSY
;

1296 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1298 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

1300  
HAL_ERROR
;

1304 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1307 
ChªÃl
)

1309 
TIM_CHANNEL_1
:

1312 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1315 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1318 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1321 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1325 
TIM_CHANNEL_2
:

1328 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1331 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1334 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1337 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1341 
TIM_CHANNEL_3
:

1344 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1347 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1350 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1353 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1357 
TIM_CHANNEL_4
:

1360 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1363 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1366 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1369 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1378 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1380 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1383 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1387 
	`__HAL_TIM_ENABLE
(
htim
);

1390  
HAL_OK
;

1391 
	}
}

1404 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1407 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1409 
ChªÃl
)

1411 
TIM_CHANNEL_1
:

1414 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1418 
TIM_CHANNEL_2
:

1421 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1425 
TIM_CHANNEL_3
:

1428 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1432 
TIM_CHANNEL_4
:

1435 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1444 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1446 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1449 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1453 
	`__HAL_TIM_DISABLE
(
htim
);

1456 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1459  
HAL_OK
;

1460 
	}
}

1493 
HAL_StusTy³Def
 
	$HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
)

1496 if(
htim
 =ð
NULL
)

1498  
HAL_ERROR
;

1502 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1503 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1504 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1505 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1507 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1510 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1513 
	`HAL_TIM_IC_M¥In™
(
htim
);

1517 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1520 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1523 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1525  
HAL_OK
;

1526 
	}
}

1533 
HAL_StusTy³Def
 
	$HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1536 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1538 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1541 
	`__HAL_TIM_DISABLE
(
htim
);

1544 
	`HAL_TIM_IC_M¥DeIn™
(
htim
);

1547 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1550 
	`__HAL_UNLOCK
(
htim
);

1552  
HAL_OK
;

1553 
	}
}

1560 
__w—k
 
	$HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1563 
	`UNUSED
(
htim
);

1567 
	}
}

1574 
__w—k
 
	$HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1577 
	`UNUSED
(
htim
);

1581 
	}
}

1594 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1597 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1600 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1603 
	`__HAL_TIM_ENABLE
(
htim
);

1606  
HAL_OK
;

1607 
	}
}

1620 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1623 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1626 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1629 
	`__HAL_TIM_DISABLE
(
htim
);

1632  
HAL_OK
;

1633 
	}
}

1646 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1649 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1651 
ChªÃl
)

1653 
TIM_CHANNEL_1
:

1656 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1660 
TIM_CHANNEL_2
:

1663 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1667 
TIM_CHANNEL_3
:

1670 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1674 
TIM_CHANNEL_4
:

1677 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1685 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1688 
	`__HAL_TIM_ENABLE
(
htim
);

1691  
HAL_OK
;

1692 
	}
}

1705 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1708 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1710 
ChªÃl
)

1712 
TIM_CHANNEL_1
:

1715 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1719 
TIM_CHANNEL_2
:

1722 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1726 
TIM_CHANNEL_3
:

1729 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1733 
TIM_CHANNEL_4
:

1736 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1745 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1748 
	`__HAL_TIM_DISABLE
(
htim
);

1751  
HAL_OK
;

1752 
	}
}

1767 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1770 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1771 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1773 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1775  
HAL_BUSY
;

1777 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1779 if((
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

1781  
HAL_ERROR
;

1785 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1789 
ChªÃl
)

1791 
TIM_CHANNEL_1
:

1794 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1797 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1800 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

1803 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1807 
TIM_CHANNEL_2
:

1810 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1813 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1816 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a
, 
L’gth
);

1819 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1823 
TIM_CHANNEL_3
:

1826 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1829 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1832 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
CCR3
, (ušt32_t)
pD©a
, 
L’gth
);

1835 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1839 
TIM_CHANNEL_4
:

1842 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1845 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1848 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
CCR4
, (ušt32_t)
pD©a
, 
L’gth
);

1851 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1860 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1863 
	`__HAL_TIM_ENABLE
(
htim
);

1866  
HAL_OK
;

1867 
	}
}

1880 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1883 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1884 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1886 
ChªÃl
)

1888 
TIM_CHANNEL_1
:

1891 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1895 
TIM_CHANNEL_2
:

1898 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1902 
TIM_CHANNEL_3
:

1905 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1909 
TIM_CHANNEL_4
:

1912 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1921 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1924 
	`__HAL_TIM_DISABLE
(
htim
);

1927 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1930  
HAL_OK
;

1931 
	}
}

1967 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
)

1970 if(
htim
 =ð
NULL
)

1972  
HAL_ERROR
;

1976 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1977 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1978 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1979 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1980 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
OÃPul£Mode
));

1982 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1985 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1988 
	`HAL_TIM_OÃPul£_M¥In™
(
htim
);

1992 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1995 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1998 
htim
->
In¡ªû
->
CR1
 &ð~
TIM_CR1_OPM
;

2001 
htim
->
In¡ªû
->
CR1
 |ð
OÃPul£Mode
;

2004 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2006  
HAL_OK
;

2007 
	}
}

2014 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2017 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2019 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2022 
	`__HAL_TIM_DISABLE
(
htim
);

2025 
	`HAL_TIM_OÃPul£_M¥DeIn™
(
htim
);

2028 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2031 
	`__HAL_UNLOCK
(
htim
);

2033  
HAL_OK
;

2034 
	}
}

2041 
__w—k
 
	$HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2044 
	`UNUSED
(
htim
);

2048 
	}
}

2055 
__w—k
 
	$HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2058 
	`UNUSED
(
htim
);

2062 
	}
}

2073 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2076 
	`UNUSED
(
OuutChªÃl
);

2087 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2088 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2090 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2093 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2097  
HAL_OK
;

2098 
	}
}

2109 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2112 
	`UNUSED
(
OuutChªÃl
);

2120 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2121 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2123 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2126 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2130 
	`__HAL_TIM_DISABLE
(
htim
);

2133  
HAL_OK
;

2134 
	}
}

2145 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2148 
	`UNUSED
(
OuutChªÃl
);

2160 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2163 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2165 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2166 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2168 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2171 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2175  
HAL_OK
;

2176 
	}
}

2187 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2190 
	`UNUSED
(
OuutChªÃl
);

2193 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2196 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2203 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2204 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2206 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2209 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2213 
	`__HAL_TIM_DISABLE
(
htim
);

2216  
HAL_OK
;

2217 
	}
}

2250 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
)

2252 
ušt32_t
 
tmpsmü
 = 0U;

2253 
ušt32_t
 
tmpccmr1
 = 0U;

2254 
ušt32_t
 
tmpcûr
 = 0U;

2257 if(
htim
 =ð
NULL
)

2259  
HAL_ERROR
;

2263 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2264 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

2265 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

2266 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

2267 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
sCÚfig
->
Encod”Mode
));

2268 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC1S–eùiÚ
));

2269 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC2S–eùiÚ
));

2270 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

2271 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC2PÞ¬™y
));

2272 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

2273 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC2P»sÿËr
));

2274 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

2275 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC2Fž‹r
));

2277 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2280 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2283 
	`HAL_TIM_Encod”_M¥In™
(
htim
);

2287 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2290 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

2293 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2296 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

2299 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

2302 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

2305 
tmpsmü
 |ð
sCÚfig
->
Encod”Mode
;

2308 
tmpccmr1
 &ð~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_CC2S
);

2309 
tmpccmr1
 |ð(
sCÚfig
->
IC1S–eùiÚ
 | (sCÚfig->
IC2S–eùiÚ
 << 8U));

2312 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_IC2PSC
);

2313 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC2F
);

2314 
tmpccmr1
 |ð
sCÚfig
->
IC1P»sÿËr
 | (sCÚfig->
IC2P»sÿËr
 << 8U);

2315 
tmpccmr1
 |ð(
sCÚfig
->
IC1Fž‹r
 << 4Uè| (sCÚfig->
IC2Fž‹r
 << 12U);

2318 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC2P
);

2319 
tmpcûr
 &ð~(
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2NP
);

2320 
tmpcûr
 |ð
sCÚfig
->
IC1PÞ¬™y
 | (sCÚfig->
IC2PÞ¬™y
 << 4U);

2323 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

2326 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

2329 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

2332 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2334  
HAL_OK
;

2335 
	}
}

2343 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2346 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2348 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2351 
	`__HAL_TIM_DISABLE
(
htim
);

2354 
	`HAL_TIM_Encod”_M¥DeIn™
(
htim
);

2357 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2360 
	`__HAL_UNLOCK
(
htim
);

2362  
HAL_OK
;

2363 
	}
}

2370 
__w—k
 
	$HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2373 
	`UNUSED
(
htim
);

2377 
	}
}

2384 
__w—k
 
	$HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2387 
	`UNUSED
(
htim
);

2391 
	}
}

2403 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2406 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2409 
ChªÃl
)

2411 
TIM_CHANNEL_1
:

2413 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2416 
TIM_CHANNEL_2
:

2418 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2423 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2424 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2429 
	`__HAL_TIM_ENABLE
(
htim
);

2432  
HAL_OK
;

2433 
	}
}

2445 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2448 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2452 
ChªÃl
)

2454 
TIM_CHANNEL_1
:

2456 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2459 
TIM_CHANNEL_2
:

2461 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2466 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2467 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2473 
	`__HAL_TIM_DISABLE
(
htim
);

2476  
HAL_OK
;

2477 
	}
}

2489 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2492 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2496 
ChªÃl
)

2498 
TIM_CHANNEL_1
:

2500 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2501 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2504 
TIM_CHANNEL_2
:

2506 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2507 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2512 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2513 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2514 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2515 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2521 
	`__HAL_TIM_ENABLE
(
htim
);

2524  
HAL_OK
;

2525 
	}
}

2537 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2540 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2544 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2546 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2549 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2551 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2553 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2556 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2560 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2561 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2564 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2565 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2569 
	`__HAL_TIM_DISABLE
(
htim
);

2572 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2575  
HAL_OK
;

2576 
	}
}

2591 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
)

2594 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2596 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2598  
HAL_BUSY
;

2600 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2602 if((((
pD©a1
 =ð0Uè|| (
pD©a2
 =ð0Uè)è&& (
L’gth
 > 0U))

2604  
HAL_ERROR
;

2608 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2612 
ChªÃl
)

2614 
TIM_CHANNEL_1
:

2617 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2620 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2623 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_ˆ)
pD©a1
, 
L’gth
);

2626 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2629 
	`__HAL_TIM_ENABLE
(
htim
);

2632 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2636 
TIM_CHANNEL_2
:

2639 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2642 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

2644 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2647 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2650 
	`__HAL_TIM_ENABLE
(
htim
);

2653 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2657 
TIM_CHANNEL_ALL
:

2660 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2663 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2666 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
);

2669 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2672 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2675 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2678 
	`__HAL_TIM_ENABLE
(
htim
);

2681 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2682 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2685 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2687 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2695  
HAL_OK
;

2696 
	}
}

2708 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2711 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2715 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2717 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2720 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2722 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2724 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2727 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2731 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2732 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2735 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2736 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2740 
	`__HAL_TIM_DISABLE
(
htim
);

2743 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2746  
HAL_OK
;

2747 
	}
}

2770 
	$HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
)

2773 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC1
è!ð
RESET
)

2775 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC1
è!=
RESET
)

2778 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC1
);

2779 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

2782 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC1S
) != 0x00U)

2784 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2789 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2790 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2792 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2797 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC2
è!ð
RESET
)

2799 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC2
è!=
RESET
)

2801 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC2
);

2802 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

2804 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC2S
) != 0x00U)

2806 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2811 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2812 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2814 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2818 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC3
è!ð
RESET
)

2820 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC3
è!=
RESET
)

2822 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC3
);

2823 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

2825 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC3S
) != 0x00U)

2827 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2832 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2833 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2835 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2839 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC4
è!ð
RESET
)

2841 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC4
è!=
RESET
)

2843 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC4
);

2844 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

2846 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC4S
) != 0x00U)

2848 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2853 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2854 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2856 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2860 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_UPDATE
è!ð
RESET
)

2862 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_UPDATE
è!=
RESET
)

2864 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_UPDATE
);

2865 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

2869 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_BREAK
è!ð
RESET
)

2871 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_BREAK
è!=
RESET
)

2873 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_BREAK
);

2874 
	`HAL_TIMEx_B»akC®lback
(
htim
);

2878 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_TRIGGER
è!ð
RESET
)

2880 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_TRIGGER
è!=
RESET
)

2882 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_TRIGGER
);

2883 
	`HAL_TIM_Trigg”C®lback
(
htim
);

2887 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_COM
è!ð
RESET
)

2889 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_COM
è!=
RESET
)

2891 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_FLAG_COM
);

2892 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

2895 
	}
}

2933 
HAL_StusTy³Def
 
	$HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2936 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

2937 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
sCÚfig
->
OCMode
));

2938 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

2941 
	`__HAL_LOCK
(
htim
);

2943 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2945 
ChªÃl
)

2947 
TIM_CHANNEL_1
:

2949 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

2951 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2955 
TIM_CHANNEL_2
:

2957 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2959 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2963 
TIM_CHANNEL_3
:

2965 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

2967 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2971 
TIM_CHANNEL_4
:

2973 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

2975 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2982 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2984 
	`__HAL_UNLOCK
(
htim
);

2986  
HAL_OK
;

2987 
	}
}

3002 
HAL_StusTy³Def
 
	$HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3005 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3006 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
ICPÞ¬™y
));

3007 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
ICS–eùiÚ
));

3008 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
ICP»sÿËr
));

3009 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
ICFž‹r
));

3011 
	`__HAL_LOCK
(
htim
);

3013 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3015 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

3018 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
,

3019 
sCÚfig
->
ICPÞ¬™y
,

3020 
sCÚfig
->
ICS–eùiÚ
,

3021 
sCÚfig
->
ICFž‹r
);

3024 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3027 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
ICP»sÿËr
;

3029 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

3032 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3034 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
,

3035 
sCÚfig
->
ICPÞ¬™y
,

3036 
sCÚfig
->
ICS–eùiÚ
,

3037 
sCÚfig
->
ICFž‹r
);

3040 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3043 
htim
->
In¡ªû
->
CCMR1
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3045 ià(
ChªÃl
 =ð
TIM_CHANNEL_3
)

3048 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3050 
	`TIM_TI3_S‘CÚfig
(
htim
->
In¡ªû
,

3051 
sCÚfig
->
ICPÞ¬™y
,

3052 
sCÚfig
->
ICS–eùiÚ
,

3053 
sCÚfig
->
ICFž‹r
);

3056 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
;

3059 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
ICP»sÿËr
;

3064 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3066 
	`TIM_TI4_S‘CÚfig
(
htim
->
In¡ªû
,

3067 
sCÚfig
->
ICPÞ¬™y
,

3068 
sCÚfig
->
ICS–eùiÚ
,

3069 
sCÚfig
->
ICFž‹r
);

3072 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
;

3075 
htim
->
In¡ªû
->
CCMR2
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3078 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3080 
	`__HAL_UNLOCK
(
htim
);

3082  
HAL_OK
;

3083 
	}
}

3098 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3100 
	`__HAL_LOCK
(
htim
);

3103 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3104 
	`as£¹_·¿m
(
	`IS_TIM_PWM_MODE
(
sCÚfig
->
OCMode
));

3105 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

3106 
	`as£¹_·¿m
(
	`IS_TIM_FAST_STATE
(
sCÚfig
->
OCFa¡Mode
));

3108 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3110 
ChªÃl
)

3112 
TIM_CHANNEL_1
:

3114 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3116 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3119 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
;

3122 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1FE
;

3123 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
;

3127 
TIM_CHANNEL_2
:

3129 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3131 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3134 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
;

3137 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2FE
;

3138 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
 << 8;

3142 
TIM_CHANNEL_3
:

3144 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3146 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3149 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
;

3152 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3FE
;

3153 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
;

3157 
TIM_CHANNEL_4
:

3159 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3161 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3164 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
;

3167 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4FE
;

3168 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
 << 8;

3176 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3178 
	`__HAL_UNLOCK
(
htim
);

3180  
HAL_OK
;

3181 
	}
}

3198 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
)

3200 
TIM_OC_In™Ty³Def
 
‹mp1
;

3203 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
OuutChªÃl
));

3204 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
IÅutChªÃl
));

3206 if(
OuutChªÃl
 !ð
IÅutChªÃl
)

3208 
	`__HAL_LOCK
(
htim
);

3210 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3213 
‹mp1
.
OCMode
 = 
sCÚfig
->OCMode;

3214 
‹mp1
.
Pul£
 = 
sCÚfig
->Pulse;

3215 
‹mp1
.
OCPÞ¬™y
 = 
sCÚfig
->OCPolarity;

3216 
‹mp1
.
OCNPÞ¬™y
 = 
sCÚfig
->OCNPolarity;

3217 
‹mp1
.
OCIdËS‹
 = 
sCÚfig
->OCIdleState;

3218 
‹mp1
.
OCNIdËS‹
 = 
sCÚfig
->OCNIdleState;

3220 
OuutChªÃl
)

3222 
TIM_CHANNEL_1
:

3224 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3226 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3229 
TIM_CHANNEL_2
:

3231 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3233 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3239 
IÅutChªÃl
)

3241 
TIM_CHANNEL_1
:

3243 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3245 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3246 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3249 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3252 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3253 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1FP1
;

3256 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3257 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3260 
TIM_CHANNEL_2
:

3262 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3264 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3265 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3268 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3271 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3272 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI2FP2
;

3275 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3276 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3284 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3286 
	`__HAL_UNLOCK
(
htim
);

3288  
HAL_OK
;

3292  
HAL_ERROR
;

3294 
	}
}

3334 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3335 
ušt32_t
* 
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3338 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3339 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3340 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3341 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3343 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3345  
HAL_BUSY
;

3347 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3349 if((
Bur¡Bufãr
 =ð0Uè&& (
Bur¡L’gth
 > 0U))

3351  
HAL_ERROR
;

3355 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3358 
Bur¡Reque¡Src
)

3360 
TIM_DMA_UPDATE
:

3363 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3366 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3369 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3372 
TIM_DMA_CC1
:

3375 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3378 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3381 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3384 
TIM_DMA_CC2
:

3387 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3390 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3393 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3396 
TIM_DMA_CC3
:

3399 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3402 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3405 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3408 
TIM_DMA_CC4
:

3411 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3414 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3417 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3420 
TIM_DMA_COM
:

3423 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3426 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3429 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3432 
TIM_DMA_TRIGGER
:

3435 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3438 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3441 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3448 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3451 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3453 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3456  
HAL_OK
;

3457 
	}
}

3465 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3468 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3471 
Bur¡Reque¡Src
)

3473 
TIM_DMA_UPDATE
:

3475 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3478 
TIM_DMA_CC1
:

3480 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3483 
TIM_DMA_CC2
:

3485 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3488 
TIM_DMA_CC3
:

3490 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3493 
TIM_DMA_CC4
:

3495 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3498 
TIM_DMA_COM
:

3500 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3503 
TIM_DMA_TRIGGER
:

3505 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3513 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3516  
HAL_OK
;

3517 
	}
}

3557 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3558 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3561 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3562 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3563 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3564 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3566 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3568  
HAL_BUSY
;

3570 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3572 if((
Bur¡Bufãr
 =ð0Uè&& (
Bur¡L’gth
 > 0U))

3574  
HAL_ERROR
;

3578 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3581 
Bur¡Reque¡Src
)

3583 
TIM_DMA_UPDATE
:

3586 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3589 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3592 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3595 
TIM_DMA_CC1
:

3598 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3601 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3604 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3607 
TIM_DMA_CC2
:

3610 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3613 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3616 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3619 
TIM_DMA_CC3
:

3622 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3625 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3628 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3631 
TIM_DMA_CC4
:

3634 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3637 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3640 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3643 
TIM_DMA_COM
:

3646 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3649 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3652 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3655 
TIM_DMA_TRIGGER
:

3658 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3661 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3664 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3672 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3675 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3677 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3680  
HAL_OK
;

3681 
	}
}

3689 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3692 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3695 
Bur¡Reque¡Src
)

3697 
TIM_DMA_UPDATE
:

3699 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3702 
TIM_DMA_CC1
:

3704 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3707 
TIM_DMA_CC2
:

3709 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3712 
TIM_DMA_CC3
:

3714 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3717 
TIM_DMA_CC4
:

3719 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3722 
TIM_DMA_COM
:

3724 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3727 
TIM_DMA_TRIGGER
:

3729 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3737 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3740  
HAL_OK
;

3741 
	}
}

3761 
HAL_StusTy³Def
 
	$HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
)

3764 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3765 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
Ev’tSourû
));

3768 
	`__HAL_LOCK
(
htim
);

3771 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3774 
htim
->
In¡ªû
->
EGR
 = 
Ev’tSourû
;

3777 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3779 
	`__HAL_UNLOCK
(
htim
);

3782  
HAL_OK
;

3783 
	}
}

3798 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
)

3800 
ušt32_t
 
tmpsmü
 = 0U;

3803 
	`as£¹_·¿m
(
	`IS_TIM_OCXREF_CLEAR_INSTANCE
(
htim
->
In¡ªû
));

3804 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

3805 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

3806 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

3807 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

3810 
	`__HAL_LOCK
(
htim
);

3812 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3814 
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
)

3816 
TIM_CLEARINPUTSOURCE_NONE
:

3820 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3823 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3827 
TIM_CLEARINPUTSOURCE_ETR
:

3829 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3830 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

3831 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

3832 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

3840 
ChªÃl
)

3842 
TIM_CHANNEL_1
:

3844 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3847 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1CE
;

3852 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1CE
;

3856 
TIM_CHANNEL_2
:

3858 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3859 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3862 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2CE
;

3867 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2CE
;

3871 
TIM_CHANNEL_3
:

3873 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3874 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3877 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3CE
;

3882 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3CE
;

3886 
TIM_CHANNEL_4
:

3888 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3889 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3892 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4CE
;

3897 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4CE
;

3905 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3907 
	`__HAL_UNLOCK
(
htim
);

3909  
HAL_OK
;

3910 
	}
}

3919 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
)

3921 
ušt32_t
 
tmpsmü
 = 0U;

3924 
	`__HAL_LOCK
(
htim
);

3926 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3929 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE
(
sClockSourûCÚfig
->
ClockSourû
));

3932 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3933 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3934 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3935 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3937 
sClockSourûCÚfig
->
ClockSourû
)

3939 
TIM_CLOCKSOURCE_INTERNAL
:

3941 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3943 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3947 
TIM_CLOCKSOURCE_ETRMODE1
:

3950 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
htim
->
In¡ªû
));

3953 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3954 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3955 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3958 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3959 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3960 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3961 
sClockSourûCÚfig
->
ClockFž‹r
);

3963 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3965 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3967 
tmpsmü
 |ð(
TIM_SLAVEMODE_EXTERNAL1
 | 
TIM_CLOCKSOURCE_ETRMODE1
);

3969 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3973 
TIM_CLOCKSOURCE_ETRMODE2
:

3976 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
htim
->
In¡ªû
));

3979 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3980 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3981 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3984 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3985 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3986 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3987 
sClockSourûCÚfig
->
ClockFž‹r
);

3989 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_ECE
;

3993 
TIM_CLOCKSOURCE_TI1
:

3996 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

3999 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4000 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4002 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4003 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4004 
sClockSourûCÚfig
->
ClockFž‹r
);

4005 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1
);

4008 
TIM_CLOCKSOURCE_TI2
:

4011 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4014 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4015 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4017 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4018 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4019 
sClockSourûCÚfig
->
ClockFž‹r
);

4020 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI2
);

4023 
TIM_CLOCKSOURCE_TI1ED
:

4026 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4029 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4030 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4032 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4033 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4034 
sClockSourûCÚfig
->
ClockFž‹r
);

4035 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1ED
);

4038 
TIM_CLOCKSOURCE_ITR0
:

4041 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4043 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR0
);

4046 
TIM_CLOCKSOURCE_ITR1
:

4049 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4051 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR1
);

4054 
TIM_CLOCKSOURCE_ITR2
:

4057 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4059 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR2
);

4062 
TIM_CLOCKSOURCE_ITR3
:

4065 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4067 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR3
);

4074 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4076 
	`__HAL_UNLOCK
(
htim
);

4078  
HAL_OK
;

4079 
	}
}

4093 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
)

4095 
ušt32_t
 
tmpü2
 = 0U;

4098 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

4099 
	`as£¹_·¿m
(
	`IS_TIM_TI1SELECTION
(
TI1_S–eùiÚ
));

4102 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

4105 
tmpü2
 &ð~
TIM_CR2_TI1S
;

4108 
tmpü2
 |ð
TI1_S–eùiÚ
;

4111 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

4113  
HAL_OK
;

4114 
	}
}

4125 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4128 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4129 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4130 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4132 
	`__HAL_LOCK
(
htim
);

4134 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4136 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4139 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4142 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4144 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4146 
	`__HAL_UNLOCK
(
htim
);

4148  
HAL_OK
;

4149 
	}
}

4160 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
,

4161 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4164 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4165 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4166 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4168 
	`__HAL_LOCK
(
htim
);

4170 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4172 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4175 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4178 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4180 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4182 
	`__HAL_UNLOCK
(
htim
);

4184  
HAL_OK
;

4185 
	}
}

4198 
ušt32_t
 
	$HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

4200 
ušt32_t
 
tm´eg
 = 0U;

4202 
	`__HAL_LOCK
(
htim
);

4204 
ChªÃl
)

4206 
TIM_CHANNEL_1
:

4209 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4212 
tm´eg
 = 
htim
->
In¡ªû
->
CCR1
;

4216 
TIM_CHANNEL_2
:

4219 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4222 
tm´eg
 = 
htim
->
In¡ªû
->
CCR2
;

4227 
TIM_CHANNEL_3
:

4230 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

4233 
tm´eg
 = 
htim
->
In¡ªû
->
CCR3
;

4238 
TIM_CHANNEL_4
:

4241 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

4244 
tm´eg
 = 
htim
->
In¡ªû
->
CCR4
;

4253 
	`__HAL_UNLOCK
(
htim
);

4254  
tm´eg
;

4255 
	}
}

4285 
__w—k
 
	$__HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4288 
	`UNUSED
(
htim
);

4293 
	}
}

4299 
__w—k
 
	$HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4302 
	`UNUSED
(
htim
);

4306 
	}
}

4312 
__w—k
 
	$HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4315 
	`UNUSED
(
htim
);

4319 
	}
}

4326 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4329 
	`UNUSED
(
htim
);

4333 
	}
}

4340 
__w—k
 
	$HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4343 
	`UNUSED
(
htim
);

4347 
	}
}

4354 
__w—k
 
	$HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4357 
	`UNUSED
(
htim
);

4361 
	}
}

4387 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4389  
htim
->
S‹
;

4390 
	}
}

4397 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4399  
htim
->
S‹
;

4400 
	}
}

4407 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4409  
htim
->
S‹
;

4410 
	}
}

4417 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4419  
htim
->
S‹
;

4420 
	}
}

4427 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4429  
htim
->
S‹
;

4430 
	}
}

4437 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4439  
htim
->
S‹
;

4440 
	}
}

4459 
	$TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4461 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4463 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4465 
	`HAL_TIM_E¼ÜC®lback
(
htim
);

4466 
	}
}

4473 
	$TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4475 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4477 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4479 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4481 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4483 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4485 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4487 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4489 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4491 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4493 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4496 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

4498 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4499 
	}
}

4505 
	$TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4507 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4509 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4511 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4513 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4515 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4517 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4519 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4521 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4523 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4525 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4528 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

4530 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4531 
	}
}

4538 
	$TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4540 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4542 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4544 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

4545 
	}
}

4552 
	$TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4554 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4556 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4558 
	`HAL_TIM_Trigg”C®lback
(
htim
);

4559 
	}
}

4567 
	$TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
)

4569 
ušt32_t
 
tmpü1
 = 0U;

4570 
tmpü1
 = 
TIMx
->
CR1
;

4573 ià(
	`IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
TIMx
))

4576 
tmpü1
 &ð~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

4577 
tmpü1
 |ð
SŒuùu»
->
CouÁ”Mode
;

4580 if(
	`IS_TIM_CLOCK_DIVISION_INSTANCE
(
TIMx
))

4583 
tmpü1
 &ð~
TIM_CR1_CKD
;

4584 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
ClockDivisiÚ
;

4588 
tmpü1
 &ð~
TIM_CR1_ARPE
;

4589 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
AutoR–ßdP»lßd
;

4591 
TIMx
->
CR1
 = 
tmpü1
;

4594 
TIMx
->
ARR
 = (
ušt32_t
)
SŒuùu»
->
P”iod
 ;

4597 
TIMx
->
PSC
 = (
ušt32_t
)
SŒuùu»
->
P»sÿËr
;

4599 ià(
	`IS_TIM_REPETITION_COUNTER_INSTANCE
(
TIMx
))

4602 
TIMx
->
RCR
 = 
SŒuùu»
->
R•‘™iÚCouÁ”
;

4607 
TIMx
->
EGR
 = 
TIM_EGR_UG
;

4608 
	}
}

4616 
	$TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4618 
ušt32_t
 
tmpccmrx
 = 0U;

4619 
ušt32_t
 
tmpcûr
 = 0U;

4620 
ušt32_t
 
tmpü2
 = 0U;

4623 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4626 
tmpcûr
 = 
TIMx
->
CCER
;

4628 
tmpü2
 = 
TIMx
->
CR2
;

4631 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4634 
tmpccmrx
 &ð~
TIM_CCMR1_OC1M
;

4635 
tmpccmrx
 &ð~
TIM_CCMR1_CC1S
;

4637 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4640 
tmpcûr
 &ð~
TIM_CCER_CC1P
;

4642 
tmpcûr
 |ð
OC_CÚfig
->
OCPÞ¬™y
;

4644 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_1
))

4647 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4650 
tmpcûr
 &ð~
TIM_CCER_CC1NP
;

4652 
tmpcûr
 |ð
OC_CÚfig
->
OCNPÞ¬™y
;

4654 
tmpcûr
 &ð~
TIM_CCER_CC1NE
;

4657 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4660 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4661 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4664 
tmpü2
 &ð~
TIM_CR2_OIS1
;

4665 
tmpü2
 &ð~
TIM_CR2_OIS1N
;

4667 
tmpü2
 |ð
OC_CÚfig
->
OCIdËS‹
;

4669 
tmpü2
 |ð
OC_CÚfig
->
OCNIdËS‹
;

4672 
TIMx
->
CR2
 = 
tmpü2
;

4675 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4678 
TIMx
->
CCR1
 = 
OC_CÚfig
->
Pul£
;

4681 
TIMx
->
CCER
 = 
tmpcûr
;

4682 
	}
}

4690 
	$TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4692 
ušt32_t
 
tmpccmrx
 = 0U;

4693 
ušt32_t
 
tmpcûr
 = 0U;

4694 
ušt32_t
 
tmpü2
 = 0U;

4697 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4700 
tmpcûr
 = 
TIMx
->
CCER
;

4702 
tmpü2
 = 
TIMx
->
CR2
;

4705 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4708 
tmpccmrx
 &ð~
TIM_CCMR1_OC2M
;

4709 
tmpccmrx
 &ð~
TIM_CCMR1_CC2S
;

4712 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4715 
tmpcûr
 &ð~
TIM_CCER_CC2P
;

4717 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 4U);

4719 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_2
))

4721 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4724 
tmpcûr
 &ð~
TIM_CCER_CC2NP
;

4726 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 4U);

4728 
tmpcûr
 &ð~
TIM_CCER_CC2NE
;

4732 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4735 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4736 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4739 
tmpü2
 &ð~
TIM_CR2_OIS2
;

4740 
tmpü2
 &ð~
TIM_CR2_OIS2N
;

4742 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 2);

4744 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 2);

4748 
TIMx
->
CR2
 = 
tmpü2
;

4751 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4754 
TIMx
->
CCR2
 = 
OC_CÚfig
->
Pul£
;

4757 
TIMx
->
CCER
 = 
tmpcûr
;

4758 
	}
}

4766 
	$TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4768 
ušt32_t
 
tmpccmrx
 = 0U;

4769 
ušt32_t
 
tmpcûr
 = 0U;

4770 
ušt32_t
 
tmpü2
 = 0U;

4773 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

4776 
tmpcûr
 = 
TIMx
->
CCER
;

4778 
tmpü2
 = 
TIMx
->
CR2
;

4781 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4784 
tmpccmrx
 &ð~
TIM_CCMR2_OC3M
;

4785 
tmpccmrx
 &ð~
TIM_CCMR2_CC3S
;

4787 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4790 
tmpcûr
 &ð~
TIM_CCER_CC3P
;

4792 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 8U);

4794 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_3
))

4796 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4799 
tmpcûr
 &ð~
TIM_CCER_CC3NP
;

4801 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 8U);

4803 
tmpcûr
 &ð~
TIM_CCER_CC3NE
;

4806 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4809 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4810 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4813 
tmpü2
 &ð~
TIM_CR2_OIS3
;

4814 
tmpü2
 &ð~
TIM_CR2_OIS3N
;

4816 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 4U);

4818 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 4U);

4822 
TIMx
->
CR2
 = 
tmpü2
;

4825 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4828 
TIMx
->
CCR3
 = 
OC_CÚfig
->
Pul£
;

4831 
TIMx
->
CCER
 = 
tmpcûr
;

4832 
	}
}

4840 
	$TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4842 
ušt32_t
 
tmpccmrx
 = 0U;

4843 
ušt32_t
 
tmpcûr
 = 0U;

4844 
ušt32_t
 
tmpü2
 = 0U;

4847 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

4850 
tmpcûr
 = 
TIMx
->
CCER
;

4852 
tmpü2
 = 
TIMx
->
CR2
;

4855 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4858 
tmpccmrx
 &ð~
TIM_CCMR2_OC4M
;

4859 
tmpccmrx
 &ð~
TIM_CCMR2_CC4S
;

4862 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4865 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

4867 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 12U);

4869 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4871 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4874 
tmpü2
 &ð~
TIM_CR2_OIS4
;

4876 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 6);

4880 
TIMx
->
CR2
 = 
tmpü2
;

4883 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4886 
TIMx
->
CCR4
 = 
OC_CÚfig
->
Pul£
;

4889 
TIMx
->
CCER
 = 
tmpcûr
;

4890 
	}
}

4900 
	$TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

4901 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4903 
ušt32_t
 
tmpsmü
 = 0U;

4904 
ušt32_t
 
tmpccmr1
 = 0U;

4905 
ušt32_t
 
tmpcûr
 = 0U;

4908 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4911 
tmpsmü
 &ð~
TIM_SMCR_TS
;

4913 
tmpsmü
 |ð
sSÏveCÚfig
->
IÅutTrigg”
;

4916 
tmpsmü
 &ð~
TIM_SMCR_SMS
;

4918 
tmpsmü
 |ð
sSÏveCÚfig
->
SÏveMode
;

4921 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4924 
sSÏveCÚfig
->
IÅutTrigg”
)

4926 
TIM_TS_ETRF
:

4929 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
htim
->
In¡ªû
));

4930 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPRESCALER
(
sSÏveCÚfig
->
Trigg”P»sÿËr
));

4931 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4932 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4934 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4935 
sSÏveCÚfig
->
Trigg”P»sÿËr
,

4936 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

4937 
sSÏveCÚfig
->
Trigg”Fž‹r
);

4941 
TIM_TS_TI1F_ED
:

4944 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4945 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4948 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

4949 
htim
->
In¡ªû
->
CCER
 &ð~
TIM_CCER_CC1E
;

4950 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

4953 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

4954 
tmpccmr1
 |ð((
sSÏveCÚfig
->
Trigg”Fž‹r
) << 4U);

4957 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

4958 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

4963 
TIM_TS_TI1FP1
:

4966 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4967 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4968 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4971 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4972 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

4973 
sSÏveCÚfig
->
Trigg”Fž‹r
);

4977 
TIM_TS_TI2FP2
:

4980 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4981 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4982 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4985 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4986 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

4987 
sSÏveCÚfig
->
Trigg”Fž‹r
);

4991 
TIM_TS_ITR0
:

4994 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4998 
TIM_TS_ITR1
:

5001 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5005 
TIM_TS_ITR2
:

5008 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5012 
TIM_TS_ITR3
:

5015 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5022 
	}
}

5043 
	$TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5044 
ušt32_t
 
TIM_ICFž‹r
)

5046 
ušt32_t
 
tmpccmr1
 = 0U;

5047 
ušt32_t
 
tmpcûr
 = 0U;

5050 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5051 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5052 
tmpcûr
 = 
TIMx
->
CCER
;

5055 if(
	`IS_TIM_CC2_INSTANCE
(
TIMx
è!ð
RESET
)

5057 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

5058 
tmpccmr1
 |ð
TIM_ICS–eùiÚ
;

5062 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
;

5066 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5067 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR1_IC1F
);

5070 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5071 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 & (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

5074 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5075 
TIMx
->
CCER
 = 
tmpcûr
;

5076 
	}
}

5089 
	$TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5091 
ušt32_t
 
tmpccmr1
 = 0U;

5092 
ušt32_t
 
tmpcûr
 = 0U;

5095 
tmpcûr
 = 
TIMx
->
CCER
;

5096 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5097 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5100 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5101 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 4U);

5104 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5105 
tmpcûr
 |ð
TIM_ICPÞ¬™y
;

5108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5109 
TIMx
->
CCER
 = 
tmpcûr
;

5110 
	}
}

5131 
	$TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5132 
ušt32_t
 
TIM_ICFž‹r
)

5134 
ušt32_t
 
tmpccmr1
 = 0U;

5135 
ušt32_t
 
tmpcûr
 = 0U;

5138 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5139 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5140 
tmpcûr
 = 
TIMx
->
CCER
;

5143 
tmpccmr1
 &ð~
TIM_CCMR1_CC2S
;

5144 
tmpccmr1
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5147 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5148 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR1_IC2F
);

5151 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5152 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 4Uè& (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

5155 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5156 
TIMx
->
CCER
 = 
tmpcûr
;

5157 
	}
}

5170 
	$TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5172 
ušt32_t
 
tmpccmr1
 = 0U;

5173 
ušt32_t
 
tmpcûr
 = 0U;

5176 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5177 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5178 
tmpcûr
 = 
TIMx
->
CCER
;

5181 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5182 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 12U);

5185 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5186 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 << 4U);

5189 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5190 
TIMx
->
CCER
 = 
tmpcûr
;

5191 
	}
}

5212 
	$TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5213 
ušt32_t
 
TIM_ICFž‹r
)

5215 
ušt32_t
 
tmpccmr2
 = 0U;

5216 
ušt32_t
 
tmpcûr
 = 0U;

5219 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

5220 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5221 
tmpcûr
 = 
TIMx
->
CCER
;

5224 
tmpccmr2
 &ð~
TIM_CCMR2_CC3S
;

5225 
tmpccmr2
 |ð
TIM_ICS–eùiÚ
;

5228 
tmpccmr2
 &ð~
TIM_CCMR2_IC3F
;

5229 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR2_IC3F
);

5232 
tmpcûr
 &ð~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

5233 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 8Uè& (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

5236 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5237 
TIMx
->
CCER
 = 
tmpcûr
;

5238 
	}
}

5259 
	$TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5260 
ušt32_t
 
TIM_ICFž‹r
)

5262 
ušt32_t
 
tmpccmr2
 = 0U;

5263 
ušt32_t
 
tmpcûr
 = 0U;

5266 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

5267 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5268 
tmpcûr
 = 
TIMx
->
CCER
;

5271 
tmpccmr2
 &ð~
TIM_CCMR2_CC4S
;

5272 
tmpccmr2
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5275 
tmpccmr2
 &ð~
TIM_CCMR2_IC4F
;

5276 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR2_IC4F
);

5279 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

5280 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 12Uè& 
TIM_CCER_CC4P
);

5283 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5284 
TIMx
->
CCER
 = 
tmpcûr
 ;

5285 
	}
}

5302 
	$TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt16_t
 
IÅutTrigg”Sourû
)

5304 
ušt32_t
 
tmpsmü
 = 0U;

5307 
tmpsmü
 = 
TIMx
->
SMCR
;

5309 
tmpsmü
 &ð~
TIM_SMCR_TS
;

5311 
tmpsmü
 |ð
IÅutTrigg”Sourû
 | 
TIM_SLAVEMODE_EXTERNAL1
;

5313 
TIMx
->
SMCR
 = 
tmpsmü
;

5314 
	}
}

5332 
	$TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

5333 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
)

5335 
ušt32_t
 
tmpsmü
 = 0U;

5337 
tmpsmü
 = 
TIMx
->
SMCR
;

5340 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

5343 
tmpsmü
 |ð(
ušt32_t
)(
TIM_ExtTRGP»sÿËr
 | (
TIM_ExtTRGPÞ¬™y
 | (
ExtTRGFž‹r
 << 8U)));

5346 
TIMx
->
SMCR
 = 
tmpsmü
;

5347 
	}
}

5362 
	$TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
)

5364 
ušt32_t
 
tmp
 = 0U;

5367 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

5368 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

5370 
tmp
 = 
TIM_CCER_CC1E
 << 
ChªÃl
;

5373 
TIMx
->
CCER
 &ð~
tmp
;

5376 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlS‹
 << 
ChªÃl
);

5377 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c

98 
	~"¡m32f1xx_h®.h
"

109 #ifdeà
HAL_TIM_MODULE_ENABLED


117 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

118 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

119 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

123 
	`TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
);

165 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
)

167 
TIM_OC_In™Ty³Def
 
OC_CÚfig
;

170 if(
htim
 =ð
NULL
)

172  
HAL_ERROR
;

175 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

176 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

177 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

178 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

179 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

180 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

181 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

183 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

186 
htim
->
Lock
 = 
HAL_UNLOCKED
;

189 
	`HAL_TIMEx_H®lS’sÜ_M¥In™
(
htim
);

193 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

196 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

199 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
IC1PÞ¬™y
, 
TIM_ICSELECTION_TRC
, sCÚfig->
IC1Fž‹r
);

202 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

204 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
IC1P»sÿËr
;

207 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_TI1S
;

210 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

211 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1F_ED
;

214 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

215 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_RESET
;

218 
OC_CÚfig
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

219 
OC_CÚfig
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

220 
OC_CÚfig
.
OCMode
 = 
TIM_OCMODE_PWM2
;

221 
OC_CÚfig
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

222 
OC_CÚfig
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

223 
OC_CÚfig
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

224 
OC_CÚfig
.
Pul£
 = 
sCÚfig
->
CommutiÚ_D–ay
;

226 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
OC_CÚfig
);

230 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

231 
htim
->
In¡ªû
->
CR2
 |ð
TIM_TRGO_OC2REF
;

234 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

236  
HAL_OK
;

237 
	}
}

244 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

247 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

249 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

252 
	`__HAL_TIM_DISABLE
(
htim
);

255 
	`HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
htim
);

258 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

261 
	`__HAL_UNLOCK
(
htim
);

263  
HAL_OK
;

264 
	}
}

271 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

274 
	`UNUSED
(
htim
);

278 
	}
}

285 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

288 
	`UNUSED
(
htim
);

292 
	}
}

299 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
)

302 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

306 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

309 
	`__HAL_TIM_ENABLE
(
htim
);

312  
HAL_OK
;

313 
	}
}

320 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

323 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

327 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

330 
	`__HAL_TIM_DISABLE
(
htim
);

333  
HAL_OK
;

334 
	}
}

341 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

344 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

347 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

351 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

354 
	`__HAL_TIM_ENABLE
(
htim
);

357  
HAL_OK
;

358 
	}
}

365 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

368 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

372 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

375 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

378 
	`__HAL_TIM_DISABLE
(
htim
);

381  
HAL_OK
;

382 
	}
}

391 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

394 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

396 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

398  
HAL_BUSY
;

400 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

402 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

404  
HAL_ERROR
;

408 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

413 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

416 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

418 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

421 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

424 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

427 
	`__HAL_TIM_ENABLE
(
htim
);

430  
HAL_OK
;

431 
	}
}

438 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

441 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

445 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

449 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

452 
	`__HAL_TIM_DISABLE
(
htim
);

455  
HAL_OK
;

456 
	}
}

462 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

463 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

464 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

497 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

500 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

503 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

506 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

509 
	`__HAL_TIM_ENABLE
(
htim
);

512  
HAL_OK
;

513 
	}
}

526 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

529 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

532 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

535 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

538 
	`__HAL_TIM_DISABLE
(
htim
);

541  
HAL_OK
;

542 
	}
}

555 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

558 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

560 
ChªÃl
)

562 
TIM_CHANNEL_1
:

565 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

569 
TIM_CHANNEL_2
:

572 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

576 
TIM_CHANNEL_3
:

579 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

588 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

591 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

594 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

597 
	`__HAL_TIM_ENABLE
(
htim
);

600  
HAL_OK
;

601 
	}
}

614 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

616 
ušt32_t
 
tmpcûr
 = 0U;

619 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

621 
ChªÃl
)

623 
TIM_CHANNEL_1
:

626 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

630 
TIM_CHANNEL_2
:

633 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

637 
TIM_CHANNEL_3
:

640 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

649 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

652 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

653 ià((
tmpcûr
 & (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

655 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

659 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

662 
	`__HAL_TIM_DISABLE
(
htim
);

665  
HAL_OK
;

666 
	}
}

681 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

684 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

686 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

688  
HAL_BUSY
;

690 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

692 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

694  
HAL_ERROR
;

698 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

701 
ChªÃl
)

703 
TIM_CHANNEL_1
:

706 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

709 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

712 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

715 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

719 
TIM_CHANNEL_2
:

722 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

725 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

728 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

731 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

735 
TIM_CHANNEL_3
:

738 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

741 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

744 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

747 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

756 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

759 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

762 
	`__HAL_TIM_ENABLE
(
htim
);

765  
HAL_OK
;

766 
	}
}

779 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

782 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

784 
ChªÃl
)

786 
TIM_CHANNEL_1
:

789 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

793 
TIM_CHANNEL_2
:

796 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

800 
TIM_CHANNEL_3
:

803 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

812 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

815 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

818 
	`__HAL_TIM_DISABLE
(
htim
);

821 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

824  
HAL_OK
;

825 
	}
}

871 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

874 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

877 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

880 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

883 
	`__HAL_TIM_ENABLE
(
htim
);

886  
HAL_OK
;

887 
	}
}

899 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

902 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

905 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

908 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

911 
	`__HAL_TIM_DISABLE
(
htim
);

914  
HAL_OK
;

915 
	}
}

928 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

931 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

933 
ChªÃl
)

935 
TIM_CHANNEL_1
:

938 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

942 
TIM_CHANNEL_2
:

945 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

949 
TIM_CHANNEL_3
:

952 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

961 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

964 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

967 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

970 
	`__HAL_TIM_ENABLE
(
htim
);

973  
HAL_OK
;

974 
	}
}

987 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

989 
ušt32_t
 
tmpcûr
 = 0U;

992 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

994 
ChªÃl
)

996 
TIM_CHANNEL_1
:

999 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1003 
TIM_CHANNEL_2
:

1006 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1010 
TIM_CHANNEL_3
:

1013 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1022 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1025 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

1026 ià((
tmpcûr
 & (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

1028 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1032 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1035 
	`__HAL_TIM_DISABLE
(
htim
);

1038  
HAL_OK
;

1039 
	}
}

1054 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1057 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1059 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1061  
HAL_BUSY
;

1063 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1065 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

1067  
HAL_ERROR
;

1071 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1074 
ChªÃl
)

1076 
TIM_CHANNEL_1
:

1079 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1082 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1085 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1088 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1092 
TIM_CHANNEL_2
:

1095 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1098 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1101 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1104 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1108 
TIM_CHANNEL_3
:

1111 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1114 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1117 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1120 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1129 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1132 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1135 
	`__HAL_TIM_ENABLE
(
htim
);

1138  
HAL_OK
;

1139 
	}
}

1152 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1155 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1157 
ChªÃl
)

1159 
TIM_CHANNEL_1
:

1162 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1166 
TIM_CHANNEL_2
:

1169 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1173 
TIM_CHANNEL_3
:

1176 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1185 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1188 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1191 
	`__HAL_TIM_DISABLE
(
htim
);

1194 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1197  
HAL_OK
;

1198 
	}
}

1232 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1235 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1238 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1241 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1244  
HAL_OK
;

1245 
	}
}

1257 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1261 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1264 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1267 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1270 
	`__HAL_TIM_DISABLE
(
htim
);

1273  
HAL_OK
;

1274 
	}
}

1286 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1289 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1292 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1295 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1298 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1301 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1304  
HAL_OK
;

1305 
	}
}

1317 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1320 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1323 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1326 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1329 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1332 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1335 
	`__HAL_TIM_DISABLE
(
htim
);

1338  
HAL_OK
;

1339 
	}
}

1366 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

1367 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

1368 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

1392 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1395 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1396 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1398 
	`__HAL_LOCK
(
htim
);

1400 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1401 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1404 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1405 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1409 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1411 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1412 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1414 
	`__HAL_UNLOCK
(
htim
);

1416  
HAL_OK
;

1417 
	}
}

1441 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1444 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1445 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1447 
	`__HAL_LOCK
(
htim
);

1449 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1450 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1453 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1454 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1458 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1460 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1461 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1464 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_COM
);

1466 
	`__HAL_UNLOCK
(
htim
);

1468  
HAL_OK
;

1469 
	}
}

1494 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1497 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1498 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1500 
	`__HAL_LOCK
(
htim
);

1502 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1503 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1506 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1507 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1511 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1513 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1514 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1518 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

1520 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

1523 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1525 
	`__HAL_UNLOCK
(
htim
);

1527  
HAL_OK
;

1528 
	}
}

1538 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
,

1539 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
)

1541 
ušt32_t
 
tmpbdŒ
 = 0U;

1544 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
));

1545 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹RunMode
));

1546 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
));

1547 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
sB»akD—dTimeCÚfig
->
LockLev–
));

1548 
	`as£¹_·¿m
(
	`IS_TIM_DEADTIME
(
sB»akD—dTimeCÚfig
->
D—dTime
));

1549 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
sB»akD—dTimeCÚfig
->
B»akS‹
));

1550 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
));

1551 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
sB»akD—dTimeCÚfig
->
Autom©icOuut
));

1554 
	`__HAL_LOCK
(
htim
);

1560 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_DTG
, 
sB»akD—dTimeCÚfig
->
D—dTime
);

1561 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_LOCK
, 
sB»akD—dTimeCÚfig
->
LockLev–
);

1562 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSI
, 
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
);

1563 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSR
, 
sB»akD—dTimeCÚfig
->
OffS‹RunMode
);

1564 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKE
, 
sB»akD—dTimeCÚfig
->
B»akS‹
);

1565 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKP
, 
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
);

1566 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_AOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1567 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_MOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1570 
htim
->
In¡ªû
->
BDTR
 = 
tmpbdŒ
;

1572 
	`__HAL_UNLOCK
(
htim
);

1574  
HAL_OK
;

1575 
	}
}

1589 
HAL_StusTy³Def
 
	$HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
)

1592 
	`as£¹_·¿m
(
	`IS_TIM_MASTER_INSTANCE
(
htim
->
In¡ªû
));

1593 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
));

1594 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
sMa¡”CÚfig
->
Ma¡”SÏveMode
));

1596 
	`__HAL_LOCK
(
htim
);

1598 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1601 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

1603 
htim
->
In¡ªû
->
CR2
 |ð
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
;

1606 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_MSM
;

1608 
htim
->
In¡ªû
->
SMCR
 |ð
sMa¡”CÚfig
->
Ma¡”SÏveMode
;

1610 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1612 
	`__HAL_UNLOCK
(
htim
);

1614  
HAL_OK
;

1615 
	}
}

1642 
__w—k
 
	$HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1645 
	`UNUSED
(
htim
);

1649 
	}
}

1656 
__w—k
 
	$HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1659 
	`UNUSED
(
htim
);

1663 
	}
}

1670 
	$TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1672 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1674 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1676 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

1677 
	}
}

1683 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

1684 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

1685 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

1707 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

1709  
htim
->
S‹
;

1710 
	}
}

1723 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

1724 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

1725 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

1743 
	$TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
)

1745 
ušt32_t
 
tmp
 = 0U;

1747 
tmp
 = 
TIM_CCER_CC1NE
 << 
ChªÃl
;

1750 
TIMx
->
CCER
 &ð~
tmp
;

1753 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlNS‹
 << 
ChªÃl
);

1754 
	}
}

	@Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.c

170 
	~"¡m32f1xx_h®.h
"

180 #ifdeà
HAL_UART_MODULE_ENABLED


196 
UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

197 
UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

198 
UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

199 
UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

200 
UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

201 
UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

202 
UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

203 
UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

204 
UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

205 
UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

206 
UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

207 
UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

208 
HAL_StusTy³Def
 
UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

209 
HAL_StusTy³Def
 
UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

210 
HAL_StusTy³Def
 
UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

211 
HAL_StusTy³Def
 
UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
);

212 
UART_S‘CÚfig
 (
UART_HªdËTy³Def
 *
hu¬t
);

259 
HAL_StusTy³Def
 
	$HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

262 if(
hu¬t
 =ð
NULL
)

264  
HAL_ERROR
;

268 if(
hu¬t
->
In™
.
HwFlowCŽ
 !ð
UART_HWCONTROL_NONE
)

271 
	`as£¹_·¿m
(
	`IS_UART_HWFLOW_INSTANCE
(
hu¬t
->
In¡ªû
));

272 
	`as£¹_·¿m
(
	`IS_UART_HARDWARE_FLOW_CONTROL
(
hu¬t
->
In™
.
HwFlowCŽ
));

276 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

278 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

279 #ià
	`defšed
(
USART_CR1_OVER8
)

280 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

283 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

286 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

289 
	`HAL_UART_M¥In™
(
hu¬t
);

292 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

295 
	`__HAL_UART_DISABLE
(
hu¬t
);

298 
	`UART_S‘CÚfig
(
hu¬t
);

303 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

304 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

307 
	`__HAL_UART_ENABLE
(
hu¬t
);

310 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

311 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

312 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

314  
HAL_OK
;

315 
	}
}

324 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

327 if(
hu¬t
 =ð
NULL
)

329  
HAL_ERROR
;

333 
	`as£¹_·¿m
(
	`IS_UART_HALFDUPLEX_INSTANCE
(
hu¬t
->
In¡ªû
));

334 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

335 #ià
	`defšed
(
USART_CR1_OVER8
)

336 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

338 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

341 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

343 
	`HAL_UART_M¥In™
(
hu¬t
);

346 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

349 
	`__HAL_UART_DISABLE
(
hu¬t
);

352 
	`UART_S‘CÚfig
(
hu¬t
);

357 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

358 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

361 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_HDSEL
);

364 
	`__HAL_UART_ENABLE
(
hu¬t
);

367 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

368 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

369 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

371  
HAL_OK
;

372 
	}
}

385 
HAL_StusTy³Def
 
	$HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
)

388 if(
hu¬t
 =ð
NULL
)

390  
HAL_ERROR
;

394 
	`as£¹_·¿m
(
	`IS_UART_LIN_INSTANCE
(
hu¬t
->
In¡ªû
));

396 
	`as£¹_·¿m
(
	`IS_UART_LIN_BREAK_DETECT_LENGTH
(
B»akD‘eùL’gth
));

397 
	`as£¹_·¿m
(
	`IS_UART_LIN_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

398 #ià
	`defšed
(
USART_CR1_OVER8
)

399 
	`as£¹_·¿m
(
	`IS_UART_LIN_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

402 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

405 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

407 
	`HAL_UART_M¥In™
(
hu¬t
);

410 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

413 
	`__HAL_UART_DISABLE
(
hu¬t
);

416 
	`UART_S‘CÚfig
(
hu¬t
);

421 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_CLKEN
);

422 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_HDSEL
 | 
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

425 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LINEN
);

428 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LBDL
, 
B»akD‘eùL’gth
);

431 
	`__HAL_UART_ENABLE
(
hu¬t
);

434 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

435 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

436 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

438  
HAL_OK
;

439 
	}
}

453 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
)

456 if(
hu¬t
 =ð
NULL
)

458  
HAL_ERROR
;

462 
	`as£¹_·¿m
(
	`IS_UART_MULTIPROCESSOR_INSTANCE
(
hu¬t
->
In¡ªû
));

465 
	`as£¹_·¿m
(
	`IS_UART_WAKEUPMETHOD
(
WakeUpM‘hod
));

466 
	`as£¹_·¿m
(
	`IS_UART_ADDRESS
(
Add»ss
));

467 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

468 #ià
	`defšed
(
USART_CR1_OVER8
)

469 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

472 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

475 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

477 
	`HAL_UART_M¥In™
(
hu¬t
);

480 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

483 
	`__HAL_UART_DISABLE
(
hu¬t
);

486 
	`UART_S‘CÚfig
(
hu¬t
);

491 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

492 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

495 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ADD
, 
Add»ss
);

498 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_WAKE
, 
WakeUpM‘hod
);

501 
	`__HAL_UART_ENABLE
(
hu¬t
);

504 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

505 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

506 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

508  
HAL_OK
;

509 
	}
}

517 
HAL_StusTy³Def
 
	$HAL_UART_DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

520 if(
hu¬t
 =ð
NULL
)

522  
HAL_ERROR
;

526 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

528 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

531 
	`HAL_UART_M¥DeIn™
(
hu¬t
);

533 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

534 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_RESET
;

535 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_RESET
;

538 
	`__HAL_UNLOCK
(
hu¬t
);

540  
HAL_OK
;

541 
	}
}

549 
__w—k
 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
)

552 
	`UNUSED
(
hu¬t
);

556 
	}
}

564 
__w—k
 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

567 
	`UNUSED
(
hu¬t
);

571 
	}
}

643 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

645 
ušt16_t
* 
tmp
;

646 
ušt32_t
 
tick¡¬t
 = 0U;

649 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

651 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

653  
HAL_ERROR
;

657 
	`__HAL_LOCK
(
hu¬t
);

659 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

660 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

663 
tick¡¬t
 = 
	`HAL_G‘Tick
();

665 
hu¬t
->
TxXãrSize
 = 
Size
;

666 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

667 
hu¬t
->
TxXãrCouÁ
 > 0U)

669 
hu¬t
->
TxXãrCouÁ
--;

670 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

672 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

674  
HAL_TIMEOUT
;

676 
tmp
 = (
ušt16_t
*è
pD©a
;

677 
hu¬t
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

678 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

680 
pD©a
 +=2U;

684 
pD©a
 +=1U;

689 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

691  
HAL_TIMEOUT
;

693 
hu¬t
->
In¡ªû
->
DR
 = (*
pD©a
++ & (
ušt8_t
)0xFF);

697 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TC
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

699  
HAL_TIMEOUT
;

703 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

706 
	`__HAL_UNLOCK
(
hu¬t
);

708  
HAL_OK
;

712  
HAL_BUSY
;

714 
	}
}

725 
HAL_StusTy³Def
 
	$HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

727 
ušt16_t
* 
tmp
;

728 
ušt32_t
 
tick¡¬t
 = 0U;

731 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

733 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

735  
HAL_ERROR
;

739 
	`__HAL_LOCK
(
hu¬t
);

741 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

742 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

745 
tick¡¬t
 = 
	`HAL_G‘Tick
();

747 
hu¬t
->
RxXãrSize
 = 
Size
;

748 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

751 
hu¬t
->
RxXãrCouÁ
 > 0U)

753 
hu¬t
->
RxXãrCouÁ
--;

754 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

756 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

758  
HAL_TIMEOUT
;

760 
tmp
 = (
ušt16_t
*)
pD©a
;

761 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

763 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

764 
pD©a
 +=2U;

768 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

769 
pD©a
 +=1U;

775 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

777  
HAL_TIMEOUT
;

779 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

781 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

785 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x007F);

792 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

795 
	`__HAL_UNLOCK
(
hu¬t
);

797  
HAL_OK
;

801  
HAL_BUSY
;

803 
	}
}

813 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

816 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

818 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

820  
HAL_ERROR
;

823 
	`__HAL_LOCK
(
hu¬t
);

825 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

826 
hu¬t
->
TxXãrSize
 = 
Size
;

827 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

829 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

830 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

833 
	`__HAL_UNLOCK
(
hu¬t
);

836 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_TXE
);

838  
HAL_OK
;

842  
HAL_BUSY
;

844 
	}
}

854 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

857 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

859 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

861  
HAL_ERROR
;

865 
	`__HAL_LOCK
(
hu¬t
);

867 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

868 
hu¬t
->
RxXãrSize
 = 
Size
;

869 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

871 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

872 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

875 
	`__HAL_UNLOCK
(
hu¬t
);

878 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_PE
);

881 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

884 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_RXNE
);

886  
HAL_OK
;

890  
HAL_BUSY
;

892 
	}
}

902 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

904 
ušt32_t
 *
tmp
;

907 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

909 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

911  
HAL_ERROR
;

915 
	`__HAL_LOCK
(
hu¬t
);

917 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

918 
hu¬t
->
TxXãrSize
 = 
Size
;

919 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

921 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

922 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

925 
hu¬t
->
hdm©x
->
XãrC¶tC®lback
 = 
UART_DMAT¿nsm™C¶t
;

928 
hu¬t
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
UART_DMATxH®fC¶t
;

931 
hu¬t
->
hdm©x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

934 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

937 
tmp
 = (
ušt32_t
*)&
pD©a
;

938 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hu¬t->
In¡ªû
->
DR
, 
Size
);

941 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_FLAG_TC
);

944 
	`__HAL_UNLOCK
(
hu¬t
);

948 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

950  
HAL_OK
;

954  
HAL_BUSY
;

956 
	}
}

967 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

969 
ušt32_t
 *
tmp
;

972 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

974 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

976  
HAL_ERROR
;

980 
	`__HAL_LOCK
(
hu¬t
);

982 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

983 
hu¬t
->
RxXãrSize
 = 
Size
;

985 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

986 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

989 
hu¬t
->
hdm¬x
->
XãrC¶tC®lback
 = 
UART_DMAReûiveC¶t
;

992 
hu¬t
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
UART_DMARxH®fC¶t
;

995 
hu¬t
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

998 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1001 
tmp
 = (
ušt32_t
*)&
pD©a
;

1002 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm¬x
, (
ušt32_t
)&hu¬t->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, 
Size
);

1005 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1008 
	`__HAL_UNLOCK
(
hu¬t
);

1011 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1014 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1018 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1020  
HAL_OK
;

1024  
HAL_BUSY
;

1026 
	}
}

1034 
HAL_StusTy³Def
 
	$HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
)

1036 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1039 
	`__HAL_LOCK
(
hu¬t
);

1041 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1042 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

1045 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1048 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1049 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

1052 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1053 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1056 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1060 
	`__HAL_UNLOCK
(
hu¬t
);

1062  
HAL_OK
;

1063 
	}
}

1071 
HAL_StusTy³Def
 
	$HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
)

1074 
	`__HAL_LOCK
(
hu¬t
);

1076 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

1079 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1082 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

1085 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1088 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1089 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1092 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1096 
	`__HAL_UNLOCK
(
hu¬t
);

1098  
HAL_OK
;

1099 
	}
}

1107 
HAL_StusTy³Def
 
	$HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
)

1109 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1117 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1118 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

1120 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1123 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1125 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1127 
	`UART_EndTxT¿nsãr
(
hu¬t
);

1131 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1132 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

1134 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1137 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1139 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1141 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1144  
HAL_OK
;

1145 
	}
}

1159 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
)

1162 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1163 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1166 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1168 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1171 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1175 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1177 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1182 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1184 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1187 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1191 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1193 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1198 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1199 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1202 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1205 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1206 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1208  
HAL_OK
;

1209 
	}
}

1223 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
)

1226 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1229 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1231 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1234 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1238 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1240 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1245 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1248 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1250  
HAL_OK
;

1251 
	}
}

1265 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
)

1268 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1269 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1272 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1274 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1277 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1281 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1283 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1288 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1291 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1293  
HAL_OK
;

1294 
	}
}

1310 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1312 
ušt32_t
 
AbÜtC¶t
 = 0x01U;

1315 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1316 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1321 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1325 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1327 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxAbÜtC®lback
;

1331 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1335 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1339 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1341 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxAbÜtC®lback
;

1345 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1350 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1353 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1356 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1362 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1364 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1368 
AbÜtC¶t
 = 0x00U;

1374 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1376 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1379 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1385 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1387 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1388 
AbÜtC¶t
 = 0x01U;

1392 
AbÜtC¶t
 = 0x00U;

1398 if(
AbÜtC¶t
 == 0x01U)

1401 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1402 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1405 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1408 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1409 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1412 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

1415  
HAL_OK
;

1416 
	}
}

1432 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1435 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1438 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1440 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1443 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1447 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxOÆyAbÜtC®lback
;

1450 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1453 
hu¬t
->
hdm©x
->
	`XãrAbÜtC®lback
(huart->hdmatx);

1459 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1462 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1465 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1471 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1474 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1477 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1480  
HAL_OK
;

1481 
	}
}

1497 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1500 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1501 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1504 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1506 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1509 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1513 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxOÆyAbÜtC®lback
;

1516 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1519 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1525 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1528 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1531 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1537 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1540 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1543 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1546  
HAL_OK
;

1547 
	}
}

1555 
	$HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
)

1557 
ušt32_t
 
i¤æags
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
SR
);

1558 
ušt32_t
 
ü1™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR1
);

1559 
ušt32_t
 
ü3™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR3
);

1560 
ušt32_t
 
”rÜæags
 = 0x00U;

1561 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1564 
”rÜæags
 = (
i¤æags
 & (
ušt32_t
)(
USART_SR_PE
 | 
USART_SR_FE
 | 
USART_SR_ORE
 | 
USART_SR_NE
));

1565 if(
”rÜæags
 =ð
RESET
)

1568 if(((
i¤æags
 & 
USART_SR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

1570 
	`UART_Reûive_IT
(
hu¬t
);

1576 if((
”rÜæags
 !ð
RESET
è&& (((
ü3™s
 & 
USART_CR3_EIE
è!ðRESETè|| ((
ü1™s
 & (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
)) != RESET)))

1579 if(((
i¤æags
 & 
USART_SR_PE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_PEIE
) != RESET))

1581 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_PE
;

1585 if(((
i¤æags
 & 
USART_SR_NE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1587 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_NE
;

1591 if(((
i¤æags
 & 
USART_SR_FE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1593 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_FE
;

1597 if(((
i¤æags
 & 
USART_SR_ORE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1599 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_ORE
;

1603 if(
hu¬t
->
E¼ÜCode
 !ð
HAL_UART_ERROR_NONE
)

1606 if(((
i¤æags
 & 
USART_SR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

1608 
	`UART_Reûive_IT
(
hu¬t
);

1613 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1614 if(((
hu¬t
->
E¼ÜCode
 & 
HAL_UART_ERROR_ORE
è!ð
RESET
è|| 
dm¬eque¡
)

1619 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1622 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1624 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1627 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1631 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMAAbÜtOnE¼Ü
;

1632 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1635 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1641 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1647 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1654 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1655 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1662 if(((
i¤æags
 & 
USART_SR_TXE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TXEIE
) != RESET))

1664 
	`UART_T¿nsm™_IT
(
hu¬t
);

1669 if(((
i¤æags
 & 
USART_SR_TC
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TCIE
) != RESET))

1671 
	`UART_EndT¿nsm™_IT
(
hu¬t
);

1674 
	}
}

1682 
__w—k
 
	$HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1685 
	`UNUSED
(
hu¬t
);

1689 
	}
}

1697 
__w—k
 
	$HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1700 
	`UNUSED
(
hu¬t
);

1704 
	}
}

1712 
__w—k
 
	$HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1715 
	`UNUSED
(
hu¬t
);

1719 
	}
}

1727 
__w—k
 
	$HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1730 
	`UNUSED
(
hu¬t
);

1734 
	}
}

1742 
__w—k
 
	$HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1745 
	`UNUSED
(
hu¬t
);

1749 
	}
}

1756 
__w—k
 
	$HAL_UART_AbÜtC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1759 
	`UNUSED
(
hu¬t
);

1764 
	}
}

1770 
__w—k
 
	$HAL_UART_AbÜtT¿nsm™C¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1773 
	`UNUSED
(
hu¬t
);

1778 
	}
}

1785 
__w—k
 
	$HAL_UART_AbÜtReûiveC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1788 
	`UNUSED
(
hu¬t
);

1793 
	}
}

1824 
HAL_StusTy³Def
 
	$HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
)

1827 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1830 
	`__HAL_LOCK
(
hu¬t
);

1832 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1835 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_SBK
);

1837 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1840 
	`__HAL_UNLOCK
(
hu¬t
);

1842  
HAL_OK
;

1843 
	}
}

1851 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1854 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1857 
	`__HAL_LOCK
(
hu¬t
);

1859 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1862 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RWU
);

1864 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1867 
	`__HAL_UNLOCK
(
hu¬t
);

1869  
HAL_OK
;

1870 
	}
}

1878 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1881 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1884 
	`__HAL_LOCK
(
hu¬t
);

1886 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1889 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RWU
);

1891 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1894 
	`__HAL_UNLOCK
(
hu¬t
);

1896  
HAL_OK
;

1897 
	}
}

1905 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
)

1907 
ušt32_t
 
tm´eg
 = 0x00U;

1910 
	`__HAL_LOCK
(
hu¬t
);

1912 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1915 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1918 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1921 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_TE
;

1924 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

1926 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1929 
	`__HAL_UNLOCK
(
hu¬t
);

1931  
HAL_OK
;

1932 
	}
}

1940 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
)

1942 
ušt32_t
 
tm´eg
 = 0x00U;

1945 
	`__HAL_LOCK
(
hu¬t
);

1947 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1950 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1953 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1956 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_RE
;

1959 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

1961 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1964 
	`__HAL_UNLOCK
(
hu¬t
);

1966  
HAL_OK
;

1967 
	}
}

1997 
HAL_UART_S‹Ty³Def
 
	$HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
)

1999 
ušt32_t
 
‹mp1
ð0x00U, 
‹mp2
 = 0x00U;

2000 
‹mp1
 = 
hu¬t
->
gS‹
;

2001 
‹mp2
 = 
hu¬t
->
RxS‹
;

2003  (
HAL_UART_S‹Ty³Def
)(
‹mp1
 | 
‹mp2
);

2004 
	}
}

2012 
ušt32_t
 
	$HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
)

2014  
hu¬t
->
E¼ÜCode
;

2015 
	}
}

2026 
	$UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2028 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2030 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

2032 
hu¬t
->
TxXãrCouÁ
 = 0U;

2036 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2039 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2045 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2047 
	}
}

2055 
	$UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2057 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2059 
	`HAL_UART_TxH®fC¶tC®lback
(
hu¬t
);

2060 
	}
}

2067 
	$UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2069 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2071 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

2073 
hu¬t
->
RxXãrCouÁ
 = 0U;

2076 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

2077 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2081 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2084 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2086 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2087 
	}
}

2095 
	$UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2097 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2098 
	`HAL_UART_RxH®fC¶tC®lback
(
hu¬t
);

2099 
	}
}

2106 
	$UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2108 
ušt32_t
 
dm¬eque¡
 = 0x00U;

2109 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2112 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2113 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

2115 
hu¬t
->
TxXãrCouÁ
 = 0U;

2116 
	`UART_EndTxT¿nsãr
(
hu¬t
);

2120 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2121 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

2123 
hu¬t
->
RxXãrCouÁ
 = 0U;

2124 
	`UART_EndRxT¿nsãr
(
hu¬t
);

2127 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_DMA
;

2128 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2129 
	}
}

2141 
HAL_StusTy³Def
 
	$UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
)

2144 (
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
FÏg
è? 
SET
 : 
RESET
è=ð
Stus
)

2147 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2149 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

2152 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
));

2153 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2155 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2156 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2159 
	`__HAL_UNLOCK
(
hu¬t
);

2161  
HAL_TIMEOUT
;

2166  
HAL_OK
;

2167 
	}
}

2174 
	$UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2177 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

2180 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2181 
	}
}

2188 
	$UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2191 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

2192 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2195 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2196 
	}
}

2204 
	$UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2206 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2207 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2208 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2210 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2211 
	}
}

2221 
	$UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2223 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2225 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2228 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

2230 if(
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2237 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2238 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2241 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2244 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2245 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2248 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2249 
	}
}

2259 
	$UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2261 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2263 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2266 if(
hu¬t
->
hdm©x
 !ð
NULL
)

2268 if(
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

2275 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2276 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2279 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2282 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2283 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2286 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2287 
	}
}

2297 
	$UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2299 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2301 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2304 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2307 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

2308 
	}
}

2318 
	$UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2320 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2322 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2325 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2328 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

2329 
	}
}

2337 
HAL_StusTy³Def
 
	$UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2339 
ušt16_t
* 
tmp
;

2342 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

2344 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

2346 
tmp
 = (
ušt16_t
*è
hu¬t
->
pTxBuffPŒ
;

2347 
hu¬t
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

2348 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2350 
hu¬t
->
pTxBuffPŒ
 += 2U;

2354 
hu¬t
->
pTxBuffPŒ
 += 1U;

2359 
hu¬t
->
In¡ªû
->
DR
 = (
ušt8_t
)(*hu¬t->
pTxBuffPŒ
++ & (uint8_t)0x00FF);

2362 if(--
hu¬t
->
TxXãrCouÁ
 == 0U)

2365 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_TXE
);

2368 
	`__HAL_UART_ENABLE_IT
(
hu¬t
, 
UART_IT_TC
);

2370  
HAL_OK
;

2374  
HAL_BUSY
;

2376 
	}
}

2384 
HAL_StusTy³Def
 
	$UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2387 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_TC
);

2390 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2391 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2393  
HAL_OK
;

2394 
	}
}

2402 
HAL_StusTy³Def
 
	$UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2404 
ušt16_t
* 
tmp
;

2407 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

2409 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

2411 
tmp
 = (
ušt16_t
*è
hu¬t
->
pRxBuffPŒ
;

2412 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2414 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

2415 
hu¬t
->
pRxBuffPŒ
 += 2U;

2419 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

2420 
hu¬t
->
pRxBuffPŒ
 += 1U;

2425 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2427 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

2431 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x007F);

2435 if(--
hu¬t
->
RxXãrCouÁ
 == 0U)

2438 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_RXNE
);

2441 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_PE
);

2443 
	`__HAL_UART_DISABLE_IT
(
hu¬t
, 
UART_IT_ERR
);

2446 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2448 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2450  
HAL_OK
;

2452  
HAL_OK
;

2456  
HAL_BUSY
;

2458 
	}
}

2466 
	$UART_S‘CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
)

2468 
ušt32_t
 
tm´eg
 = 0x00U;

2471 
	`as£¹_·¿m
(
	`IS_UART_BAUDRATE
(
hu¬t
->
In™
.
BaudR©e
));

2472 
	`as£¹_·¿m
(
	`IS_UART_STOPBITS
(
hu¬t
->
In™
.
StÝB™s
));

2473 
	`as£¹_·¿m
(
	`IS_UART_PARITY
(
hu¬t
->
In™
.
P¬™y
));

2474 
	`as£¹_·¿m
(
	`IS_UART_MODE
(
hu¬t
->
In™
.
Mode
));

2479 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_STOP
, hu¬t->
In™
.
StÝB™s
);

2488 #ià
	`defšed
(
USART_CR1_OVER8
)

2489 
tm´eg
 |ð(
ušt32_t
)
hu¬t
->
In™
.
WÜdL’gth
 | hu¬t->In™.
P¬™y
 | hu¬t->In™.
Mode
 | hu¬t->In™.
Ov”Sam¶šg
;

2490 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR1
,

2491 (
ušt32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | 
USART_CR1_RE
 | 
USART_CR1_OVER8
),

2492 
tm´eg
);

2494 
tm´eg
 |ð(
ušt32_t
)
hu¬t
->
In™
.
WÜdL’gth
 | hu¬t->In™.
P¬™y
 | hu¬t->In™.
Mode
;

2495 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR1
,

2496 (
ušt32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | 
USART_CR1_RE
),

2497 
tm´eg
);

2502 
	`MODIFY_REG
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
), hu¬t->
In™
.
HwFlowCŽ
);

2504 #ià
	`defšed
(
USART_CR1_OVER8
)

2506 if(
hu¬t
->
In™
.
Ov”Sam¶šg
 =ð
UART_OVERSAMPLING_8
)

2509 if(
hu¬t
->
In¡ªû
 =ð
USART1
)

2511 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2515 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

2521 if(
hu¬t
->
In¡ªû
 =ð
USART1
)

2523 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2527 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

2532 if(
hu¬t
->
In¡ªû
 =ð
USART1
)

2534 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2538 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

2541 
	}
}

	@Inc/adc.h

40 #iâdeà
__adc_H


41 
	#__adc_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®.h
"

48 
	~"maš.h
"

54 
ADC_HªdËTy³Def
 
hadc1
;

55 
ADC_HªdËTy³Def
 
hadc2
;

61 
_E¼Ü_HªdËr
(*, );

63 
MX_ADC1_In™
();

64 
MX_ADC2_In™
();

70 #ifdeà
__ýlu¥lus


	@Inc/depth_switch_interface.h

1 #iâdeà
DEPTH_SWITCH_INTERFACE_H


2 
	#DEPTH_SWITCH_INTERFACE_H


	)

6 
d•th_sw™ch_g‘_cu¼’t_d•th
();

7 
d•th_sw™ch_aùiÚ
();

8 
d•th_sw™ch_tuº_sigÇl_Ëd
(
Ëd_numb”
);

	@Inc/depth_switch_object.h

1 #iâdeà
DEPTH_SWITCH_OBJECT_H


2 
	#DEPTH_SWITCH_OBJECT_H


	)

4 
	~"maš.h
"

5 
	~"gpio.h
"

8 
	#DEPTH0
 1.0

	)

9 
	#DEPTH1
 15.0

	)

10 
	#DEPTH2
 20.0

	)

11 
	#DEPTH3
 25.0

	)

12 
	#DEPTH4
 30.0

	)

16 
	gcu¼’t_d•th
 = 
DEPTH1
;

18 
	gd•th_sw™ch_key_´ess_³riod_couÁ”
 = 0;

	@Inc/fonts.h

2 
	~"¡m32f1xx_h®.h
"

4 #iâdeà
FÚts


5 
	#FÚts


	)

11 cÚ¡ 
ušt8_t
 
	mFÚtWidth
;

12 
ušt8_t
 
	mFÚtHeight
;

13 cÚ¡ 
ušt16_t
 *
	md©a
;

14 } 
	tFÚtDef
;

20 
FÚtDef
 
FÚt_7x10
;

21 
FÚtDef
 
FÚt_11x18
;

22 
FÚtDef
 
FÚt_16x26
;

	@Inc/gpio.h

41 #iâdeà
__gpio_H


42 
	#__gpio_H


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32f1xx_h®.h
"

49 
	~"maš.h
"

59 
MX_GPIO_In™
();

65 #ifdeà
__ýlu¥lus


	@Inc/i2c.h

40 #iâdeà
__i2c_H


41 
	#__i2c_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®.h
"

48 
	~"maš.h
"

54 
I2C_HªdËTy³Def
 
hi2c1
;

55 
I2C_HªdËTy³Def
 
hi2c2
;

61 
_E¼Ü_HªdËr
(*, );

63 
MX_I2C1_In™
();

64 
MX_I2C2_In™
();

70 #ifdeà
__ýlu¥lus


	@Inc/main.h

41 #iâdeà
__MAIN_H__


42 
	#__MAIN_H__


	)

45 
	~"¡m32f1xx_h®.h
"

49 
	#¥i1_cs_´essu»_Pš
 
GPIO_PIN_4


	)

50 
	#¥i1_cs_´essu»_GPIO_PÜt
 
GPIOA


	)

51 
	#Ëd0_Pš
 
GPIO_PIN_13


	)

52 
	#Ëd0_GPIO_PÜt
 
GPIOC


	)

65 #ifdeà
__ýlu¥lus


68 
_E¼Ü_HªdËr
(*, );

70 
	#E¼Ü_HªdËr
(è
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
)

	)

71 #ifdeà
__ýlu¥lus


	@Inc/one_second_timer_object.h

1 #iâdeà
ONE_SECOND_TIMER_OBJ_H


2 
	#ONE_SECOND_TIMER_OBJ_H


	)

4 
	~"tim.h
"

6 
	gÚe_£cÚd_tim”_æag
;

10 
Úe_£cÚd_tim”_£t_æag
();

11 
Úe_£cÚd_tim”_»£t_æag
();

12 
Úe_£cÚd_tim”_g‘_æag
();

14 
Úe_£cÚd_tim”_š™
();

15 
Úe_£cÚd_tim”_¡¬t
();

16 
Úe_£cÚd_tim”_¡Ý
();

	@Inc/pressure_sensor_object.h

1 #iâdeà
PRESSURE_SENSOR_OBJECT_H


2 
	#PRESSURE_SENSOR_OBJECT_H


	)

4 
	~"maš.h
"

7 
	#DEG_2_8
 256.0

	)

8 
	#DEG_2_23
 8388608.0

	)

9 
	#DEG_2_18
 262144.0

	)

10 
	#DEG_2_5
 32.0

	)

11 
	#DEG_2_17
 131072.0

	)

12 
	#DEG_2_7
 128.0

	)

13 
	#DEG_2_21
 2097152.0

	)

14 
	#DEG_2_15
 32768.0

	)

15 
	#DEG_2_33
 8589934592.0

	)

17 
	#PRESSURE_OVERSAMPLING
 100

	)

19 
ušt32_t
 
	g´essu»
;

20 
ušt32_t
 
	g‹m³¿tu»
;

21 
	gdT
;

22 
	gaùu®_‹m³¿tu»
;

23 
	gOFF
;

24 
	gSENS
;

25 
	gP
;

28 
ušt16_t
 
	g£nsÜ_´om
[7];

31 
´essu»_£nsÜ_objeù_š™
();

32 
ušt8_t
 
wr™e_by‹
(ušt8_ˆ
d©a
);

33 
´essu»_£nsÜ_m—su»_´essu»_‹m³¿tu»
();

34 
´essu»_£nsÜ_g‘_´essu»
();

35 
´essu»_£nsÜ_g‘_‹m³¿tu»
();

	@Inc/rtc.h

40 #iâdeà
__¹c_H


41 
	#__¹c_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®.h
"

48 
	~"maš.h
"

54 
RTC_HªdËTy³Def
 
h¹c
;

60 
_E¼Ü_HªdËr
(*, );

62 
MX_RTC_In™
();

68 #ifdeà
__ýlu¥lus


	@Inc/spi.h

40 #iâdeà
__¥i_H


41 
	#__¥i_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®.h
"

48 
	~"maš.h
"

54 
SPI_HªdËTy³Def
 
h¥i1
;

55 
SPI_HªdËTy³Def
 
h¥i2
;

61 
_E¼Ü_HªdËr
(*, );

63 
MX_SPI1_In™
();

64 
MX_SPI2_In™
();

70 #ifdeà
__ýlu¥lus


	@Inc/ssd1306.h

2 
	~"¡m32f1xx_h®.h
"

3 
	~"fÚts.h
"

19 #iâdeà
ssd1306


20 
	#ssd1306


	)

27 
	#SSD1306_I2C_ADDR
 0x78

	)

29 
	#SSD1306_WIDTH
 128

	)

31 
	#SSD1306_HEIGHT
 64

	)

38 
	mBÏck
 = 0x00,

39 
	mWh™e
 = 0x01

40 } 
	tSSD1306_COLOR
;

46 
ušt16_t
 
	mCu¼’tX
;

47 
ušt16_t
 
	mCu¼’tY
;

48 
ušt8_t
 
	mInv”‹d
;

49 
ušt8_t
 
	mIn™Ÿlized
;

50 } 
	tSSD1306_t
;

56 
ušt8_t
 
ssd1306_In™
();

57 
ssd1306_Fžl
(
SSD1306_COLOR
 
cÞÜ
);

58 
ssd1306_Upd©eSü“n
();

59 
ssd1306_D¿wPix–
(
ušt8_t
 
x
, ušt8_ˆ
y
, 
SSD1306_COLOR
 
cÞÜ
);

60 
ssd1306_Wr™eCh¬
(
ch
, 
FÚtDef
 
FÚt
, 
SSD1306_COLOR
 
cÞÜ
);

61 
ssd1306_Wr™eSŒšg
(* 
¡r
, 
FÚtDef
 
FÚt
, 
SSD1306_COLOR
 
cÞÜ
);

62 
ssd1306_S‘CursÜ
(
ušt8_t
 
x
, ušt8_ˆ
y
);

64 
	$ssd1306_£t_i2c_pÜt
(
I2C_HªdËTy³Def
 *
pÜt
, 
di¥Ïy_numb”
)

	@Inc/stm32f1xx_hal_conf.h

36 #iâdeà
__STM32F1xx_HAL_CONF_H


37 
	#__STM32F1xx_HAL_CONF_H


	)

39 #ifdeà
__ýlu¥lus


43 
	~"maš.h
"

52 
	#HAL_MODULE_ENABLED


	)

53 
	#HAL_ADC_MODULE_ENABLED


	)

63 
	#HAL_GPIO_MODULE_ENABLED


	)

64 
	#HAL_I2C_MODULE_ENABLED


	)

74 
	#HAL_RCC_MODULE_ENABLED


	)

75 
	#HAL_RTC_MODULE_ENABLED


	)

80 
	#HAL_SPI_MODULE_ENABLED


	)

82 
	#HAL_TIM_MODULE_ENABLED


	)

83 
	#HAL_UART_MODULE_ENABLED


	)

88 
	#HAL_CORTEX_MODULE_ENABLED


	)

89 
	#HAL_DMA_MODULE_ENABLED


	)

90 
	#HAL_FLASH_MODULE_ENABLED


	)

91 
	#HAL_GPIO_MODULE_ENABLED


	)

92 
	#HAL_PWR_MODULE_ENABLED


	)

93 
	#HAL_RCC_MODULE_ENABLED


	)

101 #ià!
defšed
 (
HSE_VALUE
)

102 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

105 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

106 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)100è

	)

114 #ià!
defšed
 (
HSI_VALUE
)

115 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

121 #ià!
defšed
 (
LSI_VALUE
)

122 
	#LSI_VALUE
 40000U

	)

124 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


125 
š
 
vÞge
 
ªd
 
‹m³¿tu»
. */

131 #ià!
defšed
 (
LSE_VALUE
)

132 
	#LSE_VALUE
 ((
ušt32_t
)32768è

	)

135 #ià!
defšed
 (
LSE_STARTUP_TIMEOUT
)

136 
	#LSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000è

	)

146 
	#VDD_VALUE
 ((
ušt32_t
)3300è

	)

147 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0è

	)

148 
	#USE_RTOS
 0

	)

149 
	#PREFETCH_ENABLE
 1

	)

163 
	#MAC_ADDR0
 2

	)

164 
	#MAC_ADDR1
 0

	)

165 
	#MAC_ADDR2
 0

	)

166 
	#MAC_ADDR3
 0

	)

167 
	#MAC_ADDR4
 0

	)

168 
	#MAC_ADDR5
 0

	)

171 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

172 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

173 
	#ETH_RXBUFNB
 ((
ušt32_t
)8è

	)

174 
	#ETH_TXBUFNB
 ((
ušt32_t
)4è

	)

179 
	#DP83848_PHY_ADDRESS
 0x01U

	)

181 
	#PHY_RESET_DELAY
 ((
ušt32_t
)0x000000FF)

	)

183 
	#PHY_CONFIG_DELAY
 ((
ušt32_t
)0x00000FFF)

	)

185 
	#PHY_READ_TO
 ((
ušt32_t
)0x0000FFFF)

	)

186 
	#PHY_WRITE_TO
 ((
ušt32_t
)0x0000FFFF)

	)

190 
	#PHY_BCR
 ((
ušt16_t
)0x00è

	)

191 
	#PHY_BSR
 ((
ušt16_t
)0x01è

	)

193 
	#PHY_RESET
 ((
ušt16_t
)0x8000è

	)

194 
	#PHY_LOOPBACK
 ((
ušt16_t
)0x4000è

	)

195 
	#PHY_FULLDUPLEX_100M
 ((
ušt16_t
)0x2100è

	)

196 
	#PHY_HALFDUPLEX_100M
 ((
ušt16_t
)0x2000è

	)

197 
	#PHY_FULLDUPLEX_10M
 ((
ušt16_t
)0x0100è

	)

198 
	#PHY_HALFDUPLEX_10M
 ((
ušt16_t
)0x0000è

	)

199 
	#PHY_AUTONEGOTIATION
 ((
ušt16_t
)0x1000è

	)

200 
	#PHY_RESTART_AUTONEGOTIATION
 ((
ušt16_t
)0x0200è

	)

201 
	#PHY_POWERDOWN
 ((
ušt16_t
)0x0800è

	)

202 
	#PHY_ISOLATE
 ((
ušt16_t
)0x0400è

	)

204 
	#PHY_AUTONEGO_COMPLETE
 ((
ušt16_t
)0x0020è

	)

205 
	#PHY_LINKED_STATUS
 ((
ušt16_t
)0x0004è

	)

206 
	#PHY_JABBER_DETECTION
 ((
ušt16_t
)0x0002è

	)

209 
	#PHY_SR
 ((
ušt16_t
)0x10Uè

	)

211 
	#PHY_SPEED_STATUS
 ((
ušt16_t
)0x0002Uè

	)

212 
	#PHY_DUPLEX_STATUS
 ((
ušt16_t
)0x0004Uè

	)

219 #ifdeà
HAL_RCC_MODULE_ENABLED


220 
	~"¡m32f1xx_h®_rcc.h
"

223 #ifdeà
HAL_EXTI_MODULE_ENABLED


224 
	~"¡m32f1xx_h®_exti.h
"

227 #ifdeà
HAL_GPIO_MODULE_ENABLED


228 
	~"¡m32f1xx_h®_gpio.h
"

231 #ifdeà
HAL_DMA_MODULE_ENABLED


232 
	~"¡m32f1xx_h®_dma.h
"

235 #ifdeà
HAL_ETH_MODULE_ENABLED


236 
	~"¡m32f1xx_h®_‘h.h
"

239 #ifdeà
HAL_CAN_MODULE_ENABLED


240 
	~"¡m32f1xx_h®_ÿn.h
"

243 #ifdeà
HAL_CEC_MODULE_ENABLED


244 
	~"¡m32f1xx_h®_ûc.h
"

247 #ifdeà
HAL_CORTEX_MODULE_ENABLED


248 
	~"¡m32f1xx_h®_cÜ‹x.h
"

251 #ifdeà
HAL_ADC_MODULE_ENABLED


252 
	~"¡m32f1xx_h®_adc.h
"

255 #ifdeà
HAL_CRC_MODULE_ENABLED


256 
	~"¡m32f1xx_h®_üc.h
"

259 #ifdeà
HAL_DAC_MODULE_ENABLED


260 
	~"¡m32f1xx_h®_dac.h
"

263 #ifdeà
HAL_FLASH_MODULE_ENABLED


264 
	~"¡m32f1xx_h®_æash.h
"

267 #ifdeà
HAL_SRAM_MODULE_ENABLED


268 
	~"¡m32f1xx_h®_¤am.h
"

271 #ifdeà
HAL_NOR_MODULE_ENABLED


272 
	~"¡m32f1xx_h®_nÜ.h
"

275 #ifdeà
HAL_I2C_MODULE_ENABLED


276 
	~"¡m32f1xx_h®_i2c.h
"

279 #ifdeà
HAL_I2S_MODULE_ENABLED


280 
	~"¡m32f1xx_h®_i2s.h
"

283 #ifdeà
HAL_IWDG_MODULE_ENABLED


284 
	~"¡m32f1xx_h®_iwdg.h
"

287 #ifdeà
HAL_PWR_MODULE_ENABLED


288 
	~"¡m32f1xx_h®_pwr.h
"

291 #ifdeà
HAL_RTC_MODULE_ENABLED


292 
	~"¡m32f1xx_h®_¹c.h
"

295 #ifdeà
HAL_PCCARD_MODULE_ENABLED


296 
	~"¡m32f1xx_h®_pcÿrd.h
"

299 #ifdeà
HAL_SD_MODULE_ENABLED


300 
	~"¡m32f1xx_h®_sd.h
"

303 #ifdeà
HAL_MMC_MODULE_ENABLED


304 
	~"¡m32f1xx_h®_mmc.h
"

307 #ifdeà
HAL_NAND_MODULE_ENABLED


308 
	~"¡m32f1xx_h®_Çnd.h
"

311 #ifdeà
HAL_SPI_MODULE_ENABLED


312 
	~"¡m32f1xx_h®_¥i.h
"

315 #ifdeà
HAL_TIM_MODULE_ENABLED


316 
	~"¡m32f1xx_h®_tim.h
"

319 #ifdeà
HAL_UART_MODULE_ENABLED


320 
	~"¡m32f1xx_h®_u¬t.h
"

323 #ifdeà
HAL_USART_MODULE_ENABLED


324 
	~"¡m32f1xx_h®_u§¹.h
"

327 #ifdeà
HAL_IRDA_MODULE_ENABLED


328 
	~"¡m32f1xx_h®_œda.h
"

331 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


332 
	~"¡m32f1xx_h®_sm¬tÿrd.h
"

335 #ifdeà
HAL_WWDG_MODULE_ENABLED


336 
	~"¡m32f1xx_h®_wwdg.h
"

339 #ifdeà
HAL_PCD_MODULE_ENABLED


340 
	~"¡m32f1xx_h®_pcd.h
"

343 #ifdeà
HAL_HCD_MODULE_ENABLED


344 
	~"¡m32f1xx_h®_hcd.h
"

349 #ifdeà 
USE_FULL_ASSERT


358 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0U : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

360 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

362 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

365 #ifdeà
__ýlu¥lus


	@Inc/stm32f1xx_it.h

35 #iâdeà
__STM32F1xx_IT_H


36 
	#__STM32F1xx_IT_H


	)

38 #ifdeà
__ýlu¥lus


43 
	~"¡m32f1xx_h®.h
"

44 
	~"maš.h
"

50 
NMI_HªdËr
();

51 
H¬dFauÉ_HªdËr
();

52 
MemMªage_HªdËr
();

53 
BusFauÉ_HªdËr
();

54 
U§geFauÉ_HªdËr
();

55 
SVC_HªdËr
();

56 
DebugMÚ_HªdËr
();

57 
P’dSV_HªdËr
();

58 
SysTick_HªdËr
();

60 #ifdeà
__ýlu¥lus


	@Inc/tim.h

40 #iâdeà
__tim_H


41 
	#__tim_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®.h
"

48 
	~"maš.h
"

54 
TIM_HªdËTy³Def
 
htim1
;

55 
TIM_HªdËTy³Def
 
htim2
;

56 
TIM_HªdËTy³Def
 
htim3
;

57 
TIM_HªdËTy³Def
 
htim4
;

63 
_E¼Ü_HªdËr
(*, );

65 
MX_TIM1_In™
();

66 
MX_TIM2_In™
();

67 
MX_TIM3_In™
();

68 
MX_TIM4_In™
();

70 
HAL_TIM_M¥Po¡In™
(
TIM_HªdËTy³Def
 *
htim
);

77 #ifdeà
__ýlu¥lus


	@Inc/usart.h

40 #iâdeà
__u§¹_H


41 
	#__u§¹_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®.h
"

48 
	~"maš.h
"

54 
UART_HªdËTy³Def
 
hu¬t1
;

55 
UART_HªdËTy³Def
 
hu¬t2
;

61 
_E¼Ü_HªdËr
(*, );

63 
MX_USART1_UART_In™
();

64 
MX_USART2_UART_In™
();

70 #ifdeà
__ýlu¥lus


	@Inc/voltmeter_object.h

1 #iâdeà
VOLTMETER_OBJECT_H


2 
	#VOLTMETER_OBJECT_H


	)

4 
	~"maš.h
"

6 
	#LOW_BOUND
 330

	)

7 
	#UP_BOUND
 420

	)

9 
	gvÞge_cÛffic›Á
 = 3.3/4096.0;

10 
	gaccu_vÞge
;

11 
	gaccu_³rûÁage
;

14 
vÞtm‘”_m—su»_vÞge
();

15 
vÞtm‘”_g‘_vÞge
();

16 
vÞtm‘”_g‘_³rûÁage
();

	@Src/adc.c

41 
	~"adc.h
"

43 
	~"gpio.h
"

49 
ADC_HªdËTy³Def
 
	ghadc1
;

50 
ADC_HªdËTy³Def
 
	ghadc2
;

53 
	$MX_ADC1_In™
()

55 
ADC_ChªÃlCÚfTy³Def
 
sCÚfig
;

59 
hadc1
.
In¡ªû
 = 
ADC1
;

60 
hadc1
.
In™
.
SÿnCÚvMode
 = 
ADC_SCAN_DISABLE
;

61 
hadc1
.
In™
.
CÚtšuousCÚvMode
 = 
DISABLE
;

62 
hadc1
.
In™
.
DiscÚtšuousCÚvMode
 = 
DISABLE
;

63 
hadc1
.
In™
.
Ex‹º®TrigCÚv
 = 
ADC_SOFTWARE_START
;

64 
hadc1
.
In™
.
D©aAlign
 = 
ADC_DATAALIGN_RIGHT
;

65 
hadc1
.
In™
.
NbrOfCÚv”siÚ
 = 1;

66 ià(
	`HAL_ADC_In™
(&
hadc1
è!ð
HAL_OK
)

68 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

73 
sCÚfig
.
ChªÃl
 = 
ADC_CHANNEL_0
;

74 
sCÚfig
.
Rªk
 = 
ADC_REGULAR_RANK_1
;

75 
sCÚfig
.
Sam¶šgTime
 = 
ADC_SAMPLETIME_1CYCLE_5
;

76 ià(
	`HAL_ADC_CÚfigChªÃl
(&
hadc1
, &
sCÚfig
è!ð
HAL_OK
)

78 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

81 
	}
}

83 
	$MX_ADC2_In™
()

85 
ADC_ChªÃlCÚfTy³Def
 
sCÚfig
;

89 
hadc2
.
In¡ªû
 = 
ADC2
;

90 
hadc2
.
In™
.
SÿnCÚvMode
 = 
ADC_SCAN_DISABLE
;

91 
hadc2
.
In™
.
CÚtšuousCÚvMode
 = 
DISABLE
;

92 
hadc2
.
In™
.
DiscÚtšuousCÚvMode
 = 
DISABLE
;

93 
hadc2
.
In™
.
Ex‹º®TrigCÚv
 = 
ADC_SOFTWARE_START
;

94 
hadc2
.
In™
.
D©aAlign
 = 
ADC_DATAALIGN_RIGHT
;

95 
hadc2
.
In™
.
NbrOfCÚv”siÚ
 = 1;

96 ià(
	`HAL_ADC_In™
(&
hadc2
è!ð
HAL_OK
)

98 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

103 
sCÚfig
.
ChªÃl
 = 
ADC_CHANNEL_1
;

104 
sCÚfig
.
Rªk
 = 
ADC_REGULAR_RANK_1
;

105 
sCÚfig
.
Sam¶šgTime
 = 
ADC_SAMPLETIME_1CYCLE_5
;

106 ià(
	`HAL_ADC_CÚfigChªÃl
(&
hadc2
, &
sCÚfig
è!ð
HAL_OK
)

108 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

111 
	}
}

113 
	$HAL_ADC_M¥In™
(
ADC_HªdËTy³Def
* 
adcHªdË
)

116 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

117 if(
adcHªdË
->
In¡ªû
==
ADC1
)

123 
	`__HAL_RCC_ADC1_CLK_ENABLE
();

128 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_0
;

129 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_ANALOG
;

130 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

136 if(
adcHªdË
->
In¡ªû
==
ADC2
)

142 
	`__HAL_RCC_ADC2_CLK_ENABLE
();

147 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_1
;

148 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_ANALOG
;

149 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

155 
	}
}

157 
	$HAL_ADC_M¥DeIn™
(
ADC_HªdËTy³Def
* 
adcHªdË
)

160 if(
adcHªdË
->
In¡ªû
==
ADC1
)

166 
	`__HAL_RCC_ADC1_CLK_DISABLE
();

171 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_0
);

177 if(
adcHªdË
->
In¡ªû
==
ADC2
)

183 
	`__HAL_RCC_ADC2_CLK_DISABLE
();

188 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_1
);

194 
	}
}

	@Src/depth_switch_object.c

1 
	~"d•th_sw™ch_objeù.h
"

2 
	~"d•th_sw™ch_š‹rçû.h
"

7 
	$d•th_sw™ch_check_gpio
()

9 
b™¡©us
;

11 ià((
GPIOB
->
IDR
 & 
GPIO_PIN_12
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

13 
b™¡©us
 = 1;

17 
b™¡©us
 = 0;

20  
b™¡©us
;

21 
	}
}

24 
	$d•th_sw™ch_tuº_sigÇl_Ëd
(
Ëd_numb”
)

27 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_3
 | 
GPIO_PIN_4
 | 
GPIO_PIN_5
, 
GPIO_PIN_SET
);

28 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
GPIO_PIN_15
, 
GPIO_PIN_SET
);

30 if(
Ëd_numb”
 == 1)

31 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
GPIO_PIN_15
, 
GPIO_PIN_RESET
);

32 if(
Ëd_numb”
 == 2)

33 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_3
, 
GPIO_PIN_RESET
);

34 if(
Ëd_numb”
 == 3)

35 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_4
, 
GPIO_PIN_RESET
);

36 if(
Ëd_numb”
 == 4)

37 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_5
, 
GPIO_PIN_RESET
);

38 if(
Ëd_numb”
 == 5)

40 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_3
 | 
GPIO_PIN_4
 | 
GPIO_PIN_5
, 
GPIO_PIN_RESET
);

41 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
GPIO_PIN_15
, 
GPIO_PIN_RESET
);

45 
	}
}

49 
	$d•th_sw™ch_¡•_cu¼’t_d•th
()

51 if(
cu¼’t_d•th
 !ð
DEPTH0
)

53 if(
cu¼’t_d•th
 =ð
DEPTH1
)

55 
cu¼’t_d•th
 = 
DEPTH2
;

56 
	`d•th_sw™ch_tuº_sigÇl_Ëd
(2);

58 if(
cu¼’t_d•th
 =ð
DEPTH2
)

60 
cu¼’t_d•th
 = 
DEPTH3
;

61 
	`d•th_sw™ch_tuº_sigÇl_Ëd
(3);

63 if(
cu¼’t_d•th
 =ð
DEPTH3
)

65 
cu¼’t_d•th
 = 
DEPTH4
;

66 
	`d•th_sw™ch_tuº_sigÇl_Ëd
(4);

68 if(
cu¼’t_d•th
 =ð
DEPTH4
)

70 
cu¼’t_d•th
 = 
DEPTH1
;

71 
	`d•th_sw™ch_tuº_sigÇl_Ëd
(1);

74 
	}
}

77 
	$d•th_sw™ch_¡•_to_‹¡
()

79 
cu¼’t_d•th
 = 
DEPTH0
;

80 
	`d•th_sw™ch_tuº_sigÇl_Ëd
(5);

81 
	}
}

83 
	$d•th_sw™ch_g‘_cu¼’t_d•th
()

85  
cu¼’t_d•th
;

86 
	}
}

91 
	$d•th_sw™ch_aùiÚ
()

93 if(!
	`d•th_sw™ch_check_gpio
())

94 
d•th_sw™ch_key_´ess_³riod_couÁ”
++;

97 if(
d•th_sw™ch_key_´ess_³riod_couÁ”
 > 0)

99 if(
d•th_sw™ch_key_´ess_³riod_couÁ”
 <= 3)

100 
	`d•th_sw™ch_¡•_cu¼’t_d•th
();

102 
	`d•th_sw™ch_¡•_to_‹¡
();

104 
d•th_sw™ch_key_´ess_³riod_couÁ”
 = 0;

108 
	}
}

	@Src/fonts.c

2 
	~"fÚts.h
"

6 cÚ¡ 
ušt16_t
 
	gFÚt7x10
 [] = {

104 cÚ¡ 
ušt16_t
 
	gFÚt11x18
 [] = {

202 cÚ¡ 
ušt16_t
 
	gFÚt16x26
 [] = {

304 
FÚtDef
 
	gFÚt_7x10
 = {7,10,
FÚt7x10
};

305 
FÚtDef
 
	gFÚt_11x18
 = {11,18,
FÚt11x18
};

306 
FÚtDef
 
	gFÚt_16x26
 = {16,26,
FÚt16x26
};

	@Src/gpio.c

41 
	~"gpio.h
"

60 
	$MX_GPIO_In™
()

63 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

66 
	`__HAL_RCC_GPIOC_CLK_ENABLE
();

67 
	`__HAL_RCC_GPIOD_CLK_ENABLE
();

68 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

69 
	`__HAL_RCC_GPIOB_CLK_ENABLE
();

71 
GPIO_In™SŒuù
.
Pš
 = 
¥i1_cs_´essu»_Pš
;

72 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

73 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

74 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

75 
	`HAL_GPIO_In™
(
¥i1_cs_´essu»_GPIO_PÜt
, &
GPIO_In™SŒuù
);

77 
GPIO_In™SŒuù
.
Pš
 = 
Ëd0_Pš
;

78 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

79 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

80 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

81 
	`HAL_GPIO_In™
(
GPIOC
, &
GPIO_In™SŒuù
);

84 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_12
;

85 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

86 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

87 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

88 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

92 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_0
 | 
GPIO_PIN_1
;

93 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

94 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

95 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

96 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

100 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_3
 | 
GPIO_PIN_4
 | 
GPIO_PIN_5
;

101 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

102 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

103 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

104 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

105 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_15
;

106 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

107 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

108 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

109 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

111 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_3
 | 
GPIO_PIN_4
 | 
GPIO_PIN_5
, 
GPIO_PIN_SET
);

112 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
GPIO_PIN_15
, 
GPIO_PIN_SET
);

134 
	}
}

	@Src/i2c.c

41 
	~"i2c.h
"

43 
	~"gpio.h
"

49 
I2C_HªdËTy³Def
 
	ghi2c1
;

50 
I2C_HªdËTy³Def
 
	ghi2c2
;

53 
	$MX_I2C1_In™
()

56 
hi2c1
.
In¡ªû
 = 
I2C1
;

57 
hi2c1
.
In™
.
ClockS³ed
 = 100000;

58 
hi2c1
.
In™
.
DutyCyþe
 = 
I2C_DUTYCYCLE_2
;

59 
hi2c1
.
In™
.
OwnAdd»ss1
 = 0;

60 
hi2c1
.
In™
.
Add»ssšgMode
 = 
I2C_ADDRESSINGMODE_7BIT
;

61 
hi2c1
.
In™
.
Du®Add»ssMode
 = 
I2C_DUALADDRESS_DISABLE
;

62 
hi2c1
.
In™
.
OwnAdd»ss2
 = 0;

63 
hi2c1
.
In™
.
G’”®C®lMode
 = 
I2C_GENERALCALL_DISABLE
;

64 
hi2c1
.
In™
.
NoSŒ‘chMode
 = 
I2C_NOSTRETCH_DISABLE
;

65 ià(
	`HAL_I2C_In™
(&
hi2c1
è!ð
HAL_OK
)

67 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

70 
	}
}

72 
	$MX_I2C2_In™
()

75 
hi2c2
.
In¡ªû
 = 
I2C2
;

76 
hi2c2
.
In™
.
ClockS³ed
 = 100000;

77 
hi2c2
.
In™
.
DutyCyþe
 = 
I2C_DUTYCYCLE_2
;

78 
hi2c2
.
In™
.
OwnAdd»ss1
 = 0;

79 
hi2c2
.
In™
.
Add»ssšgMode
 = 
I2C_ADDRESSINGMODE_7BIT
;

80 
hi2c2
.
In™
.
Du®Add»ssMode
 = 
I2C_DUALADDRESS_DISABLE
;

81 
hi2c2
.
In™
.
OwnAdd»ss2
 = 0;

82 
hi2c2
.
In™
.
G’”®C®lMode
 = 
I2C_GENERALCALL_DISABLE
;

83 
hi2c2
.
In™
.
NoSŒ‘chMode
 = 
I2C_NOSTRETCH_DISABLE
;

84 ià(
	`HAL_I2C_In™
(&
hi2c2
è!ð
HAL_OK
)

86 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

89 
	}
}

91 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
* 
i2cHªdË
)

94 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

95 if(
i2cHªdË
->
In¡ªû
==
I2C1
)

105 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_8
|
GPIO_PIN_9
;

106 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_OD
;

107 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

108 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

110 
	`__HAL_AFIO_REMAP_I2C1_ENABLE
();

113 
	`__HAL_RCC_I2C1_CLK_ENABLE
();

118 if(
i2cHªdË
->
In¡ªû
==
I2C2
)

128 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_10
|
GPIO_PIN_11
;

129 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_OD
;

130 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

131 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

134 
	`__HAL_RCC_I2C2_CLK_ENABLE
();

139 
	}
}

141 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
* 
i2cHªdË
)

144 if(
i2cHªdË
->
In¡ªû
==
I2C1
)

150 
	`__HAL_RCC_I2C1_CLK_DISABLE
();

156 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_8
|
GPIO_PIN_9
);

162 if(
i2cHªdË
->
In¡ªû
==
I2C2
)

168 
	`__HAL_RCC_I2C2_CLK_DISABLE
();

174 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_10
|
GPIO_PIN_11
);

180 
	}
}

	@Src/main.c

40 
	~"maš.h
"

41 
	~"¡ršg.h
"

42 
	~"¡m32f1xx_h®.h
"

43 
	~"adc.h
"

44 
	~"i2c.h
"

45 
	~"¹c.h
"

46 
	~"¥i.h
"

47 
	~"tim.h
"

48 
	~"u§¹.h
"

49 
	~"gpio.h
"

51 
	~"ssd1306.h
"

53 
	~"Úe_£cÚd_tim”_objeù.h
"

54 
	~"´essu»_£nsÜ_objeù.h
"

55 
	~"vÞtm‘”_objeù.h
"

56 
	~"d•th_sw™ch_š‹rçû.h
"

62 
Sy¡emClock_CÚfig
();

64 
ušt32_t
 
RTC_R—dTimeCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
);

78 
	$maš
()

81 
mes§ge
[256];

82 
time¡amp
[64];

85 
ušt32_t
 
£cÚds_š_mšu‹
 = 60;

86 
ušt32_t
 
£cÚds_š_hour
 = 
£cÚds_š_mšu‹
 * 60;

87 
ušt32_t
 
£cÚds_š_day
 = 
£cÚds_š_hour
 * 24;

88 
ušt32_t
 
¹c_time_couÁ”
;

90 
RTC_TimeTy³Def
 
sTime
;

91 
RTC_D©eTy³Def
 
sD©e
;

96 
	`HAL_In™
();

100 
	`Sy¡emClock_CÚfig
();

103 
	`MX_GPIO_In™
();

104 
	`MX_RTC_In™
();

105 
	`MX_I2C1_In™
();

106 
	`MX_I2C2_In™
();

107 
	`MX_SPI1_In™
();

109 
SPI1
->
CR1
 |ð
SPI_CR1_SPE
;

110 
	`MX_SPI2_In™
();

112 
SPI2
->
CR1
 |ð
SPI_CR1_SPE
;

113 
	`MX_USART1_UART_In™
();

114 
	`MX_ADC1_In™
();

115 
	`MX_ADC2_In™
();

116 
	`MX_TIM1_In™
();

118 
	`Úe_£cÚd_tim”_š™
();

119 
	`Úe_£cÚd_tim”_¡¬t
();

120 
	`MX_TIM3_In™
();

121 
	`MX_TIM4_In™
();

122 
	`MX_USART2_UART_In™
();

124 
	`HAL_GPIO_Wr™ePš
(
GPIOC
, 
Ëd0_Pš
, 
GPIO_PIN_RESET
);

127 
	`ssd1306_£t_i2c_pÜt
(&
hi2c1
, 1);

128 
	`ssd1306_In™
();

129 
	`HAL_D–ay
(1000);

130 
	`ssd1306_Fžl
(
Wh™e
);

131 
	`ssd1306_Upd©eSü“n
();

132 
	`HAL_D–ay
(1000);

133 
	`ssd1306_Fžl
(
BÏck
);

134 
	`ssd1306_Upd©eSü“n
();

136 
	`HAL_D–ay
(1000);

138 
	`ssd1306_S‘CursÜ
(0,0);

139 
	`ssd1306_Wr™eSŒšg
("DiveCmp", 
FÚt_16x26
, 
Wh™e
);

140 
	`ssd1306_S‘CursÜ
(0,30);

141 
	`ssd1306_Wr™eSŒšg
("S¹..", 
FÚt_16x26
, 
Wh™e
);

142 
	`ssd1306_Upd©eSü“n
();

144 
	`ssd1306_£t_i2c_pÜt
(&
hi2c2
, 2);

145 
	`ssd1306_In™
();

146 
	`HAL_D–ay
(1000);

147 
	`ssd1306_Fžl
(
Wh™e
);

148 
	`ssd1306_Upd©eSü“n
();

149 
	`HAL_D–ay
(1000);

150 
	`ssd1306_Fžl
(
BÏck
);

151 
	`ssd1306_Upd©eSü“n
();

153 
	`HAL_D–ay
(1000);

155 
	`ssd1306_S‘CursÜ
(0,0);

156 
	`ssd1306_Wr™eSŒšg
("DiveCmp", 
FÚt_16x26
, 
Wh™e
);

157 
	`ssd1306_S‘CursÜ
(0,30);

158 
	`ssd1306_Wr™eSŒšg
("S¹..", 
FÚt_16x26
, 
Wh™e
);

159 
	`ssd1306_Upd©eSü“n
();

173 
	`´essu»_£nsÜ_objeù_š™
();

174 
	`HAL_D–ay
(1000);

176 
	`ssd1306_£t_i2c_pÜt
(&
hi2c1
, 1);

177 
	`ssd1306_Fžl
(
BÏck
);

178 
	`ssd1306_Upd©eSü“n
();

179 
	`ssd1306_£t_i2c_pÜt
(&
hi2c2
, 2);

180 
	`ssd1306_Fžl
(
BÏck
);

181 
	`ssd1306_Upd©eSü“n
();

184 
	`d•th_sw™ch_tuº_sigÇl_Ëd
(1);

186 
ušt32_t
 
surçû_´essu»
 = 101325;

193 if(
	`Úe_£cÚd_tim”_g‘_æag
())

195 
	`Úe_£cÚd_tim”_»£t_æag
();

197 
	`´essu»_£nsÜ_m—su»_´essu»_‹m³¿tu»
();

198 
P
 = 
	`´essu»_£nsÜ_g‘_´essu»
();

199 
aùu®_‹m³¿tu»
 = 
	`´essu»_£nsÜ_g‘_‹m³¿tu»
();

201 
	`vÞtm‘”_m—su»_vÞge
();

202 
accu_vÞge
 = 
	`vÞtm‘”_g‘_vÞge
();

203 
accu_³rûÁage
 = 
	`vÞtm‘”_g‘_³rûÁage
();

206 
¹c_time_couÁ”
 = 
	`RTC_R—dTimeCouÁ”
(&
h¹c
);

208 
days
 = 
¹c_time_couÁ”
 /
£cÚds_š_day
;

209 
mÚth
;

210 if(
days
 >= 3)

211 
mÚth
 = 9;

213 
mÚth
 = 8;

215 
d©e
 = 29 + 
days
;

216 if(
d©e
 > 31)

217 
d©e
 -= 31;

219 
¹c_time_couÁ”
 -ð
days
 * 
£cÚds_š_day
;

220 
hours
 = 
¹c_time_couÁ”
 / 
£cÚds_š_hour
;

221 
¹c_time_couÁ”
 -ð
hours
 * 
£cÚds_š_hour
;

222 
mšu‹s
 = 
¹c_time_couÁ”
 / 
£cÚds_š_mšu‹
;

223 
¹c_time_couÁ”
 -ð
mšu‹s
 * 
£cÚds_š_mšu‹
;

224 
£cÚds
 = 
¹c_time_couÁ”
;

236 if(
P
 <ð
surçû_´essu»
)

237 
surçû_´essu»
 = 
P
;

239 
we_¬e_und”_w©”
 = 0;

241 if(
P
 > (
surçû_´essu»
 + 9800))

242 
we_¬e_und”_w©”
 = 1;

244 if(!
we_¬e_und”_w©”
)

246 
	`d•th_sw™ch_aùiÚ
();

248 
	`ssd1306_£t_i2c_pÜt
(&
hi2c1
, 1);

249 
	`ssd1306_S‘CursÜ
(0,0);

251 
	`¥rštf
(
time¡amp
, "%02d:%02d %02d.%02d", 
hours
, 
mšu‹s
, 
d©e
, 
mÚth
);

252 
	`ssd1306_Wr™eSŒšg
(
time¡amp
, 
FÚt_11x18
, 
Wh™e
);

253 
	`ssd1306_S‘CursÜ
(0,22);

254 
	`¥rštf
(
mes§ge
, "AVAR GL %02dm", ()
	`d•th_sw™ch_g‘_cu¼’t_d•th
());

255 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

256 
	`ssd1306_S‘CursÜ
(0,44);

257 
	`¥rštf
(
mes§ge
, "akkum %02d%%", ()
accu_³rûÁage
);

258 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

259 
	`ssd1306_Upd©eSü“n
();

264 
d•th
 = (()(
P
 - 
surçû_´essu»
))/9800.0;

267 
	`ssd1306_£t_i2c_pÜt
(&
hi2c1
, 1);

268 
	`ssd1306_S‘CursÜ
(0,0);

270 
	`¥rštf
(
time¡amp
, "%02d:%02d %02d.%02d", 
hours
, 
mšu‹s
, 
d©e
, 
mÚth
);

271 
	`ssd1306_Wr™eSŒšg
(
time¡amp
, 
FÚt_11x18
, 
Wh™e
);

272 
	`ssd1306_S‘CursÜ
(0,22);

273 
	`¥rštf
(
mes§ge
, "glubš¨%02dm", ()
d•th
);

274 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

275 
	`ssd1306_S‘CursÜ
(0,44);

276 
	`¥rštf
(
mes§ge
, "akkum %02d%%", ()
accu_³rûÁage
);

277 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

278 
	`ssd1306_Upd©eSü“n
();

283 if(
d•th
 > 
	`d•th_sw™ch_g‘_cu¼’t_d•th
())

286 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_0
 | 
GPIO_PIN_1
, 
GPIO_PIN_SET
);

289 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_3
 | 
GPIO_PIN_4
 | 
GPIO_PIN_5
, 
GPIO_PIN_SET
);

290 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
GPIO_PIN_15
, 
GPIO_PIN_SET
);

294 
	`ssd1306_£t_i2c_pÜt
(&
hi2c1
, 1);

295 
	`ssd1306_Fžl
(
BÏck
);

296 
	`ssd1306_S‘CursÜ
(0,0);

298 
	`¥rštf
(
time¡amp
, "%02d:%02d %02d.%02d", 
hours
, 
mšu‹s
, 
d©e
, 
mÚth
);

299 
	`ssd1306_Wr™eSŒšg
(
time¡amp
, 
FÚt_11x18
, 
Wh™e
);

300 
	`ssd1306_S‘CursÜ
(0,22);

301 
	`¥rštf
(
mes§ge
, ">>>>> %02dm", ()
d•th
);

302 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

303 
	`ssd1306_S‘CursÜ
(0,44);

304 
	`¥rštf
(
mes§ge
, "activated!!!");

305 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

306 
	`ssd1306_Upd©eSü“n
();

310 
	`HAL_D–ay
(21000);

314 
	`HAL_GPIO_Wr™ePš
(
GPIOB
, 
GPIO_PIN_0
 | 
GPIO_PIN_1
, 
GPIO_PIN_RESET
);

326 
	`ssd1306_£t_i2c_pÜt
(&
hi2c2
, 2);

327 
	`ssd1306_S‘CursÜ
(0,0);

328 
	`¥rštf
(
time¡amp
, "%02d:%02d:%02d %02d", 
hours
, 
mšu‹s
, 
£cÚds
, 
d©e
);

329 
	`ssd1306_Wr™eSŒšg
(
time¡amp
, 
FÚt_11x18
, 
Wh™e
);

330 
	`ssd1306_S‘CursÜ
(0,22);

331 
	`¥rštf
(
mes§ge
, "%06d", ()
P
);

332 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

333 
	`ssd1306_S‘CursÜ
(81,22);

334 
	`¥rštf
(
mes§ge
, "V%03d", ()
accu_vÞge
);

335 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

336 
	`ssd1306_S‘CursÜ
(0,44);

337 
	`¥rštf
(
mes§ge
, "T%04d", ()
aùu®_‹m³¿tu»
);

338 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

339 
	`ssd1306_S‘CursÜ
(81,44);

340 
	`¥rštf
(
mes§ge
, "%03d%%", ()
accu_³rûÁage
);

341 
	`ssd1306_Wr™eSŒšg
(
mes§ge
, 
FÚt_11x18
, 
Wh™e
);

342 
	`ssd1306_Upd©eSü“n
();

352 
	}
}

367 
	$Sy¡emClock_CÚfig
()

370 
RCC_OscIn™Ty³Def
 
RCC_OscIn™SŒuù
;

371 
RCC_ClkIn™Ty³Def
 
RCC_ClkIn™SŒuù
;

372 
RCC_P”hCLKIn™Ty³Def
 
P”hClkIn™
;

376 
RCC_OscIn™SŒuù
.
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_LSI
|
RCC_OSCILLATORTYPE_HSE
;

377 
RCC_OscIn™SŒuù
.
HSES‹
 = 
RCC_HSE_ON
;

378 
RCC_OscIn™SŒuù
.
HSEP»divV®ue
 = 
RCC_HSE_PREDIV_DIV2
;

379 
RCC_OscIn™SŒuù
.
HSIS‹
 = 
RCC_HSI_ON
;

380 
RCC_OscIn™SŒuù
.
LSIS‹
 = 
RCC_LSI_ON
;

381 
RCC_OscIn™SŒuù
.
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

382 
RCC_OscIn™SŒuù
.
PLL
.
PLLSourû
 = 
RCC_PLLSOURCE_HSE
;

383 
RCC_OscIn™SŒuù
.
PLL
.
PLLMUL
 = 
RCC_PLL_MUL2
;

384 ià(
	`HAL_RCC_OscCÚfig
(&
RCC_OscIn™SŒuù
è!ð
HAL_OK
)

386 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

391 
RCC_ClkIn™SŒuù
.
ClockTy³
 = 
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


392 |
RCC_CLOCKTYPE_PCLK1
|
RCC_CLOCKTYPE_PCLK2
;

393 
RCC_ClkIn™SŒuù
.
SYSCLKSourû
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

394 
RCC_ClkIn™SŒuù
.
AHBCLKDivid”
 = 
RCC_SYSCLK_DIV4
;

395 
RCC_ClkIn™SŒuù
.
APB1CLKDivid”
 = 
RCC_HCLK_DIV1
;

396 
RCC_ClkIn™SŒuù
.
APB2CLKDivid”
 = 
RCC_HCLK_DIV1
;

398 ià(
	`HAL_RCC_ClockCÚfig
(&
RCC_ClkIn™SŒuù
, 
FLASH_LATENCY_0
è!ð
HAL_OK
)

400 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

403 
P”hClkIn™
.
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_RTC
|
RCC_PERIPHCLK_ADC
;

407 
P”hClkIn™
.
RTCClockS–eùiÚ
 = 
RCC_RTCCLKSOURCE_LSI
;

408 
P”hClkIn™
.
AdcClockS–eùiÚ
 = 
RCC_ADCPCLK2_DIV2
;

409 ià(
	`HAL_RCCEx_P”hCLKCÚfig
(&
P”hClkIn™
è!ð
HAL_OK
)

411 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

416 
	`HAL_SYSTICK_CÚfig
(
	`HAL_RCC_G‘HCLKF»q
()/1000);

420 
	`HAL_SYSTICK_CLKSourûCÚfig
(
SYSTICK_CLKSOURCE_HCLK
);

423 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

424 
	}
}

436 
	$_E¼Ü_HªdËr
(*
fže
, 
lše
)

444 
	}
}

446 #ifdeà 
USE_FULL_ASSERT


454 
	$as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
)

460 
	}
}

	@Src/one_second_timer_object.c

1 
	~"Úe_£cÚd_tim”_objeù.h
"

2 
	~"maš.h
"

5 
	$Úe_£cÚd_tim”_š™
()

8 
	`Úe_£cÚd_tim”_»£t_æag
();

10 
	`MX_TIM2_In™
();

12 
	}
}

13 
	$Úe_£cÚd_tim”_¡¬t
()

15 
	`HAL_TIM_Ba£_S¹_IT
(&
htim2
);

16 
	}
}

17 
	$Úe_£cÚd_tim”_¡Ý
()

19 
	`HAL_TIM_Ba£_StÝ_IT
(&
htim2
);

20 
	}
}

24 
	$Úe_£cÚd_tim”_£t_æag
()

26 
Úe_£cÚd_tim”_æag
 = 1;

27 
	}
}

28 
	$Úe_£cÚd_tim”_»£t_æag
()

30 
Úe_£cÚd_tim”_æag
 = 0;

31 
	}
}

32 
	$Úe_£cÚd_tim”_g‘_æag
()

34  
Úe_£cÚd_tim”_æag
;

35 
	}
}

	@Src/pressure_sensor_object.c

1 
	~"´essu»_£nsÜ_objeù.h
"

4 
ušt8_t
 
	$wr™e_by‹
(
ušt8_t
 
d©a
)

7 
ušt8_t
 
d©a_out
;

8 
ušt8_t
 
»ad_d©a
;

11 (
SPI1
->
SR
 & 
SPI_SR_TXE
è=ð
RESET
 );

12 
d©a_out
 = 
d©a
;

13 
SPI1
->
DR
 = 
d©a_out
;

15 (
SPI1
->
SR
 & 
SPI_SR_RXNE
è=ð
RESET
 );

16 
»ad_d©a
 = 
SPI1
->
DR
;

18  
»ad_d©a
;

21 
	}
}

24 
	$´essu»_£nsÜ_objeù_š™
()

26 
i
;

32 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i1_cs_´essu»_Pš
 << 16);

34 
	`wr™e_by‹
( 0x1e);

36 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i1_cs_´essu»_Pš
 ;

37 
	`HAL_D–ay
(3);

41 
i
=1; i<7; i++)

45 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i1_cs_´essu»_Pš
 << 16);

47 
	`wr™e_by‹
Ð0xa0 + (((
ušt8_t
)
i
)<<1));

50 
£nsÜ_´om
[
i
] = 
	`wr™e_by‹
(0x55);

51 
£nsÜ_´om
[
i
] <<= 8;

53 
£nsÜ_´om
[
i
] +ð
	`wr™e_by‹
(0x55);

56 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i1_cs_´essu»_Pš
 ;

58 
	}
}

62 
	$´essu»_£nsÜ_m—su»_´essu»_‹m³¿tu»
()

64 
ušt32_t
 
aux_p
 = 0;

65 
i
;

67 
i
=0; i<
PRESSURE_OVERSAMPLING
; i++)

72 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i1_cs_´essu»_Pš
 << 16);

74 
	`wr™e_by‹
(0x44);

76 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i1_cs_´essu»_Pš
 ;

78 
	`HAL_D–ay
(3);

82 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i1_cs_´essu»_Pš
 << 16);

84 
	`wr™e_by‹
(0x00);

87 
´essu»
 = 
	`wr™e_by‹
(0x55);

88 
´essu»
 <<= 8;

90 
´essu»
 +ð
	`wr™e_by‹
(0x55);

91 
´essu»
 <<= 8;

93 
´essu»
 +ð
	`wr™e_by‹
(0x55);

95 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i1_cs_´essu»_Pš
 ;

97 
aux_p
 +ð
´essu»
;

101 
´essu»
 = 
aux_p
/
PRESSURE_OVERSAMPLING
;

107 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i1_cs_´essu»_Pš
 << 16);

109 
	`wr™e_by‹
(0x54);

111 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i1_cs_´essu»_Pš
 ;

113 
	`HAL_D–ay
(3);

117 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i1_cs_´essu»_Pš
 << 16);

119 
	`wr™e_by‹
(0x00);

122 
‹m³¿tu»
 = 
	`wr™e_by‹
(0x55);

123 
‹m³¿tu»
 <<= 8;

125 
‹m³¿tu»
 +ð
	`wr™e_by‹
(0x55);

126 
‹m³¿tu»
 <<= 8;

128 
‹m³¿tu»
 +ð
	`wr™e_by‹
(0x55);

130 
¥i1_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i1_cs_´essu»_Pš
 ;

134 
dT
 = ()
‹m³¿tu»
 - ()
£nsÜ_´om
[5]*
DEG_2_8
;

135 
aùu®_‹m³¿tu»
 = 2000 + (
dT
*(()
£nsÜ_´om
[6]))/
DEG_2_23
;

137 
OFF
 = (()
£nsÜ_´om
[2])*
DEG_2_18
 + ((()£nsÜ_´om[4])*
dT
)/
DEG_2_5
;

138 
SENS
 = (()
£nsÜ_´om
[1])*
DEG_2_17
 + ((()£nsÜ_´om[3])*
dT
)/
DEG_2_7
;

141 
T2
;

142 
SENS2
;

143 
OFF2
;

146 if(
aùu®_‹m³¿tu»
 >= 2000)

148 
T2
 = 0;

149 
SENS2
 = 0;

150 
OFF2
 = 0;

154 
T2
 = 3.0 * 
dT
 * dT / 
DEG_2_33
;

155 
aux_dt
 = (
aùu®_‹m³¿tu»
 - 2000);

156 
OFF2
 = 3.0 * 
aux_dt
 *‡ux_dt / 8.0;

157 
SENS2
 = 7.0 * 
aux_dt
 *‡ux_dt / 8.0;

159 if(
aùu®_‹m³¿tu»
 < -1500)

161 
aux_dt
 = 
aùu®_‹m³¿tu»
 + 1500;

162 
SENS2
 = SENS2 + 3.0 * 
aux_dt
 *‡ux_dt;

166 
aùu®_‹m³¿tu»
 =‡ùu®_‹m³¿tu» - 
T2
;

168 
OFF
 = OFF - 
OFF2
;

169 
SENS
 = SENS - 
SENS2
;

171 
P
 = ((()
´essu»
*
SENS
)/
DEG_2_21
 - 
OFF
)/
DEG_2_15
;

174 
	}
}

179 
	$´essu»_£nsÜ_g‘_´essu»
()

181  
P
;

182 
	}
}

184 
	$´essu»_£nsÜ_g‘_‹m³¿tu»
()

186  
aùu®_‹m³¿tu»
;

187 
	}
}

	@Src/rtc.c

41 
	~"¹c.h
"

43 
HAL_StusTy³Def
 
RTC_Wr™eTimeCouÁ”
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
TimeCouÁ”
);

45 
RTC_HªdËTy³Def
 
	gh¹c
;

48 
	$MX_RTC_In™
()

51 
RTC_TimeTy³Def
 
sTime
;

52 
RTC_D©eTy³Def
 
sD©e
;

56 
h¹c
.
In¡ªû
 = 
RTC
;

57 
h¹c
.
In™
.
AsynchP»div
 = 
RTC_AUTO_1_SECOND
;

58 
h¹c
.
In™
.
OutPut
 = 
RTC_OUTPUTSOURCE_NONE
;

59 ià(
	`HAL_RTC_In™
(&
h¹c
è!ð
HAL_OK
)

61 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

91 
	}
}

93 
	$HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
* 
¹cHªdË
)

96 if(
¹cHªdË
->
In¡ªû
==
RTC
)

99 
	`HAL_PWR_EÇbËBkUpAcûss
();

101 
	`__HAL_RCC_BKP_CLK_ENABLE
();

103 
	`__HAL_RCC_RTC_ENABLE
();

106 
	}
}

108 
	$HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
* 
¹cHªdË
)

111 if(
¹cHªdË
->
In¡ªû
==
RTC
)

117 
	`__HAL_RCC_RTC_DISABLE
();

122 
	}
}

	@Src/spi.c

41 
	~"¥i.h
"

43 
	~"gpio.h
"

49 
SPI_HªdËTy³Def
 
	gh¥i1
;

50 
SPI_HªdËTy³Def
 
	gh¥i2
;

53 
	$MX_SPI1_In™
()

56 
h¥i1
.
In¡ªû
 = 
SPI1
;

57 
h¥i1
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

58 
h¥i1
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

59 
h¥i1
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

60 
h¥i1
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

61 
h¥i1
.
In™
.
CLKPha£
 = 
SPI_PHASE_1EDGE
;

62 
h¥i1
.
In™
.
NSS
 = 
SPI_NSS_SOFT
;

63 
h¥i1
.
In™
.
BaudR©eP»sÿËr
 = 
SPI_BAUDRATEPRESCALER_2
;

64 
h¥i1
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

65 
h¥i1
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLE
;

66 
h¥i1
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

67 
h¥i1
.
In™
.
CRCPÞynomŸl
 = 10;

68 ià(
	`HAL_SPI_In™
(&
h¥i1
è!ð
HAL_OK
)

70 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

73 
	}
}

75 
	$MX_SPI2_In™
()

78 
h¥i2
.
In¡ªû
 = 
SPI2
;

79 
h¥i2
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

80 
h¥i2
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

81 
h¥i2
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

82 
h¥i2
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

83 
h¥i2
.
In™
.
CLKPha£
 = 
SPI_PHASE_1EDGE
;

84 
h¥i2
.
In™
.
NSS
 = 
SPI_NSS_SOFT
;

85 
h¥i2
.
In™
.
BaudR©eP»sÿËr
 = 
SPI_BAUDRATEPRESCALER_2
;

86 
h¥i2
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

87 
h¥i2
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLE
;

88 
h¥i2
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

89 
h¥i2
.
In™
.
CRCPÞynomŸl
 = 10;

90 ià(
	`HAL_SPI_In™
(&
h¥i2
è!ð
HAL_OK
)

92 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

95 
	}
}

97 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
* 
¥iHªdË
)

100 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

101 if(
¥iHªdË
->
In¡ªû
==
SPI1
)

107 
	`__HAL_RCC_SPI1_CLK_ENABLE
();

114 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_5
|
GPIO_PIN_7
;

115 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

116 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

117 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

119 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_6
;

120 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

121 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

122 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

128 if(
¥iHªdË
->
In¡ªû
==
SPI2
)

134 
	`__HAL_RCC_SPI2_CLK_ENABLE
();

141 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_13
|
GPIO_PIN_15
;

142 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

143 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

144 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

146 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_14
;

147 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

148 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

149 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

155 
	}
}

157 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
* 
¥iHªdË
)

160 if(
¥iHªdË
->
In¡ªû
==
SPI1
)

166 
	`__HAL_RCC_SPI1_CLK_DISABLE
();

173 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_5
|
GPIO_PIN_6
|
GPIO_PIN_7
);

179 if(
¥iHªdË
->
In¡ªû
==
SPI2
)

185 
	`__HAL_RCC_SPI2_CLK_DISABLE
();

192 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_13
|
GPIO_PIN_14
|
GPIO_PIN_15
);

198 
	}
}

	@Src/ssd1306.c

1 
	~"ssd1306.h
"

8 
ušt8_t
 *
	gSSD1306_Bufãr
;

9 
ušt8_t
 
	gSSD1306_Bufãr1
[
SSD1306_WIDTH
 * 
SSD1306_HEIGHT
 / 8];

10 
ušt8_t
 
	gSSD1306_Bufãr2
[
SSD1306_WIDTH
 * 
SSD1306_HEIGHT
 / 8];

13 
SSD1306_t
 
	gSSD1306
;

15 
	$ssd1306_£t_i2c_pÜt
(
I2C_HªdËTy³Def
 *
pÜt
, 
di¥Ïy_numb”
)

17 
SSD1306_I2C_PORT
 = 
pÜt
;

19 if(
di¥Ïy_numb”
 == 1)

20 
SSD1306_Bufãr
 = 
SSD1306_Bufãr1
;

22 
SSD1306_Bufãr
 = 
SSD1306_Bufãr2
;

23 
	}
}

29 
	$ssd1306_Wr™eCommªd
(
ušt8_t
 
commªd
)

31 
	`HAL_I2C_Mem_Wr™e
(
SSD1306_I2C_PORT
,
SSD1306_I2C_ADDR
,0x00,1,&
commªd
,1,10);

32 
	}
}

38 
ušt8_t
 
	$ssd1306_In™
()

41 
	`HAL_D–ay
(100);

44 
	`ssd1306_Wr™eCommªd
(0xAE);

45 
	`ssd1306_Wr™eCommªd
(0x20);

46 
	`ssd1306_Wr™eCommªd
(0x10);

47 
	`ssd1306_Wr™eCommªd
(0xB0);

48 
	`ssd1306_Wr™eCommªd
(0xC8);

49 
	`ssd1306_Wr™eCommªd
(0x00);

50 
	`ssd1306_Wr™eCommªd
(0x10);

51 
	`ssd1306_Wr™eCommªd
(0x40);

52 
	`ssd1306_Wr™eCommªd
(0x81);

53 
	`ssd1306_Wr™eCommªd
(0xFF);

54 
	`ssd1306_Wr™eCommªd
(0xA1);

55 
	`ssd1306_Wr™eCommªd
(0xA6);

56 
	`ssd1306_Wr™eCommªd
(0xA8);

57 
	`ssd1306_Wr™eCommªd
(0x3F);

58 
	`ssd1306_Wr™eCommªd
(0xA4);

59 
	`ssd1306_Wr™eCommªd
(0xD3);

60 
	`ssd1306_Wr™eCommªd
(0x00);

61 
	`ssd1306_Wr™eCommªd
(0xD5);

62 
	`ssd1306_Wr™eCommªd
(0xF0);

63 
	`ssd1306_Wr™eCommªd
(0xD9);

64 
	`ssd1306_Wr™eCommªd
(0x22);

65 
	`ssd1306_Wr™eCommªd
(0xDA);

66 
	`ssd1306_Wr™eCommªd
(0x12);

67 
	`ssd1306_Wr™eCommªd
(0xDB);

68 
	`ssd1306_Wr™eCommªd
(0x20);

69 
	`ssd1306_Wr™eCommªd
(0x8D);

70 
	`ssd1306_Wr™eCommªd
(0x14);

71 
	`ssd1306_Wr™eCommªd
(0xAF);

74 
	`ssd1306_Fžl
(
BÏck
);

77 
	`ssd1306_Upd©eSü“n
();

80 
SSD1306
.
Cu¼’tX
 = 0;

81 
SSD1306
.
Cu¼’tY
 = 0;

83 
SSD1306
.
In™Ÿlized
 = 1;

86 
	}
}

91 
	$ssd1306_Fžl
(
SSD1306_COLOR
 
cÞÜ
)

94 
ušt32_t
 
i
;

96 
i
 = 0; i < (
SSD1306_Bufãr
); i++)

98 
SSD1306_Bufãr
[
i
] = (
cÞÜ
 =ð
BÏck
) ? 0x00 : 0xFF;

100 
	}
}

105 
	$ssd1306_Upd©eSü“n
()

107 
ušt8_t
 
i
;

109 
i
 = 0; i < 8; i++) {

110 
	`ssd1306_Wr™eCommªd
(0xB0 + 
i
);

111 
	`ssd1306_Wr™eCommªd
(0x00);

112 
	`ssd1306_Wr™eCommªd
(0x10);

114 
	`HAL_I2C_Mem_Wr™e
(
SSD1306_I2C_PORT
,
SSD1306_I2C_ADDR
,0x40,1,&
SSD1306_Bufãr
[
SSD1306_WIDTH
 * 
i
],SSD1306_WIDTH,100);

116 
	}
}

124 
	$ssd1306_D¿wPix–
(
ušt8_t
 
x
, ušt8_ˆ
y
, 
SSD1306_COLOR
 
cÞÜ
)

126 ià(
x
 >ð
SSD1306_WIDTH
 || 
y
 >ð
SSD1306_HEIGHT
)

133 ià(
SSD1306
.
Inv”‹d
)

135 
cÞÜ
 = (
SSD1306_COLOR
)!color;

139 ià(
cÞÜ
 =ð
Wh™e
)

141 
SSD1306_Bufãr
[
x
 + (
y
 / 8è* 
SSD1306_WIDTH
] |= 1 << (y % 8);

145 
SSD1306_Bufãr
[
x
 + (
y
 / 8è* 
SSD1306_WIDTH
] &= ~(1 << (y % 8));

147 
	}
}

155 
	$ssd1306_Wr™eCh¬
(
ch
, 
FÚtDef
 
FÚt
, 
SSD1306_COLOR
 
cÞÜ
)

157 
ušt32_t
 
i
, 
b
, 
j
;

160 ià(
SSD1306_WIDTH
 <ð(
SSD1306
.
Cu¼’tX
 + 
FÚt
.
FÚtWidth
) ||

161 
SSD1306_HEIGHT
 <ð(
SSD1306
.
Cu¼’tY
 + 
FÚt
.
FÚtHeight
))

168 
i
 = 0; i < 
FÚt
.
FÚtHeight
; i++)

170 
b
 = 
FÚt
.
d©a
[(
ch
 - 32è* FÚt.
FÚtHeight
 + 
i
];

171 
j
 = 0; j < 
FÚt
.
FÚtWidth
; j++)

173 ià((
b
 << 
j
) & 0x8000)

175 
	`ssd1306_D¿wPix–
(
SSD1306
.
Cu¼’tX
 + 
j
, (SSD1306.
Cu¼’tY
 + 
i
), (
SSD1306_COLOR
è
cÞÜ
);

179 
	`ssd1306_D¿wPix–
(
SSD1306
.
Cu¼’tX
 + 
j
, (SSD1306.
Cu¼’tY
 + 
i
), (
SSD1306_COLOR
)!
cÞÜ
);

185 
SSD1306
.
Cu¼’tX
 +ð
FÚt
.
FÚtWidth
;

188  
ch
;

189 
	}
}

194 
	$ssd1306_Wr™eSŒšg
(* 
¡r
, 
FÚtDef
 
FÚt
, 
SSD1306_COLOR
 
cÞÜ
)

197 *
¡r
)

199 ià(
	`ssd1306_Wr™eCh¬
(*
¡r
, 
FÚt
, 
cÞÜ
) != *str)

202  *
¡r
;

206 
¡r
++;

210  *
¡r
;

211 
	}
}

216 
	$ssd1306_S‘CursÜ
(
ušt8_t
 
x
, ušt8_ˆ
y
)

218 
SSD1306
.
Cu¼’tX
 = 
x
;

219 
SSD1306
.
Cu¼’tY
 = 
y
;

220 
	}
}

	@Src/stm32f1xx_hal_msp.c

40 
	~"¡m32f1xx_h®.h
"

42 
_E¼Ü_HªdËr
(*, );

49 
	$HAL_M¥In™
()

55 
	`__HAL_RCC_AFIO_CLK_ENABLE
();

56 
	`__HAL_RCC_PWR_CLK_ENABLE
();

58 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

62 
	`HAL_NVIC_S‘PriÜ™y
(
MemÜyMªagem’t_IRQn
, 0, 0);

64 
	`HAL_NVIC_S‘PriÜ™y
(
BusFauÉ_IRQn
, 0, 0);

66 
	`HAL_NVIC_S‘PriÜ™y
(
U§geFauÉ_IRQn
, 0, 0);

68 
	`HAL_NVIC_S‘PriÜ™y
(
SVC®l_IRQn
, 0, 0);

70 
	`HAL_NVIC_S‘PriÜ™y
(
DebugMÚ™Ü_IRQn
, 0, 0);

72 
	`HAL_NVIC_S‘PriÜ™y
(
P’dSV_IRQn
, 0, 0);

74 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

78 
	`__HAL_AFIO_REMAP_SWJ_NOJTAG
();

83 
	}
}

	@Src/stm32f1xx_it.c

34 
	~"¡m32f1xx_h®.h
"

35 
	~"¡m32f1xx.h
"

36 
	~"¡m32f1xx_™.h
"

37 
	~"tim.h
"

39 
	~"Úe_£cÚd_tim”_objeù.h
"

54 
	$NMI_HªdËr
()

62 
	}
}

67 
	$H¬dFauÉ_HªdËr
()

80 
	}
}

85 
	$MemMªage_HªdËr
()

98 
	}
}

103 
	$BusFauÉ_HªdËr
()

116 
	}
}

121 
	$U§geFauÉ_HªdËr
()

134 
	}
}

139 
	$SVC_HªdËr
()

147 
	}
}

152 
	$DebugMÚ_HªdËr
()

160 
	}
}

165 
	$P’dSV_HªdËr
()

173 
	}
}

178 
	$SysTick_HªdËr
()

183 
	`HAL_IncTick
();

184 
	`HAL_SYSTICK_IRQHªdËr
();

188 
	}
}

200 
	$TIM2_IRQHªdËr
()

202 
	`HAL_TIM_IRQHªdËr
(&
htim2
);

205 
	}
}

207 
	$HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

210 if(
htim
->
In¡ªû
==
TIM2
)

212 
	`HAL_GPIO_ToggËPš
(
GPIOC
, 
Ëd0_Pš
);

213 
	`Úe_£cÚd_tim”_£t_æag
();

215 
	}
}

	@Src/system_stm32f1xx.c

77 
	~"¡m32f1xx.h
"

95 #ià!
defšed
 (
HSE_VALUE
)

96 
	#HSE_VALUE
 8000000U

	)

100 #ià!
defšed
 (
HSI_VALUE
)

101 
	#HSI_VALUE
 8000000U

	)

106 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

113 
	#VECT_TAB_OFFSET
 0x00000000U

	)

136 #ià
defšed
(
STM32F100xB
è||defšed(
STM32F100xE
)

137 
ušt32_t
 
	gSy¡emCÜeClock
 = 24000000U;

139 
ušt32_t
 
	gSy¡emCÜeClock
 = 72000000U;

142 cÚ¡ 
ušt8_t
 
	gAHBP»scTabË
[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

143 cÚ¡ 
ušt8_t
 
	gAPBP»scTabË
[8U] = {0, 0, 0, 0, 1, 2, 3, 4};

153 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

154 #ifdeà
DATA_IN_ExtSRAM


155 
Sy¡emIn™_ExtMemCŽ
();

175 
	$Sy¡emIn™
 ()

179 
RCC
->
CR
 |= 0x00000001U;

182 #ià!
	`defšed
(
STM32F105xC
è&& !defšed(
STM32F107xC
)

183 
RCC
->
CFGR
 &= 0xF8FF0000U;

185 
RCC
->
CFGR
 &= 0xF0FF0000U;

189 
RCC
->
CR
 &= 0xFEF6FFFFU;

192 
RCC
->
CR
 &= 0xFFFBFFFFU;

195 
RCC
->
CFGR
 &= 0xFF80FFFFU;

197 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

199 
RCC
->
CR
 &= 0xEBFFFFFFU;

202 
RCC
->
CIR
 = 0x00FF0000U;

205 
RCC
->
CFGR2
 = 0x00000000U;

206 #–ià
	`defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

208 
RCC
->
CIR
 = 0x009F0000U;

211 
RCC
->
CFGR2
 = 0x00000000U;

214 
RCC
->
CIR
 = 0x009F0000U;

217 #ià
	`defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

218 #ifdeà
DATA_IN_ExtSRAM


219 
	`Sy¡emIn™_ExtMemCŽ
();

223 #ifdeà
VECT_TAB_SRAM


224 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

226 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

228 
	}
}

265 
	$Sy¡emCÜeClockUpd©e
 ()

267 
ušt32_t
 
tmp
 = 0U, 
¶lmuÎ
 = 0U, 
¶lsourû
 = 0U;

269 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

270 
ušt32_t
 
´ediv1sourû
 = 0U, 
´ediv1çùÜ
 = 0U, 
´ediv2çùÜ
 = 0U, 
¶l2muÎ
 = 0U;

273 #ià
	`defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

274 
ušt32_t
 
´ediv1çùÜ
 = 0U;

278 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

280 
tmp
)

283 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

286 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

291 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

292 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

294 #ià!
	`defšed
(
STM32F105xC
è&& !defšed(
STM32F107xC
)

295 
¶lmuÎ
 = (…llmull >> 18U) + 2U;

297 ià(
¶lsourû
 == 0x00U)

300 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1Uè* 
¶lmuÎ
;

304 #ià
	`defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

305 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1U;

307 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

310 ià((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è!ð(
ušt32_t
)
RESET
)

312 
Sy¡emCÜeClock
 = (
HSE_VALUE
 >> 1Uè* 
¶lmuÎ
;

316 
Sy¡emCÜeClock
 = 
HSE_VALUE
 * 
¶lmuÎ
;

321 
¶lmuÎ
 =…llmull >> 18U;

323 ià(
¶lmuÎ
 != 0x0DU)

325 
¶lmuÎ
 += 2U;

329 
¶lmuÎ
 = 13U / 2U;

332 ià(
¶lsourû
 == 0x00U)

335 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1Uè* 
¶lmuÎ
;

341 
´ediv1sourû
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1SRC
;

342 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1U;

344 ià(
´ediv1sourû
 == 0U)

347 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

353 
´ediv2çùÜ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
) >> 4U) + 1U;

354 
¶l2muÎ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
) >> 8U) + 2U;

355 
Sy¡emCÜeClock
 = (((
HSE_VALUE
 / 
´ediv2çùÜ
è* 
¶l2muÎ
è/ 
´ediv1çùÜ
è* 
¶lmuÎ
;

362 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

368 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4U)];

370 
Sy¡emCÜeClock
 >>ð
tmp
;

371 
	}
}

373 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

380 #ifdeà
DATA_IN_ExtSRAM


390 
	$Sy¡emIn™_ExtMemCŽ
()

392 
__IO
 
ušt32_t
 
tm´eg
;

397 
RCC
->
AHBENR
 = 0x00000114U;

400 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FSMCEN
);

403 
RCC
->
APB2ENR
 = 0x000001E0U;

406 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPDEN
);

408 ()(
tm´eg
);

416 
GPIOD
->
CRL
 = 0x44BB44BBU;

417 
GPIOD
->
CRH
 = 0xBBBBBBBBU;

419 
GPIOE
->
CRL
 = 0xB44444BBU;

420 
GPIOE
->
CRH
 = 0xBBBBBBBBU;

422 
GPIOF
->
CRL
 = 0x44BBBBBBU;

423 
GPIOF
->
CRH
 = 0xBBBB4444U;

425 
GPIOG
->
CRL
 = 0x44BBBBBBU;

426 
GPIOG
->
CRH
 = 0x444B4B44U;

431 
FSMC_Bªk1
->
BTCR
[4U] = 0x00001091U;

432 
FSMC_Bªk1
->
BTCR
[5U] = 0x00110212U;

433 
	}
}

	@Src/tim.c

41 
	~"tim.h
"

47 
TIM_HªdËTy³Def
 
	ghtim1
;

48 
TIM_HªdËTy³Def
 
	ghtim2
;

49 
TIM_HªdËTy³Def
 
	ghtim3
;

50 
TIM_HªdËTy³Def
 
	ghtim4
;

53 
	$MX_TIM1_In™
()

55 
TIM_Ma¡”CÚfigTy³Def
 
sMa¡”CÚfig
;

56 
TIM_OC_In™Ty³Def
 
sCÚfigOC
;

57 
TIM_B»akD—dTimeCÚfigTy³Def
 
sB»akD—dTimeCÚfig
;

59 
htim1
.
In¡ªû
 = 
TIM1
;

60 
htim1
.
In™
.
P»sÿËr
 = 0;

61 
htim1
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

62 
htim1
.
In™
.
P”iod
 = 0;

63 
htim1
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

64 
htim1
.
In™
.
R•‘™iÚCouÁ”
 = 0;

65 
htim1
.
In™
.
AutoR–ßdP»lßd
 = 
TIM_AUTORELOAD_PRELOAD_DISABLE
;

66 ià(
	`HAL_TIM_PWM_In™
(&
htim1
è!ð
HAL_OK
)

68 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

71 
sMa¡”CÚfig
.
Ma¡”OuutTrigg”
 = 
TIM_TRGO_RESET
;

72 
sMa¡”CÚfig
.
Ma¡”SÏveMode
 = 
TIM_MASTERSLAVEMODE_DISABLE
;

73 ià(
	`HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(&
htim1
, &
sMa¡”CÚfig
è!ð
HAL_OK
)

75 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

78 
sCÚfigOC
.
OCMode
 = 
TIM_OCMODE_PWM1
;

79 
sCÚfigOC
.
Pul£
 = 0;

80 
sCÚfigOC
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

81 
sCÚfigOC
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

82 
sCÚfigOC
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

83 
sCÚfigOC
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

84 
sCÚfigOC
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

85 ià(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
htim1
, &
sCÚfigOC
, 
TIM_CHANNEL_1
è!ð
HAL_OK
)

87 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

90 ià(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
htim1
, &
sCÚfigOC
, 
TIM_CHANNEL_2
è!ð
HAL_OK
)

92 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

95 ià(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
htim1
, &
sCÚfigOC
, 
TIM_CHANNEL_3
è!ð
HAL_OK
)

97 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

100 
sB»akD—dTimeCÚfig
.
OffS‹RunMode
 = 
TIM_OSSR_DISABLE
;

101 
sB»akD—dTimeCÚfig
.
OffS‹IDLEMode
 = 
TIM_OSSI_DISABLE
;

102 
sB»akD—dTimeCÚfig
.
LockLev–
 = 
TIM_LOCKLEVEL_OFF
;

103 
sB»akD—dTimeCÚfig
.
D—dTime
 = 0;

104 
sB»akD—dTimeCÚfig
.
B»akS‹
 = 
TIM_BREAK_DISABLE
;

105 
sB»akD—dTimeCÚfig
.
B»akPÞ¬™y
 = 
TIM_BREAKPOLARITY_HIGH
;

106 
sB»akD—dTimeCÚfig
.
Autom©icOuut
 = 
TIM_AUTOMATICOUTPUT_DISABLE
;

107 ià(
	`HAL_TIMEx_CÚfigB»akD—dTime
(&
htim1
, &
sB»akD—dTimeCÚfig
è!ð
HAL_OK
)

109 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

112 
	`HAL_TIM_M¥Po¡In™
(&
htim1
);

114 
	}
}

116 
	$MX_TIM2_In™
()

118 
TIM_ClockCÚfigTy³Def
 
sClockSourûCÚfig
;

119 
TIM_Ma¡”CÚfigTy³Def
 
sMa¡”CÚfig
;

121 
htim2
.
In¡ªû
 = 
TIM2
;

122 
htim2
.
In™
.
P»sÿËr
 = 2000;

123 
htim2
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

124 
htim2
.
In™
.
P”iod
 = 1000;

125 
htim2
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

126 
htim2
.
In™
.
AutoR–ßdP»lßd
 = 
TIM_AUTORELOAD_PRELOAD_ENABLE
;

127 ià(
	`HAL_TIM_Ba£_In™
(&
htim2
è!ð
HAL_OK
)

129 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

132 
sClockSourûCÚfig
.
ClockSourû
 = 
TIM_CLOCKSOURCE_INTERNAL
;

133 ià(
	`HAL_TIM_CÚfigClockSourû
(&
htim2
, &
sClockSourûCÚfig
è!ð
HAL_OK
)

135 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

138 
sMa¡”CÚfig
.
Ma¡”OuutTrigg”
 = 
TIM_TRGO_RESET
;

139 
sMa¡”CÚfig
.
Ma¡”SÏveMode
 = 
TIM_MASTERSLAVEMODE_DISABLE
;

140 ià(
	`HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(&
htim2
, &
sMa¡”CÚfig
è!ð
HAL_OK
)

142 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

145 
	`HAL_TIM_Ba£_S¹_IT
(&
htim2
);

147 
	}
}

149 
	$MX_TIM3_In™
()

151 
TIM_ClockCÚfigTy³Def
 
sClockSourûCÚfig
;

152 
TIM_Ma¡”CÚfigTy³Def
 
sMa¡”CÚfig
;

154 
htim3
.
In¡ªû
 = 
TIM3
;

155 
htim3
.
In™
.
P»sÿËr
 = 0;

156 
htim3
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

157 
htim3
.
In™
.
P”iod
 = 0;

158 
htim3
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

159 
htim3
.
In™
.
AutoR–ßdP»lßd
 = 
TIM_AUTORELOAD_PRELOAD_DISABLE
;

160 ià(
	`HAL_TIM_Ba£_In™
(&
htim3
è!ð
HAL_OK
)

162 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

165 
sClockSourûCÚfig
.
ClockSourû
 = 
TIM_CLOCKSOURCE_INTERNAL
;

166 ià(
	`HAL_TIM_CÚfigClockSourû
(&
htim3
, &
sClockSourûCÚfig
è!ð
HAL_OK
)

168 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

171 
sMa¡”CÚfig
.
Ma¡”OuutTrigg”
 = 
TIM_TRGO_RESET
;

172 
sMa¡”CÚfig
.
Ma¡”SÏveMode
 = 
TIM_MASTERSLAVEMODE_DISABLE
;

173 ià(
	`HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(&
htim3
, &
sMa¡”CÚfig
è!ð
HAL_OK
)

175 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

178 
	}
}

180 
	$MX_TIM4_In™
()

182 
TIM_ClockCÚfigTy³Def
 
sClockSourûCÚfig
;

183 
TIM_Ma¡”CÚfigTy³Def
 
sMa¡”CÚfig
;

185 
htim4
.
In¡ªû
 = 
TIM4
;

186 
htim4
.
In™
.
P»sÿËr
 = 0;

187 
htim4
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

188 
htim4
.
In™
.
P”iod
 = 0;

189 
htim4
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

190 
htim4
.
In™
.
AutoR–ßdP»lßd
 = 
TIM_AUTORELOAD_PRELOAD_DISABLE
;

191 ià(
	`HAL_TIM_Ba£_In™
(&
htim4
è!ð
HAL_OK
)

193 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

196 
sClockSourûCÚfig
.
ClockSourû
 = 
TIM_CLOCKSOURCE_INTERNAL
;

197 ià(
	`HAL_TIM_CÚfigClockSourû
(&
htim4
, &
sClockSourûCÚfig
è!ð
HAL_OK
)

199 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

202 
sMa¡”CÚfig
.
Ma¡”OuutTrigg”
 = 
TIM_TRGO_RESET
;

203 
sMa¡”CÚfig
.
Ma¡”SÏveMode
 = 
TIM_MASTERSLAVEMODE_DISABLE
;

204 ià(
	`HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(&
htim4
, &
sMa¡”CÚfig
è!ð
HAL_OK
)

206 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

209 
	}
}

211 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
* 
tim_pwmHªdË
)

214 if(
tim_pwmHªdË
->
In¡ªû
==
TIM1
)

220 
	`__HAL_RCC_TIM1_CLK_ENABLE
();

225 
	}
}

227 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
* 
tim_ba£HªdË
)

230 if(
tim_ba£HªdË
->
In¡ªû
==
TIM2
)

234 
	`__HAL_RCC_TIM2_CLK_ENABLE
();

237 
	`HAL_NVIC_S‘PriÜ™y
(
TIM2_IRQn
, 7, 0);

238 
	`HAL_NVIC_EÇbËIRQ
(
TIM2_IRQn
);

240 if(
tim_ba£HªdË
->
In¡ªû
==
TIM3
)

246 
	`__HAL_RCC_TIM3_CLK_ENABLE
();

251 if(
tim_ba£HªdË
->
In¡ªû
==
TIM4
)

257 
	`__HAL_RCC_TIM4_CLK_ENABLE
();

262 
	}
}

263 
	$HAL_TIM_M¥Po¡In™
(
TIM_HªdËTy³Def
* 
timHªdË
)

266 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

267 if(
timHªdË
->
In¡ªû
==
TIM1
)

278 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_8
|
GPIO_PIN_9
|
GPIO_PIN_10
;

279 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

280 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

281 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

288 
	}
}

290 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
* 
tim_pwmHªdË
)

293 if(
tim_pwmHªdË
->
In¡ªû
==
TIM1
)

299 
	`__HAL_RCC_TIM1_CLK_DISABLE
();

304 
	}
}

306 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
* 
tim_ba£HªdË
)

309 if(
tim_ba£HªdË
->
In¡ªû
==
TIM2
)

315 
	`__HAL_RCC_TIM2_CLK_DISABLE
();

320 if(
tim_ba£HªdË
->
In¡ªû
==
TIM3
)

326 
	`__HAL_RCC_TIM3_CLK_DISABLE
();

331 if(
tim_ba£HªdË
->
In¡ªû
==
TIM4
)

337 
	`__HAL_RCC_TIM4_CLK_DISABLE
();

342 
	}
}

	@Src/usart.c

41 
	~"u§¹.h
"

43 
	~"gpio.h
"

49 
UART_HªdËTy³Def
 
	ghu¬t1
;

50 
UART_HªdËTy³Def
 
	ghu¬t2
;

54 
	$MX_USART1_UART_In™
()

57 
hu¬t1
.
In¡ªû
 = 
USART1
;

58 
hu¬t1
.
In™
.
BaudR©e
 = 115200;

59 
hu¬t1
.
In™
.
WÜdL’gth
 = 
UART_WORDLENGTH_8B
;

60 
hu¬t1
.
In™
.
StÝB™s
 = 
UART_STOPBITS_1
;

61 
hu¬t1
.
In™
.
P¬™y
 = 
UART_PARITY_NONE
;

62 
hu¬t1
.
In™
.
Mode
 = 
UART_MODE_TX_RX
;

63 
hu¬t1
.
In™
.
HwFlowCŽ
 = 
UART_HWCONTROL_NONE
;

64 
hu¬t1
.
In™
.
Ov”Sam¶šg
 = 
UART_OVERSAMPLING_16
;

65 ià(
	`HAL_UART_In™
(&
hu¬t1
è!ð
HAL_OK
)

67 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

70 
	}
}

73 
	$MX_USART2_UART_In™
()

76 
hu¬t2
.
In¡ªû
 = 
USART2
;

77 
hu¬t2
.
In™
.
BaudR©e
 = 115200;

78 
hu¬t2
.
In™
.
WÜdL’gth
 = 
UART_WORDLENGTH_8B
;

79 
hu¬t2
.
In™
.
StÝB™s
 = 
UART_STOPBITS_1
;

80 
hu¬t2
.
In™
.
P¬™y
 = 
UART_PARITY_NONE
;

81 
hu¬t2
.
In™
.
Mode
 = 
UART_MODE_TX_RX
;

82 
hu¬t2
.
In™
.
HwFlowCŽ
 = 
UART_HWCONTROL_NONE
;

83 
hu¬t2
.
In™
.
Ov”Sam¶šg
 = 
UART_OVERSAMPLING_16
;

84 ià(
	`HAL_UART_In™
(&
hu¬t2
è!ð
HAL_OK
)

86 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

89 
	}
}

91 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
* 
u¬tHªdË
)

94 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

95 if(
u¬tHªdË
->
In¡ªû
==
USART1
)

101 
	`__HAL_RCC_USART1_CLK_ENABLE
();

107 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_6
;

108 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

109 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

110 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

112 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_7
;

113 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

114 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

115 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

117 
	`__HAL_AFIO_REMAP_USART1_ENABLE
();

123 if(
u¬tHªdË
->
In¡ªû
==
USART2
)

129 
	`__HAL_RCC_USART2_CLK_ENABLE
();

135 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_2
;

136 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

137 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

138 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

140 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_3
;

141 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

142 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

143 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

149 
	}
}

151 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
* 
u¬tHªdË
)

154 if(
u¬tHªdË
->
In¡ªû
==
USART1
)

160 
	`__HAL_RCC_USART1_CLK_DISABLE
();

166 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_6
|
GPIO_PIN_7
);

172 if(
u¬tHªdË
->
In¡ªû
==
USART2
)

178 
	`__HAL_RCC_USART2_CLK_DISABLE
();

184 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_2
|
GPIO_PIN_3
);

190 
	}
}

	@Src/voltmeter_object.c

1 
	~"vÞtm‘”_objeù.h
"

2 
	~"adc.h
"

10 
	$vÞtm‘”_m—su»_vÞge
()

12 
i
;

14 
accu_vÞge
 = 0;

16 
i
=0; i<11; i++)

19 
	`HAL_ADC_S¹
(&
hadc1
);

20 
	`HAL_ADC_PÞlFÜCÚv”siÚ
(&
hadc1
, 500);

21 
ušt32_t
 
adc_vÞge
 = 
	`HAL_ADC_G‘V®ue
(&
hadc1
);

22 
adc_vÞge
 *= 3;

23 
accu_vÞge
 +ð()
adc_vÞge
 * 
vÞge_cÛffic›Á
 * 100.0 * 1.015;

27 
accu_vÞge
 /= 11;

29 
cu¼’t_vÞge
;

30 ià(
accu_vÞge
 > 
UP_BOUND
)

31 
cu¼’t_vÞge
 = 
UP_BOUND
;

32 ià(
accu_vÞge
 < 
LOW_BOUND
)

33 
cu¼’t_vÞge
 = 
LOW_BOUND
;

35 
cu¼’t_vÞge
 = 
accu_vÞge
;

37 
accu_³rûÁage
 = (
cu¼’t_vÞge
 - 
LOW_BOUND
)/(
UP_BOUND
 - LOW_BOUND)*100.0;

38 
	}
}

42 
	$vÞtm‘”_g‘_vÞge
()

44  
accu_vÞge
;

45 
	}
}

49 
	$vÞtm‘”_g‘_³rûÁage
()

51  
accu_³rûÁage
;

52 
	}
}

	@/usr/include/math.h

23 #iâdef 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	~<ã©u»s.h
>

28 
	g__BEGIN_DECLS


31 
	~<b™s/m©h-veùÜ.h
>

35 
	~<b™s/huge_v®.h
>

36 #ifdeà
__USE_ISOC99


37 
	~<b™s/huge_v®f.h
>

38 
	~<b™s/huge_v®l.h
>

41 
	~<b™s/šf.h
>

44 
	~<b™s/Çn.h
>

48 
	~<b™s/m©hdef.h
>

55 
	#__SIMD_DECL
(
funùiÚ
è
	`__CONCAT
 (
__DECL_SIMD_
, funùiÚ)

	)

57 
	#__MATHCALL_VEC
(
funùiÚ
, 
suffix
, 
¬gs
) \

58 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

59 
	`__MATHCALL
 (
funùiÚ
, 
suffix
, 
¬gs
)

	)

61 
	#__MATHDECL_VEC
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

62 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

63 
	`__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
)

	)

65 
	#__MATHCALL
(
funùiÚ
,
suffix
, 
¬gs
) \

66 
	`__MATHDECL
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
)

	)

67 
	#__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

68 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
); \

69 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
)

	)

70 
	#__MATHCALLX
(
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

71 
	`__MATHDECLX
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
)

	)

72 
	#__MATHDECLX
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

73 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
); \

74 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
)

	)

75 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

76 
ty³
 
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
è
¬gs
 
__THROW


	)

78 
	#_MdoubË_
 

	)

79 
	#__MATH_PRECNAME
(
Çme
,
r
è
	`__CONCAT
Òame,r)

	)

80 
	#__MATH_DECLARING_DOUBLE
 1

	)

81 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_STD


	)

82 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_STD


	)

83 
	~<b™s/m©hÿÎs.h
>

84 #undeà
_MdoubË_


85 #undeà
_MdoubË_BEGIN_NAMESPACE


86 #undeà
_MdoubË_END_NAMESPACE


87 #undeà
__MATH_PRECNAME


88 #undeà
__MATH_DECLARING_DOUBLE


90 #ifdeà
__USE_ISOC99


96 #iâdeà
_Mæßt_


97 
	#_Mæßt_
 

	)

99 
	#_MdoubË_
 
_Mæßt_


	)

100 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f
##
	)
r

101 
	#__MATH_DECLARING_DOUBLE
 0

	)

102 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

103 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

104 
	~<b™s/m©hÿÎs.h
>

105 #undeà
_MdoubË_


106 #undeà
_MdoubË_BEGIN_NAMESPACE


107 #undeà
_MdoubË_END_NAMESPACE


108 #undeà
__MATH_PRECNAME


109 #undeà
__MATH_DECLARING_DOUBLE


111 #ià!(
defšed
 
__NO_LONG_DOUBLE_MATH
 && defšed 
_LIBC
) \

112 || 
defšed
 
__LDBL_COMPAT
 \

113 || 
defšed
 
_LIBC_TEST


114 #ifdeà
__LDBL_COMPAT


116 #ifdeà
__USE_ISOC99


117 
	$__Ædbl_Ãx‰ow¬df
 (
__x
, 
__y
)

118 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

119 #ifdeà
__REDIRECT_NTH


120 
	`__REDIRECT_NTH
 (
Ãx‰ow¬df
, (
__x
, 
__y
),

121 
__Ædbl_Ãx‰ow¬df
)

122 
	`__©Œibu‹__
 ((
__cÚ¡__
));

123 
	`__REDIRECT_NTH
 (
Ãx‰ow¬d
, (
__x
, 
__y
),

124 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

125 
	`__REDIRECT_NTH
 (
Ãx‰ow¬dl
,

126 (
__x
, 
__y
),

127 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

131 #undeà
__MATHDECL_1


132 
	#__MATHDECL_2
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
®Ÿs
) \

133 
ty³
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
), \

134 
¬gs
, 
®Ÿs
)

	)

135 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

136 
	`__MATHDECL_2
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
	`__CONCAT
(funùiÚ,suffix))

	)

142 #iâdeà
_MlÚg_doubË_


143 
	#_MlÚg_doubË_
 

	)

145 
	#_MdoubË_
 
_MlÚg_doubË_


	)

146 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
l
##
	)
r

147 
	#__MATH_DECLARING_DOUBLE
 0

	)

148 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

149 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

150 
	#__MATH_DECLARE_LDOUBLE
 1

	)

151 
	~<b™s/m©hÿÎs.h
>

152 #undeà
_MdoubË_


153 #undeà
_MdoubË_BEGIN_NAMESPACE


154 #undeà
_MdoubË_END_NAMESPACE


155 #undeà
__MATH_PRECNAME


156 #undeà
__MATH_DECLARING_DOUBLE


161 #undeà
__MATHDECL_1


162 #undeà
__MATHDECL


163 #undeà
__MATHCALL


166 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


168 
signgam
;

173 #ifdeà
__USE_ISOC99


211 
FP_NAN
 =

212 
	#FP_NAN
 0

	)

213 
FP_NAN
,

214 
FP_INFINITE
 =

215 
	#FP_INFINITE
 1

	)

216 
FP_INFINITE
,

217 
FP_ZERO
 =

218 
	#FP_ZERO
 2

	)

219 
FP_ZERO
,

220 
FP_SUBNORMAL
 =

221 
	#FP_SUBNORMAL
 3

	)

222 
FP_SUBNORMAL
,

223 
FP_NORMAL
 =

224 
	#FP_NORMAL
 4

	)

225 
FP_NORMAL


233 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
 \

234 && !
defšed
 
__OPTIMIZE_SIZE__


235 
	#åþassify
(
x
è
	`__bužtš_åþassify
 (
FP_NAN
, 
FP_INFINITE
, \

236 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

237 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


238 
	#åþassify
(
x
) \

239 ( (
x
è=ð (è? 
	`__åþassifyf
 (xè: 
	`__åþassify
 (x))

	)

241 
	#åþassify
(
x
) \

242 ( (
x
) ==  () \

243 ? 
	`__åþassifyf
 (
x
) \

244 :  (
x
) ==  () \

245 ? 
	`__åþassify
 (
x
è: 
	`__åþassifyl
 (x))

	)

249 #ià
	`__GNUC_PREREQ
 (4,0)

250 
	#signb™
(
x
) \

251 ( (
x
) ==  () \

252 ? 
	`__bužtš_signb™f
 (
x
) \

253 :  (
x
) ==  () \

254 ? 
	`__bužtš_signb™
 (
x
è: 
	`__bužtš_signb™l
 (x))

	)

256 #ifdeà
__NO_LONG_DOUBLE_MATH


257 
	#signb™
(
x
) \

258 ( (
x
è=ð (è? 
	`__signb™f
 (xè: 
	`__signb™
 (x))

	)

260 
	#signb™
(
x
) \

261 ( (
x
) ==  () \

262 ? 
	`__signb™f
 (
x
) \

263 :  (
x
) ==  () \

264 ? 
	`__signb™
 (
x
è: 
	`__signb™l
 (x))

	)

269 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


270 
	#isfš™e
(
x
è
	`__bužtš_isfš™e
 (x)

	)

271 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


272 
	#isfš™e
(
x
) \

273 ( (
x
è=ð (è? 
	`__fš™ef
 (xè: 
	`__fš™e
 (x))

	)

275 
	#isfš™e
(
x
) \

276 ( (
x
) ==  () \

277 ? 
	`__fš™ef
 (
x
) \

278 :  (
x
) ==  () \

279 ? 
	`__fš™e
 (
x
è: 
	`__fš™–
 (x))

	)

283 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


284 
	#i¢Üm®
(
x
è
	`__bužtš_i¢Üm®
 (x)

	)

286 
	#i¢Üm®
(
x
è(
	`åþassify
 (xè=ð
FP_NORMAL
)

	)

291 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


292 
	#i¢ª
(
x
è
	`__bužtš_i¢ª
 (x)

	)

293 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


294 
	#i¢ª
(
x
) \

295 ( (
x
è=ð (è? 
	`__i¢ªf
 (xè: 
	`__i¢ª
 (x))

	)

297 
	#i¢ª
(
x
) \

298 ( (
x
) ==  () \

299 ? 
	`__i¢ªf
 (
x
) \

300 :  (
x
) ==  () \

301 ? 
	`__i¢ª
 (
x
è: 
	`__i¢ªl
 (x))

	)

305 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


306 
	#isšf
(
x
è
	`__bužtš_isšf_sign
 (x)

	)

307 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


308 
	#isšf
(
x
) \

309 ( (
x
è=ð (è? 
	`__isšff
 (xè: 
	`__isšf
 (x))

	)

311 
	#isšf
(
x
) \

312 ( (
x
) ==  () \

313 ? 
	`__isšff
 (
x
) \

314 :  (
x
) ==  () \

315 ? 
	`__isšf
 (
x
è: 
	`__isšæ
 (x))

	)

319 
	#MATH_ERRNO
 1

	)

320 
	#MATH_ERREXCEPT
 2

	)

325 #iâdeà
__FAST_MATH__


326 
	#m©h_”rhªdlšg
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

331 #ifdeà
__USE_GNU


333 #ifdeà
__NO_LONG_DOUBLE_MATH


334 
	#issigÇlšg
(
x
) \

335 ( (
x
è=ð (è? 
	`__issigÇlšgf
 (xè: 
	`__issigÇlšg
 (x))

	)

337 
	#issigÇlšg
(
x
) \

338 ( (
x
) ==  () \

339 ? 
	`__issigÇlšgf
 (
x
) \

340 :  (
x
) ==  () \

341 ? 
	`__issigÇlšg
 (
x
è: 
	`__issigÇlšgl
 (x))

	)

345 #ifdef 
__USE_MISC


349 
_IEEE_
 = -1,

350 
_SVID_
,

351 
_XOPEN_
,

352 
_POSIX_
,

353 
_ISOC_


354 } 
	t_LIB_VERSION_TYPE
;

359 
_LIB_VERSION_TYPE
 
_LIB_VERSION
;

363 #ifdeà
__USE_MISC


369 #ifdeà
__ýlu¥lus


370 
__exû±iÚ


372 
exû±iÚ


375 
ty³
;

376 *
Çme
;

377 
¬g1
;

378 
¬g2
;

379 
»tv®
;

380 
	}
};

382 #ifdeà
__ýlu¥lus


383 
	$m©h”r
 (
__exû±iÚ
 *
__exc
è
	`throw
 ();

385 
	`m©h”r
 (
exû±iÚ
 *
__exc
);

388 
	#X_TLOSS
 1.41484755040568800000e+16

	)

391 
	#DOMAIN
 1

	)

392 
	#SING
 2

	)

393 
	#OVERFLOW
 3

	)

394 
	#UNDERFLOW
 4

	)

395 
	#TLOSS
 5

	)

396 
	#PLOSS
 6

	)

399 
	#HUGE
 3.40282347e+38F

	)

403 #ifdeà
__USE_XOPEN


405 
	#MAXFLOAT
 3.40282347e+38F

	)

412 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


413 
	#M_E
 2.7182818284590452354

	)

414 
	#M_LOG2E
 1.4426950408889634074

	)

415 
	#M_LOG10E
 0.43429448190325182765

	)

416 
	#M_LN2
 0.69314718055994530942

	)

417 
	#M_LN10
 2.30258509299404568402

	)

418 
	#M_PI
 3.14159265358979323846

	)

419 
	#M_PI_2
 1.57079632679489661923

	)

420 
	#M_PI_4
 0.78539816339744830962

	)

421 
	#M_1_PI
 0.31830988618379067154

	)

422 
	#M_2_PI
 0.63661977236758134308

	)

423 
	#M_2_SQRTPI
 1.12837916709551257390

	)

424 
	#M_SQRT2
 1.41421356237309504880

	)

425 
	#M_SQRT1_2
 0.70710678118654752440

	)

431 #ifdeà
__USE_GNU


432 
	#M_El
 2.718281828459045235360287471352662498L

	)

433 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

434 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

435 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

436 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

437 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

438 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

439 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

440 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

441 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

442 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

443 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

444 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

451 #ià
defšed
 
__STRICT_ANSI__
 && !defšed 
__NO_MATH_INLINES


452 
	#__NO_MATH_INLINES
 1

	)

455 #ià
defšed
 
__USE_ISOC99
 && 
	`__GNUC_PREREQ
(2,97)

462 
	#isg»©”
(
x
, 
y
è
	`__bužtš_isg»©”
(x, y)

	)

463 
	#isg»©”equ®
(
x
, 
y
è
	`__bužtš_isg»©”equ®
(x, y)

	)

464 
	#i¦ess
(
x
, 
y
è
	`__bužtš_i¦ess
(x, y)

	)

465 
	#i¦es£qu®
(
x
, 
y
è
	`__bužtš_i¦es£qu®
(x, y)

	)

466 
	#i¦essg»©”
(
x
, 
y
è
	`__bužtš_i¦essg»©”
(x, y)

	)

467 
	#isunÜd”ed
(
u
, 
v
è
	`__bužtš_isunÜd”ed
(u, v)

	)

471 #ifdeà
__USE_EXTERN_INLINES


472 
	~<b™s/m©hšlše.h
>

477 #ià
defšed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

478 
	~<b™s/m©h-fš™e.h
>

481 #ifdeà
__USE_ISOC99


485 #iâdeà
isg»©”


486 
	#isg»©”
(
x
, 
y
) \

487 (
__ex‹nsiÚ__
 \

488 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

489 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x > __y; 
	}
}))

	)

493 #iâdeà
isg»©”equ®


494 
	#isg»©”equ®
(
x
, 
y
) \

495 (
__ex‹nsiÚ__
 \

496 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

497 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x >ð__y; }))

	)

501 #iâdeà
i¦ess


502 
	#i¦ess
(
x
, 
y
) \

503 (
__ex‹nsiÚ__
 \

504 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

505 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x < __y; }))

	)

509 #iâdeà
i¦es£qu®


510 
	#i¦es£qu®
(
x
, 
y
) \

511 (
__ex‹nsiÚ__
 \

512 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

513 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x <ð__y; }))

	)

517 #iâdeà
i¦essg»©”


518 
	#i¦essg»©”
(
x
, 
y
) \

519 (
__ex‹nsiÚ__
 \

520 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

521 !
	`isunÜd”ed
 (
__x
, 
__y
è&& (__x < __y || __y < __x); }))

	)

525 #iâdeà
isunÜd”ed


526 
	#isunÜd”ed
(
u
, 
v
) \

527 (
__ex‹nsiÚ__
 \

528 ({ 
	`__ty³of__
(
u
è
__u
 = (u); __ty³of__(
v
è
__v
 = (v); \

529 
	`åþassify
 (
__u
è=ð
FP_NAN
 || fpþassify (
__v
è=ðFP_NAN; }))

	)

534 
	g__END_DECLS


	@/usr/include/stdint.h

22 #iâdeà
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	~<b™s/wch¬.h
>

27 
	~<b™s/wÜdsize.h
>

34 #iâdeà
__št8_t_defšed


35 
	#__št8_t_defšed


	)

36 sigÃd 
	tšt8_t
;

37 
	tšt16_t
;

38 
	tšt32_t
;

39 #ià
__WORDSIZE
 == 64

40 
	tšt64_t
;

42 
__ex‹nsiÚ__


43 
	tšt64_t
;

48 
	tušt8_t
;

49 
	tušt16_t
;

50 #iâdeà
__ušt32_t_defšed


51 
	tušt32_t
;

52 
	#__ušt32_t_defšed


	)

54 #ià
__WORDSIZE
 == 64

55 
	tušt64_t
;

57 
__ex‹nsiÚ__


58 
	tušt64_t
;

65 sigÃd 
	tšt_Ëa¡8_t
;

66 
	tšt_Ëa¡16_t
;

67 
	tšt_Ëa¡32_t
;

68 #ià
__WORDSIZE
 == 64

69 
	tšt_Ëa¡64_t
;

71 
__ex‹nsiÚ__


72 
	tšt_Ëa¡64_t
;

76 
	tušt_Ëa¡8_t
;

77 
	tušt_Ëa¡16_t
;

78 
	tušt_Ëa¡32_t
;

79 #ià
__WORDSIZE
 == 64

80 
	tušt_Ëa¡64_t
;

82 
__ex‹nsiÚ__


83 
	tušt_Ëa¡64_t
;

90 sigÃd 
	tšt_ç¡8_t
;

91 #ià
__WORDSIZE
 == 64

92 
	tšt_ç¡16_t
;

93 
	tšt_ç¡32_t
;

94 
	tšt_ç¡64_t
;

96 
	tšt_ç¡16_t
;

97 
	tšt_ç¡32_t
;

98 
__ex‹nsiÚ__


99 
	tšt_ç¡64_t
;

103 
	tušt_ç¡8_t
;

104 #ià
__WORDSIZE
 == 64

105 
	tušt_ç¡16_t
;

106 
	tušt_ç¡32_t
;

107 
	tušt_ç¡64_t
;

109 
	tušt_ç¡16_t
;

110 
	tušt_ç¡32_t
;

111 
__ex‹nsiÚ__


112 
	tušt_ç¡64_t
;

117 #ià
__WORDSIZE
 == 64

118 #iâdeà
__šŒ_t_defšed


119 
	tšŒ_t
;

120 
	#__šŒ_t_defšed


	)

122 
	tušŒ_t
;

124 #iâdeà
__šŒ_t_defšed


125 
	tšŒ_t
;

126 
	#__šŒ_t_defšed


	)

128 
	tušŒ_t
;

133 #ià
__WORDSIZE
 == 64

134 
	tštmax_t
;

135 
	tuštmax_t
;

137 
__ex‹nsiÚ__


138 
	tštmax_t
;

139 
__ex‹nsiÚ__


140 
	tuštmax_t
;

144 #ià
__WORDSIZE
 == 64

145 
	#__INT64_C
(
c
èø## 
L


	)

146 
	#__UINT64_C
(
c
èø## 
UL


	)

148 
	#__INT64_C
(
c
èø## 
LL


	)

149 
	#__UINT64_C
(
c
èø## 
ULL


	)

155 
	#INT8_MIN
 (-128)

	)

156 
	#INT16_MIN
 (-32767-1)

	)

157 
	#INT32_MIN
 (-2147483647-1)

	)

158 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

160 
	#INT8_MAX
 (127)

	)

161 
	#INT16_MAX
 (32767)

	)

162 
	#INT32_MAX
 (2147483647)

	)

163 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

166 
	#UINT8_MAX
 (255)

	)

167 
	#UINT16_MAX
 (65535)

	)

168 
	#UINT32_MAX
 (4294967295U)

	)

169 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

173 
	#INT_LEAST8_MIN
 (-128)

	)

174 
	#INT_LEAST16_MIN
 (-32767-1)

	)

175 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

176 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

178 
	#INT_LEAST8_MAX
 (127)

	)

179 
	#INT_LEAST16_MAX
 (32767)

	)

180 
	#INT_LEAST32_MAX
 (2147483647)

	)

181 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

184 
	#UINT_LEAST8_MAX
 (255)

	)

185 
	#UINT_LEAST16_MAX
 (65535)

	)

186 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

187 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

191 
	#INT_FAST8_MIN
 (-128)

	)

192 #ià
__WORDSIZE
 == 64

193 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

194 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

196 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

197 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

199 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

201 
	#INT_FAST8_MAX
 (127)

	)

202 #ià
__WORDSIZE
 == 64

203 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

204 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

206 
	#INT_FAST16_MAX
 (2147483647)

	)

207 
	#INT_FAST32_MAX
 (2147483647)

	)

209 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINT_FAST8_MAX
 (255)

	)

213 #ià
__WORDSIZE
 == 64

214 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

215 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

217 
	#UINT_FAST16_MAX
 (4294967295U)

	)

218 
	#UINT_FAST32_MAX
 (4294967295U)

	)

220 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

224 #ià
__WORDSIZE
 == 64

225 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

226 
	#INTPTR_MAX
 (9223372036854775807L)

	)

227 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

229 
	#INTPTR_MIN
 (-2147483647-1)

	)

230 
	#INTPTR_MAX
 (2147483647)

	)

231 
	#UINTPTR_MAX
 (4294967295U)

	)

236 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

238 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

241 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

247 #ià
__WORDSIZE
 == 64

248 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

249 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

251 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

252 
	#PTRDIFF_MAX
 (2147483647)

	)

256 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

257 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

260 #ià
__WORDSIZE
 == 64

261 
	#SIZE_MAX
 (18446744073709551615UL)

	)

263 #ifdeà
__WORDSIZE32_SIZE_ULONG


264 
	#SIZE_MAX
 (4294967295UL)

	)

266 
	#SIZE_MAX
 (4294967295U)

	)

271 #iâdeà
WCHAR_MIN


273 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

274 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

278 
	#WINT_MIN
 (0u)

	)

279 
	#WINT_MAX
 (4294967295u)

	)

282 
	#INT8_C
(
c
è
	)
c

283 
	#INT16_C
(
c
è
	)
c

284 
	#INT32_C
(
c
è
	)
c

285 #ià
__WORDSIZE
 == 64

286 
	#INT64_C
(
c
èø## 
L


	)

288 
	#INT64_C
(
c
èø## 
LL


	)

292 
	#UINT8_C
(
c
è
	)
c

293 
	#UINT16_C
(
c
è
	)
c

294 
	#UINT32_C
(
c
èø## 
U


	)

295 #ià
__WORDSIZE
 == 64

296 
	#UINT64_C
(
c
èø## 
UL


	)

298 
	#UINT64_C
(
c
èø## 
ULL


	)

302 #ià
__WORDSIZE
 == 64

303 
	#INTMAX_C
(
c
èø## 
L


	)

304 
	#UINTMAX_C
(
c
èø## 
UL


	)

306 
	#INTMAX_C
(
c
èø## 
LL


	)

307 
	#UINTMAX_C
(
c
èø## 
ULL


	)

	@/usr/include/stdio.h

23 #iâdeà
_STDIO_H


25 #ià!
defšed
 
__Ãed_FILE
 && !defšed 
__Ãed___FILE


26 
	#_STDIO_H
 1

	)

27 
	~<ã©u»s.h
>

29 
	g__BEGIN_DECLS


31 
	#__Ãed_size_t


	)

32 
	#__Ãed_NULL


	)

33 
	~<¡ddef.h
>

35 
	~<b™s/ty³s.h
>

36 
	#__Ãed_FILE


	)

37 
	#__Ãed___FILE


	)

41 #ià!
defšed
 
__FILE_defšed
 && defšed 
__Ãed_FILE


44 
	g_IO_FILE
;

46 
__BEGIN_NAMESPACE_STD


48 
_IO_FILE
 
	tFILE
;

49 
	g__END_NAMESPACE_STD


50 #ià
defšed
 
__USE_LARGEFILE64
 || defšed 
__USE_POSIX
 \

51 || 
defšed
 
	g__USE_ISOC99
 || defšed 
	g__USE_XOPEN
 \

52 || 
defšed
 
__USE_POSIX2


53 
	$__USING_NAMESPACE_STD
(
FILE
)

56 
	#__FILE_defšed
 1

	)

58 #undeà
__Ãed_FILE


61 #ià!
defšed
 
____FILE_defšed
 && defšed 
__Ãed___FILE


64 
_IO_FILE
 
	t__FILE
;

66 
	#____FILE_defšed
 1

	)

68 #undeà
__Ãed___FILE


71 #ifdef 
_STDIO_H


72 
	#_STDIO_USES_IOSTREAM


	)

74 
	~<libio.h
>

76 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8


77 #ifdeà
__GNUC__


78 #iâdeà
_VA_LIST_DEFINED


79 
_G_va_li¡
 
	tva_li¡
;

80 
	#_VA_LIST_DEFINED


	)

83 
	~<¡d¬g.h
>

87 #ifdeà
__USE_XOPEN2K8


88 #iâdeà
__off_t_defšed


89 #iâdeà
__USE_FILE_OFFSET64


90 
__off_t
 
	toff_t
;

92 
__off64_t
 
	toff_t
;

94 
	#__off_t_defšed


	)

96 #ià
defšed
 
__USE_LARGEFILE64
 && !defšed 
__off64_t_defšed


97 
__off64_t
 
	toff64_t
;

98 
	#__off64_t_defšed


	)

101 #iâdeà
__ssize_t_defšed


102 
__ssize_t
 
	tssize_t
;

103 
	#__ssize_t_defšed


	)

108 
__BEGIN_NAMESPACE_STD


109 #iâdeà
__USE_FILE_OFFSET64


110 
_G_åos_t
 
	tåos_t
;

112 
_G_åos64_t
 
	tåos_t
;

114 
__END_NAMESPACE_STD


115 #ifdeà
__USE_LARGEFILE64


116 
_G_åos64_t
 
	tåos64_t
;

120 
	#_IOFBF
 0

	)

121 
	#_IOLBF
 1

	)

122 
	#_IONBF
 2

	)

126 #iâdeà
BUFSIZ


127 
	#BUFSIZ
 
_IO_BUFSIZ


	)

133 #iâdeà
EOF


134 
	#EOF
 (-1)

	)

140 
	#SEEK_SET
 0

	)

141 
	#SEEK_CUR
 1

	)

142 
	#SEEK_END
 2

	)

143 #ifdeà
__USE_GNU


144 
	#SEEK_DATA
 3

	)

145 
	#SEEK_HOLE
 4

	)

149 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


151 
	#P_tmpdœ
 "/tmp"

	)

164 
	~<b™s/¡dio_lim.h
>

168 
_IO_FILE
 *
¡dš
;

169 
_IO_FILE
 *
¡dout
;

170 
_IO_FILE
 *
¡d”r
;

172 
	#¡dš
 
¡dš


	)

173 
	#¡dout
 
¡dout


	)

174 
	#¡d”r
 
¡d”r


	)

176 
__BEGIN_NAMESPACE_STD


178 
	$»move
 (cÚ¡ *
__fž’ame
è
__THROW
;

180 
	$»Çme
 (cÚ¡ *
__Þd
, cÚ¡ *
__Ãw
è
__THROW
;

181 
__END_NAMESPACE_STD


183 #ifdeà
__USE_ATFILE


185 
	$»Çm—t
 (
__Þdfd
, cÚ¡ *
__Þd
, 
__Ãwfd
,

186 cÚ¡ *
__Ãw
è
__THROW
;

189 
__BEGIN_NAMESPACE_STD


194 #iâdeà
__USE_FILE_OFFSET64


195 
FILE
 *
	$tmpfže
 (è
__wur
;

197 #ifdeà
__REDIRECT


198 
FILE
 *
	`__REDIRECT
 (
tmpfže
, (), 
tmpfže64
è
__wur
;

200 
	#tmpfže
 
tmpfže64


	)

204 #ifdeà
__USE_LARGEFILE64


205 
FILE
 *
	$tmpfže64
 (è
__wur
;

209 *
	$tm²am
 (*
__s
è
__THROW
 
__wur
;

210 
__END_NAMESPACE_STD


212 #ifdeà
__USE_MISC


215 *
	$tm²am_r
 (*
__s
è
__THROW
 
__wur
;

219 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


227 *
	$‹m²am
 (cÚ¡ *
__dœ
, cÚ¡ *
__pfx
)

228 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

232 
__BEGIN_NAMESPACE_STD


237 
	`fþo£
 (
FILE
 *
__¡»am
);

242 
	`fæush
 (
FILE
 *
__¡»am
);

243 
__END_NAMESPACE_STD


245 #ifdeà
__USE_MISC


252 
	`fæush_uÆocked
 (
FILE
 *
__¡»am
);

255 #ifdeà
__USE_GNU


262 
	`fþo£®l
 ();

266 
__BEGIN_NAMESPACE_STD


267 #iâdeà
__USE_FILE_OFFSET64


272 
FILE
 *
	$fÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

273 cÚ¡ *
__»¡riù
 
__modes
è
__wur
;

278 
FILE
 *
	$äeÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

279 cÚ¡ *
__»¡riù
 
__modes
,

280 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

282 #ifdeà
__REDIRECT


283 
FILE
 *
	`__REDIRECT
 (
fÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

284 cÚ¡ *
__»¡riù
 
__modes
), 
fÝ’64
)

285 
__wur
;

286 
FILE
 *
	`__REDIRECT
 (
äeÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

287 cÚ¡ *
__»¡riù
 
__modes
,

288 
FILE
 *
__»¡riù
 
__¡»am
), 
äeÝ’64
)

289 
__wur
;

291 
	#fÝ’
 
fÝ’64


	)

292 
	#äeÝ’
 
äeÝ’64


	)

295 
__END_NAMESPACE_STD


296 #ifdeà
__USE_LARGEFILE64


297 
FILE
 *
	$fÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

298 cÚ¡ *
__»¡riù
 
__modes
è
__wur
;

299 
FILE
 *
	$äeÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

300 cÚ¡ *
__»¡riù
 
__modes
,

301 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

304 #ifdef 
__USE_POSIX


306 
FILE
 *
	$fdÝ’
 (
__fd
, cÚ¡ *
__modes
è
__THROW
 
__wur
;

309 #ifdef 
__USE_GNU


312 
FILE
 *
	$fÝ’cook›
 (*
__»¡riù
 
__magic_cook›
,

313 cÚ¡ *
__»¡riù
 
__modes
,

314 
_IO_cook›_io_funùiÚs_t
 
__io_funcs
è
__THROW
 
__wur
;

317 #ifdeà
__USE_XOPEN2K8


319 
FILE
 *
	$fmemÝ’
 (*
__s
, 
size_t
 
__Ën
, cÚ¡ *
__modes
)

320 
__THROW
 
__wur
;

325 
FILE
 *
	$Ý’_mem¡»am
 (**
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
 
__wur
;

329 
__BEGIN_NAMESPACE_STD


332 
	$£tbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
è
__THROW
;

336 
	$£tvbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

337 
__modes
, 
size_t
 
__n
è
__THROW
;

338 
__END_NAMESPACE_STD


340 #ifdef 
__USE_MISC


343 
	$£tbufãr
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

344 
size_t
 
__size
è
__THROW
;

347 
	$£Žšebuf
 (
FILE
 *
__¡»am
è
__THROW
;

351 
__BEGIN_NAMESPACE_STD


356 
	`årštf
 (
FILE
 *
__»¡riù
 
__¡»am
,

357 cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

362 
	`´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

364 
	$¥rštf
 (*
__»¡riù
 
__s
,

365 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROWNL
;

371 
	`vårštf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

372 
_G_va_li¡
 
__¬g
);

377 
	`v´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
);

379 
	$v¥rštf
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

380 
_G_va_li¡
 
__¬g
è
__THROWNL
;

381 
__END_NAMESPACE_STD


383 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_UNIX98


384 
__BEGIN_NAMESPACE_C99


386 
	$¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

387 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

388 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 4)));

390 
	$v¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

391 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

392 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 0)));

393 
__END_NAMESPACE_C99


396 #ifdeà
__USE_GNU


399 
	$va¥rštf
 (**
__»¡riù
 
__±r
, cÚ¡ *__»¡riù 
__f
,

400 
_G_va_li¡
 
__¬g
)

401 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 0))è
__wur
;

402 
	$__a¥rštf
 (**
__»¡riù
 
__±r
,

403 cÚ¡ *
__»¡riù
 
__fmt
, ...)

404 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

405 
	$a¥rštf
 (**
__»¡riù
 
__±r
,

406 cÚ¡ *
__»¡riù
 
__fmt
, ...)

407 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

410 #ifdeà
__USE_XOPEN2K8


412 
	$vd´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
,

413 
_G_va_li¡
 
__¬g
)

414 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

415 
	$d´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
, ...)

416 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

420 
__BEGIN_NAMESPACE_STD


425 
	$fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

426 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

431 
	$sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

433 
	$ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

434 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

436 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

437 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

438 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

439 #ifdeà
__REDIRECT


443 
	`__REDIRECT
 (
fsÿnf
, (
FILE
 *
__»¡riù
 
__¡»am
,

444 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

445 
__isoc99_fsÿnf
è
__wur
;

446 
	`__REDIRECT
 (
sÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

447 
__isoc99_sÿnf
è
__wur
;

448 
	`__REDIRECT_NTH
 (
ssÿnf
, (cÚ¡ *
__»¡riù
 
__s
,

449 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

450 
__isoc99_ssÿnf
);

452 
	$__isoc99_fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

453 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

454 
	$__isoc99_sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

455 
	$__isoc99_ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

456 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

457 
	#fsÿnf
 
__isoc99_fsÿnf


	)

458 
	#sÿnf
 
__isoc99_sÿnf


	)

459 
	#ssÿnf
 
__isoc99_ssÿnf


	)

463 
__END_NAMESPACE_STD


465 #ifdef 
__USE_ISOC99


466 
__BEGIN_NAMESPACE_C99


471 
	$vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

472 
_G_va_li¡
 
__¬g
)

473 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

479 
	$vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

480 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

483 
	$vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

484 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

485 
__THROW
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

487 #ià!
defšed
 
__USE_GNU
 \

488 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

489 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

490 #ifdeà
__REDIRECT


494 
	`__REDIRECT
 (
vfsÿnf
,

495 (
FILE
 *
__»¡riù
 
__s
,

496 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
),

497 
__isoc99_vfsÿnf
)

498 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

499 
	`__REDIRECT
 (
vsÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
,

500 
_G_va_li¡
 
__¬g
), 
__isoc99_vsÿnf
)

501 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

502 
	`__REDIRECT_NTH
 (
vssÿnf
,

503 (cÚ¡ *
__»¡riù
 
__s
,

504 cÚ¡ *
__»¡riù
 
__fÜm©
,

505 
_G_va_li¡
 
__¬g
), 
__isoc99_vssÿnf
)

506 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

508 
	$__isoc99_vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
,

509 cÚ¡ *
__»¡riù
 
__fÜm©
,

510 
_G_va_li¡
 
__¬g
è
__wur
;

511 
	$__isoc99_vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
,

512 
_G_va_li¡
 
__¬g
è
__wur
;

513 
	$__isoc99_vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

514 cÚ¡ *
__»¡riù
 
__fÜm©
,

515 
_G_va_li¡
 
__¬g
è
__THROW
;

516 
	#vfsÿnf
 
__isoc99_vfsÿnf


	)

517 
	#vsÿnf
 
__isoc99_vsÿnf


	)

518 
	#vssÿnf
 
__isoc99_vssÿnf


	)

522 
__END_NAMESPACE_C99


526 
__BEGIN_NAMESPACE_STD


531 
	`fg‘c
 (
FILE
 *
__¡»am
);

532 
	`g‘c
 (
FILE
 *
__¡»am
);

538 
	`g‘ch¬
 ();

539 
__END_NAMESPACE_STD


543 
	#g‘c
(
_å
è
	`_IO_g‘c
 (_å)

	)

545 #ifdeà
__USE_POSIX


550 
	`g‘c_uÆocked
 (
FILE
 *
__¡»am
);

551 
	`g‘ch¬_uÆocked
 ();

554 #ifdeà
__USE_MISC


561 
	`fg‘c_uÆocked
 (
FILE
 *
__¡»am
);

565 
__BEGIN_NAMESPACE_STD


573 
	`åutc
 (
__c
, 
FILE
 *
__¡»am
);

574 
	`putc
 (
__c
, 
FILE
 *
__¡»am
);

580 
	`putch¬
 (
__c
);

581 
__END_NAMESPACE_STD


585 
	#putc
(
_ch
, 
_å
è
	`_IO_putc
 (_ch, _å)

	)

587 #ifdeà
__USE_MISC


594 
	`åutc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

597 #ifdeà
__USE_POSIX


602 
	`putc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

603 
	`putch¬_uÆocked
 (
__c
);

607 #ià
defšed
 
__USE_MISC
 \

608 || (
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
)

610 
	`g‘w
 (
FILE
 *
__¡»am
);

613 
	`putw
 (
__w
, 
FILE
 *
__¡»am
);

617 
__BEGIN_NAMESPACE_STD


622 *
	$fg‘s
 (*
__»¡riù
 
__s
, 
__n
, 
FILE
 *__»¡riù 
__¡»am
)

623 
__wur
;

625 #ià!
defšed
 
__USE_ISOC11
 \

626 || (
defšed
 
__ýlu¥lus
 && __cplusplus <= 201103L)

638 *
	$g‘s
 (*
__s
è
__wur
 
__©Œibu‹_d•»ÿ‹d__
;

640 
__END_NAMESPACE_STD


642 #ifdeà
__USE_GNU


649 *
	$fg‘s_uÆocked
 (*
__»¡riù
 
__s
, 
__n
,

650 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

654 #ifdef 
__USE_XOPEN2K8


665 
_IO_ssize_t
 
	$__g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

666 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

667 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

668 
_IO_ssize_t
 
	$g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

669 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

670 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

678 
_IO_ssize_t
 
	$g‘lše
 (**
__»¡riù
 
__lš•Œ
,

679 
size_t
 *
__»¡riù
 
__n
,

680 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

684 
__BEGIN_NAMESPACE_STD


689 
	`åuts
 (cÚ¡ *
__»¡riù
 
__s
, 
FILE
 *__»¡riù 
__¡»am
);

695 
	`puts
 (cÚ¡ *
__s
);

702 
	`ung‘c
 (
__c
, 
FILE
 *
__¡»am
);

709 
size_t
 
	$ä—d
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

710 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

715 
size_t
 
	`fwr™e
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

716 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__s
);

717 
__END_NAMESPACE_STD


719 #ifdeà
__USE_GNU


726 
	`åuts_uÆocked
 (cÚ¡ *
__»¡riù
 
__s
,

727 
FILE
 *
__»¡riù
 
__¡»am
);

730 #ifdeà
__USE_MISC


737 
size_t
 
	$ä—d_uÆocked
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

738 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

739 
size_t
 
	`fwr™e_uÆocked
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

740 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
);

744 
__BEGIN_NAMESPACE_STD


749 
	`f£ek
 (
FILE
 *
__¡»am
, 
__off
, 
__wh’û
);

754 
	$á–l
 (
FILE
 *
__¡»am
è
__wur
;

759 
	`»wšd
 (
FILE
 *
__¡»am
);

760 
__END_NAMESPACE_STD


767 #ià
defšed
 
__USE_LARGEFILE
 || defšed 
__USE_XOPEN2K


768 #iâdeà
__USE_FILE_OFFSET64


773 
	`f£eko
 (
FILE
 *
__¡»am
, 
__off_t
 
__off
, 
__wh’û
);

778 
__off_t
 
	$á–lo
 (
FILE
 *
__¡»am
è
__wur
;

780 #ifdeà
__REDIRECT


781 
	`__REDIRECT
 (
f£eko
,

782 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
),

783 
f£eko64
);

784 
__off64_t
 
	`__REDIRECT
 (
á–lo
, (
FILE
 *
__¡»am
), 
á–lo64
);

786 
	#f£eko
 
f£eko64


	)

787 
	#á–lo
 
á–lo64


	)

792 
__BEGIN_NAMESPACE_STD


793 #iâdeà
__USE_FILE_OFFSET64


798 
	`fg‘pos
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos_t
 *__»¡riù 
__pos
);

803 
	`f£os
 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
);

805 #ifdeà
__REDIRECT


806 
	`__REDIRECT
 (
fg‘pos
, (
FILE
 *
__»¡riù
 
__¡»am
,

807 
åos_t
 *
__»¡riù
 
__pos
), 
fg‘pos64
);

808 
	`__REDIRECT
 (
f£os
,

809 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
), 
f£os64
);

811 
	#fg‘pos
 
fg‘pos64


	)

812 
	#f£os
 
f£os64


	)

815 
__END_NAMESPACE_STD


817 #ifdeà
__USE_LARGEFILE64


818 
	`f£eko64
 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
);

819 
__off64_t
 
	$á–lo64
 (
FILE
 *
__¡»am
è
__wur
;

820 
	`fg‘pos64
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos64_t
 *__»¡riù 
__pos
);

821 
	`f£os64
 (
FILE
 *
__¡»am
, cÚ¡ 
åos64_t
 *
__pos
);

824 
__BEGIN_NAMESPACE_STD


826 
	$þ—»¼
 (
FILE
 *
__¡»am
è
__THROW
;

828 
	$ãof
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

830 
	$ã¼Ü
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

831 
__END_NAMESPACE_STD


833 #ifdeà
__USE_MISC


835 
	$þ—»¼_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
;

836 
	$ãof_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

837 
	$ã¼Ü_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

841 
__BEGIN_NAMESPACE_STD


846 
	`³¼Ü
 (cÚ¡ *
__s
);

847 
__END_NAMESPACE_STD


853 
	~<b™s/sys_”¾i¡.h
>

856 #ifdef 
__USE_POSIX


858 
	$fž’o
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

861 #ifdeà
__USE_MISC


863 
	$fž’o_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

867 #ifdeà
__USE_POSIX2


872 
FILE
 *
	$pÝ’
 (cÚ¡ *
__commªd
, cÚ¡ *
__modes
è
__wur
;

878 
	`pþo£
 (
FILE
 *
__¡»am
);

882 #ifdef 
__USE_POSIX


884 *
	$ù”mid
 (*
__s
è
__THROW
;

888 #ifdeà
__USE_XOPEN


890 *
	`cu£rid
 (*
__s
);

894 #ifdef 
__USE_GNU


895 
ob¡ack
;

898 
	$ob¡ack_´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

899 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

900 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

901 
	$ob¡ack_v´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

902 cÚ¡ *
__»¡riù
 
__fÜm©
,

903 
_G_va_li¡
 
__¬gs
)

904 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

908 #ifdeà
__USE_POSIX


912 
	$æockfže
 (
FILE
 *
__¡»am
è
__THROW
;

916 
	$árylockfže
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

919 
	$fuÆockfže
 (
FILE
 *
__¡»am
è
__THROW
;

922 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


926 
	#__Ãed_g‘Ýt


	)

927 
	~<g‘Ýt.h
>

932 #ifdeà
__USE_EXTERN_INLINES


933 
	~<b™s/¡dio.h
>

935 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


936 
	~<b™s/¡dio2.h
>

938 #ifdeà
__LDBL_COMPAT


939 
	~<b™s/¡dio-ldbl.h
>

942 
__END_DECLS


	@/usr/include/string.h

22 #iâdef 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	~<ã©u»s.h
>

27 
	g__BEGIN_DECLS


30 
	#__Ãed_size_t


	)

31 
	#__Ãed_NULL


	)

32 
	~<¡ddef.h
>

35 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

36 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

40 
__BEGIN_NAMESPACE_STD


42 *
	$memýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

43 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

46 *
	$memmove
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
)

47 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

48 
__END_NAMESPACE_STD


53 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


54 *
	$memcýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

55 
__c
, 
size_t
 
__n
)

56 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

60 
__BEGIN_NAMESPACE_STD


62 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

65 
	$memcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

66 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

69 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


72 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

73 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

74 cÚ¡ *
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

75 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

77 #ifdeà
__OPTIMIZE__


78 
__ex‹º_®ways_šlše
 *

79 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW


81  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

84 
__ex‹º_®ways_šlše
 const *

85 
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
è
__THROW


87  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

90 
	}
}

92 *
	$memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

93 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

95 
__END_NAMESPACE_STD


97 #ifdeà
__USE_GNU


100 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


101 "C++" *
	$¿wmemchr
 (*
__s
, 
__c
)

102 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

103 "C++" cÚ¡ *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

104 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

106 *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

107 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

111 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


112 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

113 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

114 "C++" cÚ¡ *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

115 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

117 *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

118 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

123 
__BEGIN_NAMESPACE_STD


125 *
	$¡rýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

126 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

128 *
	$¡ºýy
 (*
__»¡riù
 
__de¡
,

129 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

130 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

133 *
	$¡rÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

134 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

136 *
	$¡ºÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

137 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

140 
	$¡rcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

141 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

143 
	$¡ºcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

144 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

147 
	$¡rcÞl
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

148 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

150 
size_t
 
	$¡rxäm
 (*
__»¡riù
 
__de¡
,

151 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

152 
__THROW
 
	`__nÚnuÎ
 ((2));

153 
__END_NAMESPACE_STD


155 #ifdeà
__USE_XOPEN2K8


159 
	~<xloÿË.h
>

162 
	$¡rcÞl_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
__loÿË_t
 
__l
)

163 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

165 
size_t
 
	$¡rxäm_l
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
,

166 
__loÿË_t
 
__l
è
__THROW
 
	`__nÚnuÎ
 ((2, 4));

169 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


171 *
	$¡rdup
 (cÚ¡ *
__s
)

172 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

178 #ià
defšed
 
__USE_XOPEN2K8


179 *
	$¡ºdup
 (cÚ¡ *
__¡ršg
, 
size_t
 
__n
)

180 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

183 #ià
defšed
 
__USE_GNU
 && defšed 
__GNUC__


185 
	#¡rdu·
(
s
) \

186 (
__ex‹nsiÚ__
 \

188 cÚ¡ *
__Þd
 = (
s
); \

189 
size_t
 
__Ën
 = 
	`¡¾’
 (
__Þd
) + 1; \

190 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
); \

191 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

192 
	}
}))

	)

195 
	#¡ºdu·
(
s
, 
n
) \

196 (
__ex‹nsiÚ__
 \

198 cÚ¡ *
__Þd
 = (
s
); \

199 
size_t
 
__Ën
 = 
	`¡ºËn
 (
__Þd
, (
n
)); \

200 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
 + 1); \

201 
__Ãw
[
__Ën
] = '\0'; \

202 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

203 }))

	)

206 
	g__BEGIN_NAMESPACE_STD


208 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


211 *
¡rchr
 (*
__s
, 
__c
)

212 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

213 cÚ¡ *
¡rchr
 (cÚ¡ *
__s
, 
__c
)

214 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

216 #ifdeà
__OPTIMIZE__


217 
__ex‹º_®ways_šlše
 *

218 
¡rchr
 (*
__s
, 
__c
è
	g__THROW


220  
__bužtš_¡rchr
 (
__s
, 
__c
);

223 
__ex‹º_®ways_šlše
 const *

224 
¡rchr
 (cÚ¡ *
__s
, 
__c
è
	g__THROW


226  
__bužtš_¡rchr
 (
__s
, 
__c
);

231 *
	$¡rchr
 (cÚ¡ *
__s
, 
__c
)

232 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

235 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


238 *
	`¡¼chr
 (*
__s
, 
__c
)

239 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

240 cÚ¡ *
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
)

241 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

243 #ifdeà
__OPTIMIZE__


244 
__ex‹º_®ways_šlše
 *

245 
	`¡¼chr
 (*
__s
, 
__c
è
__THROW


247  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

250 
__ex‹º_®ways_šlše
 const *

251 
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
è
__THROW


253  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

256 
	}
}

258 *
	$¡¼chr
 (cÚ¡ *
__s
, 
__c
)

259 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

261 
__END_NAMESPACE_STD


263 #ifdeà
__USE_GNU


266 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


267 "C++" *
	$¡rchºul
 (*
__s
, 
__c
)

268 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

269 "C++" cÚ¡ *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

270 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

272 *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

273 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

277 
__BEGIN_NAMESPACE_STD


280 
size_t
 
	$¡rc¥n
 (cÚ¡ *
__s
, cÚ¡ *
__»jeù
)

281 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

284 
size_t
 
	$¡r¥n
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

285 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

287 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


290 *
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
)

291 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

292 cÚ¡ *
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

293 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

295 #ifdeà
__OPTIMIZE__


296 
__ex‹º_®ways_šlše
 *

297 
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
è
__THROW


299  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

302 
__ex‹º_®ways_šlše
 const *

303 
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
è
__THROW


305  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

308 
	}
}

310 *
	$¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

311 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

314 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


317 *
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

318 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

319 cÚ¡ *
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

320 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

322 #ifdeà
__OPTIMIZE__


323 
__ex‹º_®ways_šlše
 *

324 
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


326  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

329 
__ex‹º_®ways_šlše
 const *

330 
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


332  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

335 
	}
}

337 *
	$¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

338 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

343 *
	$¡¹ok
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
)

344 
__THROW
 
	`__nÚnuÎ
 ((2));

345 
__END_NAMESPACE_STD


349 *
	$__¡¹ok_r
 (*
__»¡riù
 
__s
,

350 cÚ¡ *
__»¡riù
 
__d–im
,

351 **
__»¡riù
 
__§ve_±r
)

352 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

353 #ifdeà
__USE_POSIX


354 *
	$¡¹ok_r
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
,

355 **
__»¡riù
 
__§ve_±r
)

356 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

359 #ifdeà
__USE_GNU


361 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


362 "C++" *
	$¡rÿ£¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

363 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

364 "C++" cÚ¡ *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
,

365 cÚ¡ *
__ÃedË
)

366 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

368 *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

369 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

373 #ifdeà
__USE_GNU


377 *
	$memmem
 (cÚ¡ *
__hay¡ack
, 
size_t
 
__hay¡ackËn
,

378 cÚ¡ *
__ÃedË
, 
size_t
 
__ÃedËËn
)

379 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 3));

383 *
	$__mempýy
 (*
__»¡riù
 
__de¡
,

384 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

385 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

386 *
	$mempýy
 (*
__»¡riù
 
__de¡
,

387 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

388 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

392 
__BEGIN_NAMESPACE_STD


394 
size_t
 
	$¡¾’
 (cÚ¡ *
__s
)

395 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

396 
__END_NAMESPACE_STD


398 #ifdef 
__USE_XOPEN2K8


401 
size_t
 
	$¡ºËn
 (cÚ¡ *
__¡ršg
, 
size_t
 
__maxËn
)

402 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

406 
__BEGIN_NAMESPACE_STD


408 *
	$¡»¼Ü
 (
__”ºum
è
__THROW
;

409 
__END_NAMESPACE_STD


410 #ifdeà
__USE_XOPEN2K


418 #ià
defšed
 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


421 #ifdeà
__REDIRECT_NTH


422 
	`__REDIRECT_NTH
 (
¡»¼Ü_r
,

423 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
),

424 
__xpg_¡»¼Ü_r
è
	`__nÚnuÎ
 ((2));

426 
	$__xpg_¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

427 
__THROW
 
	`__nÚnuÎ
 ((2));

428 
	#¡»¼Ü_r
 
__xpg_¡»¼Ü_r


	)

433 *
	$¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

434 
__THROW
 
	`__nÚnuÎ
 ((2)è
__wur
;

438 #ifdeà
__USE_XOPEN2K8


440 *
	$¡»¼Ü_l
 (
__”ºum
, 
__loÿË_t
 
__l
è
__THROW
;

446 
	$__bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

448 #ifdeà
__USE_MISC


450 
	$bcÝy
 (cÚ¡ *
__¤c
, *
__de¡
, 
size_t
 
__n
)

451 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

454 
	$bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

457 
	$bcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

458 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

461 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


464 *
	`šdex
 (*
__s
, 
__c
)

465 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

466 cÚ¡ *
	`šdex
 (cÚ¡ *
__s
, 
__c
)

467 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

469 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


470 
__ex‹º_®ways_šlše
 *

471 
	`šdex
 (*
__s
, 
__c
è
__THROW


473  
	`__bužtš_šdex
 (
__s
, 
__c
);

476 
__ex‹º_®ways_šlše
 const *

477 
	`šdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


479  
	`__bužtš_šdex
 (
__s
, 
__c
);

482 
	}
}

484 *
	$šdex
 (cÚ¡ *
__s
, 
__c
)

485 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

489 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


492 *
	`ršdex
 (*
__s
, 
__c
)

493 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

494 cÚ¡ *
	`ršdex
 (cÚ¡ *
__s
, 
__c
)

495 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

497 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


498 
__ex‹º_®ways_šlše
 *

499 
	`ršdex
 (*
__s
, 
__c
è
__THROW


501  
	`__bužtš_ršdex
 (
__s
, 
__c
);

504 
__ex‹º_®ways_šlše
 const *

505 
	`ršdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


507  
	`__bužtš_ršdex
 (
__s
, 
__c
);

510 
	}
}

512 *
	$ršdex
 (cÚ¡ *
__s
, 
__c
)

513 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

518 
	$ffs
 (
__i
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

522 #ifdef 
__USE_GNU


523 
	$ff¦
 (
__l
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

524 
__ex‹nsiÚ__
 
	$ff¦l
 (
__Î
)

525 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

529 
	$¡rÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

530 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

533 
	$¡ºÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

534 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

537 #ifdef 
__USE_GNU


540 
	$¡rÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

541 
__loÿË_t
 
__loc
)

542 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

544 
	$¡ºÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

545 
size_t
 
__n
, 
__loÿË_t
 
__loc
)

546 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 4));

549 #ifdef 
__USE_MISC


552 *
	$¡r£p
 (**
__»¡riù
 
__¡ršgp
,

553 cÚ¡ *
__»¡riù
 
__d–im
)

554 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

557 #ifdef 
__USE_XOPEN2K8


559 *
	$¡rsigÇl
 (
__sig
è
__THROW
;

562 *
	$__¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

563 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

564 *
	$¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

565 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

569 *
	$__¡²ýy
 (*
__»¡riù
 
__de¡
,

570 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

571 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

572 *
	$¡²ýy
 (*
__»¡riù
 
__de¡
,

573 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

574 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

577 #ifdef 
__USE_GNU


579 
	$¡rv”scmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

580 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

583 *
	$¡räy
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

586 *
	$memäob
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

588 #iâdeà
ba£Çme


593 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


594 "C++" *
	$ba£Çme
 (*
__fž’ame
)

595 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

596 "C++" cÚ¡ *
	$ba£Çme
 (cÚ¡ *
__fž’ame
)

597 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

599 *
	$ba£Çme
 (cÚ¡ *
__fž’ame
è
__THROW
 
	`__nÚnuÎ
 ((1));

605 #ià
defšed
 
__GNUC__
 && __GNUC__ >= 2

606 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__OPTIMIZE_SIZE__
 \

607 && !
defšed
 
__NO_INLINE__
 && !defšed 
__ýlu¥lus


627 
	~<b™s/¡ršg.h
>

630 
	~<b™s/¡ršg2.h
>

633 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


635 
	~<b™s/¡ršg3.h
>

639 #ià
defšed
 
__USE_GNU
 && defšed 
__OPTIMIZE__
 \

640 && 
defšed
 
__ex‹º_®ways_šlše
 && 
	$__GNUC_PREREQ
 (3,2)

641 #ià!
defšed
 
_FORCE_INLINES
 && !defšed 
_HAVE_STRING_ARCH_mempýy


643 #undeà
mempýy


644 #undeà
__mempýy


645 
	#mempýy
(
de¡
, 
¤c
, 
n
è
	`__mempýy_šlše
 (de¡, src,‚)

	)

646 
	#__mempýy
(
de¡
, 
¤c
, 
n
è
	`__mempýy_šlše
 (de¡, src,‚)

	)

648 
__ex‹º_®ways_šlše
 *

649 
	$__mempýy_šlše
 (*
__»¡riù
 
__de¡
,

650 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

652  (*è
	`memýy
 (
__de¡
, 
__¤c
, 
__n
) + __n;

653 
	}
}

658 
	g__END_DECLS


	@/usr/include/features.h

18 #iâdef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

97 #undeà
__USE_ISOC11


98 #undeà
__USE_ISOC99


99 #undeà
__USE_ISOC95


100 #undeà
__USE_ISOCXX11


101 #undeà
__USE_POSIX


102 #undeà
__USE_POSIX2


103 #undeà
__USE_POSIX199309


104 #undeà
__USE_POSIX199506


105 #undeà
__USE_XOPEN


106 #undeà
__USE_XOPEN_EXTENDED


107 #undeà
__USE_UNIX98


108 #undeà
__USE_XOPEN2K


109 #undeà
__USE_XOPEN2KXSI


110 #undeà
__USE_XOPEN2K8


111 #undeà
__USE_XOPEN2K8XSI


112 #undeà
__USE_LARGEFILE


113 #undeà
__USE_LARGEFILE64


114 #undeà
__USE_FILE_OFFSET64


115 #undeà
__USE_MISC


116 #undeà
__USE_ATFILE


117 #undeà
__USE_GNU


118 #undeà
__USE_REENTRANT


119 #undeà
__USE_FORTIFY_LEVEL


120 #undeà
__KERNEL_STRICT_NAMES


124 #iâdeà
_LOOSE_KERNEL_NAMES


125 
	#__KERNEL_STRICT_NAMES


	)

135 #ià
defšed
 
__GNUC__
 && defšed 
__GNUC_MINOR__


136 
	#__GNUC_PREREQ
(
maj
, 
mš
) \

137 ((
__GNUC__
 << 16è+ 
__GNUC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

139 
	#__GNUC_PREREQ
(
maj
, 
mš
è0

	)

146 #ià(
defšed
 
_BSD_SOURCE
 || defšed 
_SVID_SOURCE
) \

147 && !
defšed
 
	g_DEFAULT_SOURCE


152 #undeà
_DEFAULT_SOURCE


153 
	#_DEFAULT_SOURCE
 1

	)

157 #ifdeà
_GNU_SOURCE


158 #undeà
_ISOC95_SOURCE


159 
	#_ISOC95_SOURCE
 1

	)

160 #undeà
_ISOC99_SOURCE


161 
	#_ISOC99_SOURCE
 1

	)

162 #undeà
_ISOC11_SOURCE


163 
	#_ISOC11_SOURCE
 1

	)

164 #undeà
_POSIX_SOURCE


165 
	#_POSIX_SOURCE
 1

	)

166 #undeà
_POSIX_C_SOURCE


167 
	#_POSIX_C_SOURCE
 200809L

	)

168 #undeà
_XOPEN_SOURCE


169 
	#_XOPEN_SOURCE
 700

	)

170 #undeà
_XOPEN_SOURCE_EXTENDED


171 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

172 #undeà
_LARGEFILE64_SOURCE


173 
	#_LARGEFILE64_SOURCE
 1

	)

174 #undeà
_DEFAULT_SOURCE


175 
	#_DEFAULT_SOURCE
 1

	)

176 #undeà
_ATFILE_SOURCE


177 
	#_ATFILE_SOURCE
 1

	)

182 #ià(
defšed
 
_DEFAULT_SOURCE
 \

183 || (!
defšed
 
	g__STRICT_ANSI__
 \

184 && !
defšed
 
	g_ISOC99_SOURCE
 \

185 && !
defšed
 
	g_POSIX_SOURCE
 && !defšed 
	g_POSIX_C_SOURCE
 \

186 && !
defšed
 
	g_XOPEN_SOURCE
))

187 #undeà
_DEFAULT_SOURCE


188 
	#_DEFAULT_SOURCE
 1

	)

192 #ià(
defšed
 
_ISOC11_SOURCE
 \

193 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

194 
	#__USE_ISOC11
 1

	)

198 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

199 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

200 
	#__USE_ISOC99
 1

	)

204 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

205 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

206 
	#__USE_ISOC95
 1

	)

213 #ià((
defšed
 
__ýlu¥lus
 && __cplusplus >= 201103L) \

214 || 
defšed
 
__GXX_EXPERIMENTAL_CXX0X__
)

215 
	#__USE_ISOCXX11
 1

	)

221 #ifdeà
_DEFAULT_SOURCE


222 #ià!
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE


223 
	#__USE_POSIX_IMPLICITLY
 1

	)

225 #undeà
_POSIX_SOURCE


226 
	#_POSIX_SOURCE
 1

	)

227 #undeà
_POSIX_C_SOURCE


228 
	#_POSIX_C_SOURCE
 200809L

	)

230 #ià((!
defšed
 
__STRICT_ANSI__
 \

231 || (
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

232 && !
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE
)

233 
	#_POSIX_SOURCE
 1

	)

234 #ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

235 
	#_POSIX_C_SOURCE
 2

	)

236 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

237 
	#_POSIX_C_SOURCE
 199506L

	)

238 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

239 
	#_POSIX_C_SOURCE
 200112L

	)

241 
	#_POSIX_C_SOURCE
 200809L

	)

243 
	#__USE_POSIX_IMPLICITLY
 1

	)

246 #ià(
defšed
 
_POSIX_SOURCE
 \

247 || (
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

248 || 
defšed
 
_XOPEN_SOURCE
)

249 
	#__USE_POSIX
 1

	)

252 #ià
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >ð2 || defšed 
_XOPEN_SOURCE


253 
	#__USE_POSIX2
 1

	)

256 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

257 
	#__USE_POSIX199309
 1

	)

260 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

261 
	#__USE_POSIX199506
 1

	)

264 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

265 
	#__USE_XOPEN2K
 1

	)

266 #undeà
__USE_ISOC95


267 
	#__USE_ISOC95
 1

	)

268 #undeà
__USE_ISOC99


269 
	#__USE_ISOC99
 1

	)

272 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

273 
	#__USE_XOPEN2K8
 1

	)

274 #undeà
_ATFILE_SOURCE


275 
	#_ATFILE_SOURCE
 1

	)

278 #ifdef 
_XOPEN_SOURCE


279 
	#__USE_XOPEN
 1

	)

280 #ià(
_XOPEN_SOURCE
 - 0) >= 500

281 
	#__USE_XOPEN_EXTENDED
 1

	)

282 
	#__USE_UNIX98
 1

	)

283 #undeà
_LARGEFILE_SOURCE


284 
	#_LARGEFILE_SOURCE
 1

	)

285 #ià(
_XOPEN_SOURCE
 - 0) >= 600

286 #ià(
_XOPEN_SOURCE
 - 0) >= 700

287 
	#__USE_XOPEN2K8
 1

	)

288 
	#__USE_XOPEN2K8XSI
 1

	)

290 
	#__USE_XOPEN2K
 1

	)

291 
	#__USE_XOPEN2KXSI
 1

	)

292 #undeà
__USE_ISOC95


293 
	#__USE_ISOC95
 1

	)

294 #undeà
__USE_ISOC99


295 
	#__USE_ISOC99
 1

	)

298 #ifdeà
_XOPEN_SOURCE_EXTENDED


299 
	#__USE_XOPEN_EXTENDED
 1

	)

304 #ifdeà
_LARGEFILE_SOURCE


305 
	#__USE_LARGEFILE
 1

	)

308 #ifdeà
_LARGEFILE64_SOURCE


309 
	#__USE_LARGEFILE64
 1

	)

312 #ià
defšed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

313 
	#__USE_FILE_OFFSET64
 1

	)

316 #ià
defšed
 
_DEFAULT_SOURCE


317 
	#__USE_MISC
 1

	)

320 #ifdef 
_ATFILE_SOURCE


321 
	#__USE_ATFILE
 1

	)

324 #ifdef 
_GNU_SOURCE


325 
	#__USE_GNU
 1

	)

328 #ià
defšed
 
_REENTRANT
 || defšed 
_THREAD_SAFE


329 
	#__USE_REENTRANT
 1

	)

332 #ià
defšed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

333 && 
__GNUC_PREREQ
 (4, 1è&& 
defšed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

334 #ià
_FORTIFY_SOURCE
 > 1

335 
	#__USE_FORTIFY_LEVEL
 2

	)

337 
	#__USE_FORTIFY_LEVEL
 1

	)

340 
	#__USE_FORTIFY_LEVEL
 0

	)

345 
	~<¡dc-´edef.h
>

353 #undeà
__GNU_LIBRARY__


354 
	#__GNU_LIBRARY__
 6

	)

358 
	#__GLIBC__
 2

	)

359 
	#__GLIBC_MINOR__
 23

	)

361 
	#__GLIBC_PREREQ
(
maj
, 
mš
) \

362 ((
__GLIBC__
 << 16è+ 
__GLIBC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

365 #iâdeà
__ASSEMBLER__


366 #iâdeà
_SYS_CDEFS_H


367 
	~<sys/cdefs.h
>

372 #ià
defšed
 
__USE_FILE_OFFSET64
 && !defšed 
__REDIRECT


373 
	#__USE_LARGEFILE
 1

	)

374 
	#__USE_LARGEFILE64
 1

	)

380 #ià
__GNUC_PREREQ
 (2, 7è&& 
defšed
 
__OPTIMIZE__
 \

381 && !
defšed
 
	g__OPTIMIZE_SIZE__
 && !defšed 
	g__NO_INLINE__
 \

382 && 
defšed
 
	g__ex‹º_šlše


383 
	#__USE_EXTERN_INLINES
 1

	)

391 
	~<gnu/¡ubs.h
>

	@/usr/include/getopt.h

19 #iâdeà
_GETOPT_H


21 #iâdeà
__Ãed_g‘Ýt


22 
	#_GETOPT_H
 1

	)

32 #ià!
defšed
 
__GNU_LIBRARY__


33 
	~<ùy³.h
>

36 #iâdeà
__THROW


37 #iâdeà
__GNUC_PREREQ


38 
	#__GNUC_PREREQ
(
maj
, 
mš
è(0)

	)

40 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (2,8)

41 
	#__THROW
 
	`throw
 ()

	)

43 
	#__THROW


	)

47 #ifdef 
__ýlu¥lus


57 *
Ýrg
;

71 
Ýtšd
;

76 
Ý‹¼
;

80 
ÝtÝt
;

82 #iâdeà
__Ãed_g‘Ýt


104 
	sÝtiÚ


106 cÚ¡ *
	gÇme
;

109 
	ghas_¬g
;

110 *
	gæag
;

111 
	gv®
;

116 
	#no_¬gum’t
 0

	)

117 
	#»quœed_¬gum’t
 1

	)

118 
	#ÝtiÚ®_¬gum’t
 2

	)

146 #ifdeà
__GNU_LIBRARY__


150 
g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
, cÚ¡ *
__shÜtÝts
)

151 
__THROW
;

153 #ià
defšed
 
__Ãed_g‘Ýt
 && defšed 
__USE_POSIX2
 \

154 && !
defšed
 
	g__USE_POSIX_IMPLICITLY
 && !defšed 
	g__USE_GNU


158 #ifdeà
__REDIRECT


159 
__REDIRECT_NTH
 (
g‘Ýt
, (
___¬gc
, *cÚ¡ *
___¬gv
,

160 cÚ¡ *
__shÜtÝts
),

161 
__posix_g‘Ýt
);

163 
__posix_g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
,

164 cÚ¡ *
__shÜtÝts
è
__THROW
;

165 
	#g‘Ýt
 
__posix_g‘Ýt


	)

169 
g‘Ýt
 ();

172 #iâdeà
__Ãed_g‘Ýt


173 
g‘Ýt_lÚg
 (
___¬gc
, *cÚ¡ *
___¬gv
,

174 cÚ¡ *
__shÜtÝts
,

175 cÚ¡ 
ÝtiÚ
 *
__lÚgÝts
, *
__lÚgšd
)

176 
__THROW
;

177 
g‘Ýt_lÚg_Úly
 (
___¬gc
, *cÚ¡ *
___¬gv
,

178 cÚ¡ *
__shÜtÝts
,

179 cÚ¡ 
ÝtiÚ
 *
__lÚgÝts
, *
__lÚgšd
)

180 
__THROW
;

184 #ifdef 
__ýlu¥lus


189 #undeà
__Ãed_g‘Ýt


	@/usr/include/libio.h

28 #iâdeà
_IO_STDIO_H


29 
	#_IO_STDIO_H


	)

31 
	~<_G_cÚfig.h
>

33 
	#_IO_åos_t
 
_G_åos_t


	)

34 
	#_IO_åos64_t
 
_G_åos64_t


	)

35 
	#_IO_size_t
 
size_t


	)

36 
	#_IO_ssize_t
 
__ssize_t


	)

37 
	#_IO_off_t
 
__off_t


	)

38 
	#_IO_off64_t
 
__off64_t


	)

39 
	#_IO_pid_t
 
__pid_t


	)

40 
	#_IO_uid_t
 
__uid_t


	)

41 
	#_IO_icÚv_t
 
_G_icÚv_t


	)

42 
	#_IO_HAVE_ST_BLKSIZE
 
_G_HAVE_ST_BLKSIZE


	)

43 
	#_IO_BUFSIZ
 
_G_BUFSIZ


	)

44 
	#_IO_va_li¡
 
_G_va_li¡


	)

45 
	#_IO_wšt_t
 
wšt_t


	)

48 
	#__Ãed___va_li¡


	)

49 
	~<¡d¬g.h
>

50 #ifdeà
__GNUC_VA_LIST


51 #undeà
_IO_va_li¡


52 
	#_IO_va_li¡
 
__gnuc_va_li¡


	)

55 #iâdeà
__P


56 
	~<sys/cdefs.h
>

59 
	#_IO_UNIFIED_JUMPTABLES
 1

	)

61 #iâdeà
EOF


62 
	#EOF
 (-1)

	)

64 #iâdeà
NULL


65 #ià
defšed
 
__GNUG__
 && \

66 (
	g__GNUC__
 > 2 || (__GNUC__ =ð2 && 
__GNUC_MINOR__
 >= 8))

67 
	#NULL
 (
__nuÎ
)

	)

69 #ià!
defšed
(
__ýlu¥lus
)

70 
	#NULL
 ((*)0)

	)

72 
	#NULL
 (0)

	)

77 
	#_IOS_INPUT
 1

	)

78 
	#_IOS_OUTPUT
 2

	)

79 
	#_IOS_ATEND
 4

	)

80 
	#_IOS_APPEND
 8

	)

81 
	#_IOS_TRUNC
 16

	)

82 
	#_IOS_NOCREATE
 32

	)

83 
	#_IOS_NOREPLACE
 64

	)

84 
	#_IOS_BIN
 128

	)

92 
	#_IO_MAGIC
 0xFBAD0000

	)

93 
	#_OLD_STDIO_MAGIC
 0xFABC0000

	)

94 
	#_IO_MAGIC_MASK
 0xFFFF0000

	)

95 
	#_IO_USER_BUF
 1

	)

96 
	#_IO_UNBUFFERED
 2

	)

97 
	#_IO_NO_READS
 4

	)

98 
	#_IO_NO_WRITES
 8

	)

99 
	#_IO_EOF_SEEN
 0x10

	)

100 
	#_IO_ERR_SEEN
 0x20

	)

101 
	#_IO_DELETE_DONT_CLOSE
 0x40

	)

102 
	#_IO_LINKED
 0x80

	)

103 
	#_IO_IN_BACKUP
 0x100

	)

104 
	#_IO_LINE_BUF
 0x200

	)

105 
	#_IO_TIED_PUT_GET
 0x400

	)

106 
	#_IO_CURRENTLY_PUTTING
 0x800

	)

107 
	#_IO_IS_APPENDING
 0x1000

	)

108 
	#_IO_IS_FILEBUF
 0x2000

	)

109 
	#_IO_BAD_SEEN
 0x4000

	)

110 
	#_IO_USER_LOCK
 0x8000

	)

112 
	#_IO_FLAGS2_MMAP
 1

	)

113 
	#_IO_FLAGS2_NOTCANCEL
 2

	)

114 #ifdeà
_LIBC


115 
	#_IO_FLAGS2_FORTIFY
 4

	)

117 
	#_IO_FLAGS2_USER_WBUF
 8

	)

118 #ifdeà
_LIBC


119 
	#_IO_FLAGS2_SCANF_STD
 16

	)

120 
	#_IO_FLAGS2_NOCLOSE
 32

	)

121 
	#_IO_FLAGS2_CLOEXEC
 64

	)

125 
	#_IO_SKIPWS
 01

	)

126 
	#_IO_LEFT
 02

	)

127 
	#_IO_RIGHT
 04

	)

128 
	#_IO_INTERNAL
 010

	)

129 
	#_IO_DEC
 020

	)

130 
	#_IO_OCT
 040

	)

131 
	#_IO_HEX
 0100

	)

132 
	#_IO_SHOWBASE
 0200

	)

133 
	#_IO_SHOWPOINT
 0400

	)

134 
	#_IO_UPPERCASE
 01000

	)

135 
	#_IO_SHOWPOS
 02000

	)

136 
	#_IO_SCIENTIFIC
 04000

	)

137 
	#_IO_FIXED
 010000

	)

138 
	#_IO_UNITBUF
 020000

	)

139 
	#_IO_STDIO
 040000

	)

140 
	#_IO_DONT_CLOSE
 0100000

	)

141 
	#_IO_BOOLALPHA
 0200000

	)

144 
_IO_jump_t
; 
	g_IO_FILE
;

147 #ifdeà
_IO_MTSAFE_IO


150 
	t_IO_lock_t
;

156 
	s_IO_m¬k”
 {

157 
_IO_m¬k”
 *
	m_Ãxt
;

158 
_IO_FILE
 *
	m_sbuf
;

162 
	m_pos
;

164 
£t_¡»ampos
(
¡»ampos
 
¥
è{ 
	m_¥os
 = sp; }

165 
£t_off£t
(
off£t
è{ 
	m_pos
 = off£t; 
	m_¥os
 = (
¡»ampos
)(-2); }

166 
	mpublic
:

167 
¡»amm¬k”
(
¡»ambuf
 *
sb
);

168 ~
¡»amm¬k”
();

169 
§všg
(è{  
	m_¥os
 == -2; }

170 
d–
(
¡»amm¬k”
&);

171 
d–
();

176 
	e__codecvt_»suÉ


178 
	m__codecvt_ok
,

179 
	m__codecvt_·¹Ÿl
,

180 
	m__codecvt_”rÜ
,

181 
	m__codecvt_nocÚv


184 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


187 
	s_IO_codecvt


189 (*
	m__codecvt_de¡r
è(
	m_IO_codecvt
 *);

190 
__codecvt_»suÉ
 (*
__codecvt_do_out
è(
	m_IO_codecvt
 *,

191 
	m__mb¡©e_t
 *,

192 cÚ¡ 
	mwch¬_t
 *,

193 cÚ¡ 
	mwch¬_t
 *,

194 cÚ¡ 
	mwch¬_t
 **, *,

196 
__codecvt_»suÉ
 (*
__codecvt_do_unshiá
è(
	m_IO_codecvt
 *,

197 
	m__mb¡©e_t
 *, *,

199 
__codecvt_»suÉ
 (*
__codecvt_do_š
è(
	m_IO_codecvt
 *,

200 
	m__mb¡©e_t
 *,

202 cÚ¡ **, 
	mwch¬_t
 *,

203 
	mwch¬_t
 *, wchar_t **);

204 (*
	m__codecvt_do_’codšg
è(
	m_IO_codecvt
 *);

205 (*
	m__codecvt_do_®ways_nocÚv
è(
	m_IO_codecvt
 *);

206 (*
	m__codecvt_do_Ëngth
è(
	m_IO_codecvt
 *, 
	m__mb¡©e_t
 *,

207 cÚ¡ *, cÚ¡ *, 
	m_IO_size_t
);

208 (*
	m__codecvt_do_max_Ëngth
è(
	m_IO_codecvt
 *);

210 
_IO_icÚv_t
 
	m__cd_š
;

211 
_IO_icÚv_t
 
	m__cd_out
;

215 
	s_IO_wide_d©a


217 
wch¬_t
 *
	m_IO_»ad_±r
;

218 
wch¬_t
 *
	m_IO_»ad_’d
;

219 
wch¬_t
 *
	m_IO_»ad_ba£
;

220 
wch¬_t
 *
	m_IO_wr™e_ba£
;

221 
wch¬_t
 *
	m_IO_wr™e_±r
;

222 
wch¬_t
 *
	m_IO_wr™e_’d
;

223 
wch¬_t
 *
	m_IO_buf_ba£
;

224 
wch¬_t
 *
	m_IO_buf_’d
;

226 
wch¬_t
 *
	m_IO_§ve_ba£
;

227 
wch¬_t
 *
	m_IO_backup_ba£
;

229 
wch¬_t
 *
	m_IO_§ve_’d
;

231 
__mb¡©e_t
 
	m_IO_¡©e
;

232 
__mb¡©e_t
 
	m_IO_Ï¡_¡©e
;

233 
_IO_codecvt
 
	m_codecvt
;

235 
wch¬_t
 
	m_shÜtbuf
[1];

237 cÚ¡ 
_IO_jump_t
 *
	m_wide_vbË
;

241 
	s_IO_FILE
 {

242 
	m_æags
;

243 
	#_IO_fže_æags
 
_æags


	)

247 * 
	m_IO_»ad_±r
;

248 * 
	m_IO_»ad_’d
;

249 * 
	m_IO_»ad_ba£
;

250 * 
	m_IO_wr™e_ba£
;

251 * 
	m_IO_wr™e_±r
;

252 * 
	m_IO_wr™e_’d
;

253 * 
	m_IO_buf_ba£
;

254 * 
	m_IO_buf_’d
;

256 *
	m_IO_§ve_ba£
;

257 *
	m_IO_backup_ba£
;

258 *
	m_IO_§ve_’d
;

260 
_IO_m¬k”
 *
	m_m¬k”s
;

262 
_IO_FILE
 *
	m_chaš
;

264 
	m_fž’o
;

266 
	m_blksize
;

268 
	m_æags2
;

270 
_IO_off_t
 
	m_Þd_off£t
;

272 
	#__HAVE_COLUMN


	)

274 
	m_cur_cÞumn
;

275 sigÃd 
	m_vbË_off£t
;

276 
	m_shÜtbuf
[1];

280 
_IO_lock_t
 *
	m_lock
;

281 #ifdeà
_IO_USE_OLD_IO_FILE


284 
	s_IO_FILE_com¶‘e


286 
_IO_FILE
 
	m_fže
;

288 #ià
defšed
 
_G_IO_IO_FILE_VERSION
 && _G_IO_IO_FILE_VERSION == 0x20001

289 
_IO_off64_t
 
	m_off£t
;

290 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


292 
_IO_codecvt
 *
	m_codecvt
;

293 
_IO_wide_d©a
 *
	m_wide_d©a
;

294 
_IO_FILE
 *
	m_ä“»s_li¡
;

295 *
	m_ä“»s_buf
;

297 *
	m__·d1
;

298 *
	m__·d2
;

299 *
	m__·d3
;

300 *
	m__·d4
;

302 
size_t
 
	m__·d5
;

303 
	m_mode
;

305 
	m_unu£d2
[15 *  (è- 4 *  (*è-  (
size_t
)];

309 #iâdeà
__ýlu¥lus


310 
_IO_FILE
 
	t_IO_FILE
;

313 
	g_IO_FILE_¶us
;

315 
_IO_FILE_¶us
 
_IO_2_1_¡dš_
;

316 
_IO_FILE_¶us
 
_IO_2_1_¡dout_
;

317 
_IO_FILE_¶us
 
_IO_2_1_¡d”r_
;

318 #iâdeà
_LIBC


319 
	#_IO_¡dš
 ((
_IO_FILE
*)(&
_IO_2_1_¡dš_
))

	)

320 
	#_IO_¡dout
 ((
_IO_FILE
*)(&
_IO_2_1_¡dout_
))

	)

321 
	#_IO_¡d”r
 ((
_IO_FILE
*)(&
_IO_2_1_¡d”r_
))

	)

323 
_IO_FILE
 *
_IO_¡dš
 
©Œibu‹_hidd’
;

324 
_IO_FILE
 *
_IO_¡dout
 
©Œibu‹_hidd’
;

325 
_IO_FILE
 *
_IO_¡d”r
 
©Œibu‹_hidd’
;

333 
__ssize_t
 
	t__io_»ad_â
 (*
	t__cook›
, *
	t__buf
, 
	tsize_t
 
	t__nby‹s
);

341 
__ssize_t
 
	t__io_wr™e_â
 (*
	t__cook›
, cÚ¡ *
	t__buf
,

342 
	tsize_t
 
	t__n
);

350 
	t__io_£ek_â
 (*
	t__cook›
, 
	t_IO_off64_t
 *
	t__pos
, 
	t__w
);

353 
	t__io_þo£_â
 (*
	t__cook›
);

356 #ifdeà
_GNU_SOURCE


358 
__io_»ad_â
 
	tcook›_»ad_funùiÚ_t
;

359 
__io_wr™e_â
 
	tcook›_wr™e_funùiÚ_t
;

360 
__io_£ek_â
 
	tcook›_£ek_funùiÚ_t
;

361 
__io_þo£_â
 
	tcook›_þo£_funùiÚ_t
;

366 
__io_»ad_â
 *
	m»ad
;

367 
__io_wr™e_â
 *
	mwr™e
;

368 
__io_£ek_â
 *
	m£ek
;

369 
__io_þo£_â
 *
	mþo£
;

370 } 
	t_IO_cook›_io_funùiÚs_t
;

371 
_IO_cook›_io_funùiÚs_t
 
	tcook›_io_funùiÚs_t
;

373 
	g_IO_cook›_fže
;

376 
_IO_cook›_š™
 (
_IO_cook›_fže
 *
__cfže
, 
__»ad_wr™e
,

377 *
__cook›
, 
_IO_cook›_io_funùiÚs_t
 
__âs
);

381 #ifdeà
__ýlu¥lus


385 
__und”æow
 (
_IO_FILE
 *);

386 
__uæow
 (
_IO_FILE
 *);

387 
__ov”æow
 (
_IO_FILE
 *, );

388 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


389 
_IO_wšt_t
 
__wund”æow
 (
_IO_FILE
 *);

390 
_IO_wšt_t
 
__wuæow
 (
_IO_FILE
 *);

391 
_IO_wšt_t
 
__wov”æow
 (
_IO_FILE
 *, _IO_wint_t);

394 #ià 
__GNUC__
 >= 3

395 
	#_IO_BE
(
ex´
, 
»s
è
	`__bužtš_ex³ù
 (Óx´),„es)

	)

397 
	#_IO_BE
(
ex´
, 
»s
èÓx´)

	)

400 
	#_IO_g‘c_uÆocked
(
_å
) \

401 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
, 0) \

402 ? 
	`__uæow
 (
_å
è: *(*è(_å)->
_IO_»ad_±r
++)

	)

403 
	#_IO_³ekc_uÆocked
(
_å
) \

404 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
, 0) \

405 && 
	`__und”æow
 (
_å
è=ð
EOF
 ? EOF \

406 : *(*è(
_å
)->
_IO_»ad_±r
)

	)

407 
	#_IO_putc_uÆocked
(
_ch
, 
_å
) \

408 (
	`_IO_BE
 ((
_å
)->
_IO_wr™e_±r
 >ð(_å)->
_IO_wr™e_’d
, 0) \

409 ? 
	`__ov”æow
 (
_å
, (è(
_ch
)) \

410 : (è(*(
_å
)->
_IO_wr™e_±r
++ = (
_ch
)))

	)

412 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


413 
	#_IO_g‘wc_uÆocked
(
_å
) \

414 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ð
NULL
 \

415 || ((
_å
)->
_wide_d©a
->
_IO_»ad_±r
 \

416 >ð(
_å
)->
_wide_d©a
->
_IO_»ad_’d
), 0) \

417 ? 
	`__wuæow
 (
_å
è: (
_IO_wšt_t
è*(_å)->
_wide_d©a
->
_IO_»ad_±r
++)

	)

418 
	#_IO_putwc_uÆocked
(
_wch
, 
_å
) \

419 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ð
NULL
 \

420 || ((
_å
)->
_wide_d©a
->
_IO_wr™e_±r
 \

421 >ð(
_å
)->
_wide_d©a
->
_IO_wr™e_’d
), 0) \

422 ? 
	`__wov”æow
 (
_å
, 
_wch
) \

423 : (
_IO_wšt_t
è(*(
_å
)->
_wide_d©a
->
_IO_wr™e_±r
++ = (
_wch
)))

	)

426 
	#_IO_ãof_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_EOF_SEEN
è!ð0)

	)

427 
	#_IO_ã¼Ü_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_ERR_SEEN
è!ð0)

	)

429 
_IO_g‘c
 (
_IO_FILE
 *
__å
);

430 
_IO_putc
 (
__c
, 
_IO_FILE
 *
__å
);

431 
_IO_ãof
 (
_IO_FILE
 *
__å
è
__THROW
;

432 
_IO_ã¼Ü
 (
_IO_FILE
 *
__å
è
__THROW
;

434 
_IO_³ekc_locked
 (
_IO_FILE
 *
__å
);

437 
	#_IO_PENDING_OUTPUT_COUNT
(
_å
) \

438 ((
_å
)->
_IO_wr™e_±r
 - (_å)->
_IO_wr™e_ba£
)

	)

440 
_IO_æockfže
 (
_IO_FILE
 *è
__THROW
;

441 
_IO_fuÆockfže
 (
_IO_FILE
 *è
__THROW
;

442 
_IO_árylockfže
 (
_IO_FILE
 *è
__THROW
;

444 #ifdeà
_IO_MTSAFE_IO


445 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_locked
 (_å)

	)

446 
	#_IO_æockfže
(
_å
) \

447 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ð0è
	`_IO_æockfže
 (_å)

	)

448 
	#_IO_fuÆockfže
(
_å
) \

449 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ð0è
	`_IO_fuÆockfže
 (_å)

	)

451 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_uÆocked
 (_å)

	)

452 
	#_IO_æockfže
(
_å
è

	)

453 
	#_IO_fuÆockfže
(
_å
è

	)

454 
	#_IO_árylockfže
(
_å
è

	)

455 
	#_IO_þ—nup_»giÚ_¡¬t
(
_fù
, 
_å
è

	)

456 
	#_IO_þ—nup_»giÚ_’d
(
_Do™
è

	)

459 
_IO_vfsÿnf
 (
_IO_FILE
 * 
__»¡riù
, const * __restrict,

460 
_IO_va_li¡
, *
__»¡riù
);

461 
_IO_vårštf
 (
_IO_FILE
 *
__»¡riù
, const *__restrict,

462 
_IO_va_li¡
);

463 
_IO_ssize_t
 
_IO_·dn
 (
_IO_FILE
 *, , _IO_ssize_t);

464 
_IO_size_t
 
_IO_sg‘n
 (
_IO_FILE
 *, *, _IO_size_t);

466 
_IO_off64_t
 
_IO_£ekoff
 (
_IO_FILE
 *, _IO_off64_t, , );

467 
_IO_off64_t
 
_IO_£ekpos
 (
_IO_FILE
 *, _IO_off64_t, );

469 
_IO_ä“_backup_¬—
 (
_IO_FILE
 *è
__THROW
;

471 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


472 
_IO_wšt_t
 
_IO_g‘wc
 (
_IO_FILE
 *
__å
);

473 
_IO_wšt_t
 
_IO_putwc
 (
wch¬_t
 
__wc
, 
_IO_FILE
 *
__å
);

474 
_IO_fwide
 (
_IO_FILE
 *
__å
, 
__mode
è
__THROW
;

475 #ià
__GNUC__
 >= 2

478 #ià
defšed
 
_LIBC
 && defšed 
SHARED


479 
	~<shlib-com·t.h
>

480 #ià
SHLIB_COMPAT
 (
libc
, 
GLIBC_2_0
, 
GLIBC_2_1
)

481 
	#_IO_fwide_maybe_šcom·tibË
 \

482 (
	`__bužtš_ex³ù
 (&
_IO_¡dš_u£d
 =ð
NULL
, 0))

	)

483 cÚ¡ 
_IO_¡dš_u£d
;

484 
w—k_ex‹º
 (
_IO_¡dš_u£d
);

487 #iâdeà
_IO_fwide_maybe_šcom·tibË


488 
	#_IO_fwide_maybe_šcom·tibË
 (0)

	)

492 
	#_IO_fwide
(
__å
, 
__mode
) \

493 ({ 
__»suÉ
 = (
__mode
); \

494 ià(
__»suÉ
 < 0 && ! 
_IO_fwide_maybe_šcom·tibË
) \

496 ià((
__å
)->
_mode
 == 0) \

498 (
__å
)->
_mode
 = -1; \

499 
__»suÉ
 = (
__å
)->
_mode
; \

501 ià(
	`__bužtš_cÚ¡ªt_p
 (
__mode
) && (__mode) == 0) \

502 
__»suÉ
 = 
_IO_fwide_maybe_šcom·tibË
 ? -1 : (
__å
)->
_mode
; \

504 
__»suÉ
 = 
	`_IO_fwide
 (
__å
, __result); \

505 
__»suÉ
; })

	)

508 
_IO_vfwsÿnf
 (
_IO_FILE
 * 
__»¡riù
, cÚ¡ 
wch¬_t
 * __restrict,

509 
_IO_va_li¡
, *
__»¡riù
);

510 
_IO_vfw´štf
 (
_IO_FILE
 *
__»¡riù
, cÚ¡ 
wch¬_t
 *__restrict,

511 
_IO_va_li¡
);

512 
_IO_ssize_t
 
_IO_w·dn
 (
_IO_FILE
 *, 
wšt_t
, _IO_ssize_t);

513 
_IO_ä“_wbackup_¬—
 (
_IO_FILE
 *è
__THROW
;

516 #ifdeà
__LDBL_COMPAT


517 
	~<b™s/libio-ldbl.h
>

520 #ifdeà
__ýlu¥lus


	@/usr/include/xlocale.h

20 #iâdeà
_XLOCALE_H


21 
	#_XLOCALE_H
 1

	)

27 
	s__loÿË_¡ruù


30 
__loÿË_d©a
 *
	m__loÿËs
[13];

33 cÚ¡ *
	m__ùy³_b
;

34 cÚ¡ *
	m__ùy³_tÞow”
;

35 cÚ¡ *
	m__ùy³_touµ”
;

38 cÚ¡ *
	m__Çmes
[13];

39 } *
	t__loÿË_t
;

42 
__loÿË_t
 
	tloÿË_t
;

	@/usr/include/_G_config.h

4 #iâdeà
_G_cÚfig_h


5 
	#_G_cÚfig_h
 1

	)

9 
	~<b™s/ty³s.h
>

10 
	#__Ãed_size_t


	)

11 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


12 
	#__Ãed_wch¬_t


	)

14 
	#__Ãed_NULL


	)

15 
	~<¡ddef.h
>

16 
	#__Ãed_mb¡©e_t


	)

17 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


18 
	#__Ãed_wšt_t


	)

20 
	~<wch¬.h
>

23 
__off_t
 
	m__pos
;

24 
__mb¡©e_t
 
	m__¡©e
;

25 } 
	t_G_åos_t
;

28 
__off64_t
 
	m__pos
;

29 
__mb¡©e_t
 
	m__¡©e
;

30 } 
	t_G_åos64_t
;

31 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


32 
	~<gcÚv.h
>

35 
__gcÚv_šfo
 
	m__cd
;

38 
__gcÚv_šfo
 
	m__cd
;

39 
__gcÚv_¡•_d©a
 
	m__d©a
;

40 } 
	m__combšed
;

41 } 
	t_G_icÚv_t
;

46 
	#_G_va_li¡
 
__gnuc_va_li¡


	)

48 
	#_G_HAVE_MMAP
 1

	)

49 
	#_G_HAVE_MREMAP
 1

	)

51 
	#_G_IO_IO_FILE_VERSION
 0x20001

	)

54 
	#_G_HAVE_ST_BLKSIZE
 
	`defšed
 (
_STATBUF_ST_BLKSIZE
)

	)

56 
	#_G_BUFSIZ
 8192

	)

	@/usr/include/ctype.h

22 #iâdef 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	~<b™s/ty³s.h
>

28 
	g__BEGIN_DECLS


30 #iâdeà
_ISb™


39 
	~<’dŸn.h
>

40 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


41 
	#_ISb™
(
b™
è(1 << (b™))

	)

43 
	#_ISb™
(
b™
è((b™è< 8 ? ((1 << (b™)è<< 8è: ((1 << (b™)è>> 8))

	)

48 
	m_ISuµ”
 = 
_ISb™
 (0),

49 
	m_ISlow”
 = 
_ISb™
 (1),

50 
	m_IS®pha
 = 
_ISb™
 (2),

51 
	m_ISdig™
 = 
_ISb™
 (3),

52 
	m_ISxdig™
 = 
_ISb™
 (4),

53 
	m_IS¥aû
 = 
_ISb™
 (5),

54 
	m_IS´št
 = 
_ISb™
 (6),

55 
	m_ISg¿ph
 = 
_ISb™
 (7),

56 
	m_ISbÏnk
 = 
_ISb™
 (8),

57 
	m_ISúŒl
 = 
_ISb™
 (9),

58 
	m_ISpunù
 = 
_ISb™
 (10),

59 
	m_IS®num
 = 
_ISb™
 (11)

79 cÚ¡ **
	$__ùy³_b_loc
 ()

80 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

81 cÚ¡ 
__št32_t
 **
	$__ùy³_tÞow”_loc
 ()

82 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

83 cÚ¡ 
__št32_t
 **
	$__ùy³_touµ”_loc
 ()

84 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

87 #iâdeà
__ýlu¥lus


88 
	#__isùy³
(
c
, 
ty³
) \

89 ((*
	`__ùy³_b_loc
 ())[(è(
c
)] & (è
ty³
)

	)

90 #–ià
defšed
 
__USE_EXTERN_INLINES


91 
	#__isùy³_f
(
ty³
) \

92 
__ex‹º_šlše
 \

93 
is
##
	`ty³
 (
__c
è
__THROW
 \

95  (*
	`__ùy³_b_loc
 ())[(è(
__c
)] & (è
_IS
##
ty³
; \

96 
	}

	)
}

99 
	#__i§scii
(
c
è(((cè& ~0x7fè=ð0è

	)

100 
	#__tßscii
(
c
è((cè& 0x7fè

	)

102 
	#__exùy³
(
Çme
è
	`Çme
 (è
__THROW


	)

104 
__BEGIN_NAMESPACE_STD


110 
__exùy³
 (
i§Êum
);

111 
__exùy³
 (
i§Íha
);

112 
__exùy³
 (
isúŒl
);

113 
__exùy³
 (
isdig™
);

114 
__exùy³
 (
i¦ow”
);

115 
__exùy³
 (
isg¿ph
);

116 
__exùy³
 (
i¥ršt
);

117 
__exùy³
 (
i¥unù
);

118 
__exùy³
 (
is¥aû
);

119 
__exùy³
 (
isuµ”
);

120 
__exùy³
 (
isxdig™
);

124 
	$tÞow”
 (
__c
è
__THROW
;

127 
	$touµ”
 (
__c
è
__THROW
;

129 
__END_NAMESPACE_STD


133 #ifdef 
__USE_ISOC99


134 
__BEGIN_NAMESPACE_C99


136 
	`__exùy³
 (
isbÏnk
);

138 
__END_NAMESPACE_C99


141 #ifdeà
__USE_GNU


143 
	$isùy³
 (
__c
, 
__mask
è
__THROW
;

146 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


150 
	$i§scii
 (
__c
è
__THROW
;

154 
	$tßscii
 (
__c
è
__THROW
;

158 
	`__exùy³
 (
_touµ”
);

159 
	`__exùy³
 (
_tÞow”
);

163 
	#__tobody
(
c
, 
f
, 
a
, 
¬gs
) \

164 (
__ex‹nsiÚ__
 \

165 ({ 
__»s
; \

166 ià( (
c
) > 1) \

168 ià(
	`__bužtš_cÚ¡ªt_p
 (
c
)) \

170 
__c
 = (
c
); \

171 
__»s
 = 
__c
 < -128 || __ø> 255 ? __ø: (
a
)[__c]; \

174 
__»s
 = 
f
 
¬gs
; \

177 
__»s
 = (
a
)[(è(
c
)]; \

178 
__»s
; 
	}
}))

	)

180 #ià!
defšed
 
__NO_CTYPE


181 #ifdeà
__isùy³_f


182 
	$__isùy³_f
 (
®num
)

183 
	$__isùy³_f
 (
®pha
)

184 
	$__isùy³_f
 (
úŒl
)

185 
	$__isùy³_f
 (
dig™
)

186 
	$__isùy³_f
 (
low”
)

187 
	$__isùy³_f
 (
g¿ph
)

188 
	$__isùy³_f
 (
´št
)

189 
	$__isùy³_f
 (
punù
)

190 
	$__isùy³_f
 (
¥aû
)

191 
	$__isùy³_f
 (
uµ”
)

192 
	$__isùy³_f
 (
xdig™
)

193 #ifdeà
__USE_ISOC99


194 
	$__isùy³_f
 (
bÏnk
)

196 #–ià
defšed
 
__isùy³


197 
	#i§Êum
(
c
è
	`__isùy³
((c), 
_IS®num
)

	)

198 
	#i§Íha
(
c
è
	`__isùy³
((c), 
_IS®pha
)

	)

199 
	#isúŒl
(
c
è
	`__isùy³
((c), 
_ISúŒl
)

	)

200 
	#isdig™
(
c
è
	`__isùy³
((c), 
_ISdig™
)

	)

201 
	#i¦ow”
(
c
è
	`__isùy³
((c), 
_ISlow”
)

	)

202 
	#isg¿ph
(
c
è
	`__isùy³
((c), 
_ISg¿ph
)

	)

203 
	#i¥ršt
(
c
è
	`__isùy³
((c), 
_IS´št
)

	)

204 
	#i¥unù
(
c
è
	`__isùy³
((c), 
_ISpunù
)

	)

205 
	#is¥aû
(
c
è
	`__isùy³
((c), 
_IS¥aû
)

	)

206 
	#isuµ”
(
c
è
	`__isùy³
((c), 
_ISuµ”
)

	)

207 
	#isxdig™
(
c
è
	`__isùy³
((c), 
_ISxdig™
)

	)

208 #ifdeà
__USE_ISOC99


209 
	#isbÏnk
(
c
è
	`__isùy³
((c), 
_ISbÏnk
)

	)

213 #ifdeà
__USE_EXTERN_INLINES


214 
__ex‹º_šlše
 

215 
	`__NTH
 (
	$tÞow”
 (
__c
))

217  
__c
 >ð-128 && __ø< 256 ? (*
	`__ùy³_tÞow”_loc
 ())[__c] : __c;

218 
	}
}

220 
__ex‹º_šlše
 

221 
__NTH
 (
	$touµ”
 (
__c
))

223  
__c
 >ð-128 && __ø< 256 ? (*
	`__ùy³_touµ”_loc
 ())[__c] : __c;

224 
	}
}

227 #ià
__GNUC__
 >ð2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ýlu¥lus


228 
	#tÞow”
(
c
è
	`__tobody
 (c, 
tÞow”
, *
	`__ùy³_tÞow”_loc
 (), (c))

	)

229 
	#touµ”
(
c
è
	`__tobody
 (c, 
touµ”
, *
	`__ùy³_touµ”_loc
 (), (c))

	)

232 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


233 
	#i§scii
(
c
è
	`__i§scii
 (c)

	)

234 
	#tßscii
(
c
è
	`__tßscii
 (c)

	)

236 
	#_tÞow”
(
c
è((è(*
	`__ùy³_tÞow”_loc
 ())[(è(c)])

	)

237 
	#_touµ”
(
c
è((è(*
	`__ùy³_touµ”_loc
 ())[(è(c)])

	)

243 #ifdeà
__USE_XOPEN2K8


257 
	~<xloÿË.h
>

261 
	#__isùy³_l
(
c
, 
ty³
, 
loÿË
) \

262 ((
loÿË
)->
__ùy³_b
[(è(
c
)] & (è
ty³
)

	)

264 
	#__exùy³_l
(
Çme
) \

265 
	`Çme
 (, 
__loÿË_t
è
__THROW


	)

271 
__exùy³_l
 (
i§Êum_l
);

272 
__exùy³_l
 (
i§Íha_l
);

273 
__exùy³_l
 (
isúŒl_l
);

274 
__exùy³_l
 (
isdig™_l
);

275 
__exùy³_l
 (
i¦ow”_l
);

276 
__exùy³_l
 (
isg¿ph_l
);

277 
__exùy³_l
 (
i¥ršt_l
);

278 
__exùy³_l
 (
i¥unù_l
);

279 
__exùy³_l
 (
is¥aû_l
);

280 
__exùy³_l
 (
isuµ”_l
);

281 
__exùy³_l
 (
isxdig™_l
);

283 
__exùy³_l
 (
isbÏnk_l
);

287 
	$__tÞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

288 
	$tÞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

291 
	$__touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

292 
	$touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

294 #ià
__GNUC__
 >ð2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ýlu¥lus


295 
	#__tÞow”_l
(
c
, 
loÿË
) \

296 
	`__tobody
 (
c
, 
__tÞow”_l
, (
loÿË
)->
__ùy³_tÞow”
, (c,†oÿË))

	)

297 
	#__touµ”_l
(
c
, 
loÿË
) \

298 
	`__tobody
 (
c
, 
__touµ”_l
, (
loÿË
)->
__ùy³_touµ”
, (c,†oÿË))

	)

299 
	#tÞow”_l
(
c
, 
loÿË
è
	`__tÞow”_l
 ((c), (loÿË))

	)

300 
	#touµ”_l
(
c
, 
loÿË
è
	`__touµ”_l
 ((c), (loÿË))

	)

304 #iâdeà
__NO_CTYPE


305 
	#__i§Êum_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®num
, (l))

	)

306 
	#__i§Íha_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®pha
, (l))

	)

307 
	#__isúŒl_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISúŒl
, (l))

	)

308 
	#__isdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISdig™
, (l))

	)

309 
	#__i¦ow”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISlow”
, (l))

	)

310 
	#__isg¿ph_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISg¿ph
, (l))

	)

311 
	#__i¥ršt_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS´št
, (l))

	)

312 
	#__i¥unù_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISpunù
, (l))

	)

313 
	#__is¥aû_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS¥aû
, (l))

	)

314 
	#__isuµ”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISuµ”
, (l))

	)

315 
	#__isxdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISxdig™
, (l))

	)

317 
	#__isbÏnk_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISbÏnk
, (l))

	)

319 #ifdeà
__USE_MISC


320 
	#__i§scii_l
(
c
,
l
è(Ö), 
	`__i§scii
 (c))

	)

321 
	#__tßscii_l
(
c
,
l
è(Ö), 
	`__tßscii
 (c))

	)

324 
	#i§Êum_l
(
c
,
l
è
	`__i§Êum_l
 ((c), (l))

	)

325 
	#i§Íha_l
(
c
,
l
è
	`__i§Íha_l
 ((c), (l))

	)

326 
	#isúŒl_l
(
c
,
l
è
	`__isúŒl_l
 ((c), (l))

	)

327 
	#isdig™_l
(
c
,
l
è
	`__isdig™_l
 ((c), (l))

	)

328 
	#i¦ow”_l
(
c
,
l
è
	`__i¦ow”_l
 ((c), (l))

	)

329 
	#isg¿ph_l
(
c
,
l
è
	`__isg¿ph_l
 ((c), (l))

	)

330 
	#i¥ršt_l
(
c
,
l
è
	`__i¥ršt_l
 ((c), (l))

	)

331 
	#i¥unù_l
(
c
,
l
è
	`__i¥unù_l
 ((c), (l))

	)

332 
	#is¥aû_l
(
c
,
l
è
	`__is¥aû_l
 ((c), (l))

	)

333 
	#isuµ”_l
(
c
,
l
è
	`__isuµ”_l
 ((c), (l))

	)

334 
	#isxdig™_l
(
c
,
l
è
	`__isxdig™_l
 ((c), (l))

	)

336 
	#isbÏnk_l
(
c
,
l
è
	`__isbÏnk_l
 ((c), (l))

	)

338 #ifdeà
__USE_MISC


339 
	#i§scii_l
(
c
,
l
è
	`__i§scii_l
 ((c), (l))

	)

340 
	#tßscii_l
(
c
,
l
è
	`__tßscii_l
 ((c), (l))

	)

347 
__END_DECLS


	@/usr/include/stdc-predef.h

18 #iâdef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifdeà
__GCC_IEC_559


37 #ià
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifdeà
__GCC_IEC_559_COMPLEX


45 #ià
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

55 
	#__STDC_ISO_10646__
 201505L

	)

58 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/endian.h

18 #iâdef 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<ã©u»s.h
>

31 
	#__LITTLE_ENDIAN
 1234

	)

32 
	#__BIG_ENDIAN
 4321

	)

33 
	#__PDP_ENDIAN
 3412

	)

36 
	~<b™s/’dŸn.h
>

40 #iâdeà
__FLOAT_WORD_ORDER


41 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

44 #ifdef 
__USE_MISC


45 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

46 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

47 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

48 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

51 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


52 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èLO, 
	)
HI

53 #–ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


54 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èHI, 
	)
LO

58 #ià
defšed
 
__USE_MISC
 && !defšed 
__ASSEMBLER__


60 
	~<b™s/by‹sw­.h
>

62 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


63 
	#htobe16
(
x
è
	`__bsw­_16
 (x)

	)

64 
	#htÞe16
(
x
è(x)

	)

65 
	#be16toh
(
x
è
	`__bsw­_16
 (x)

	)

66 
	#Ë16toh
(
x
è(x)

	)

68 
	#htobe32
(
x
è
	`__bsw­_32
 (x)

	)

69 
	#htÞe32
(
x
è(x)

	)

70 
	#be32toh
(
x
è
	`__bsw­_32
 (x)

	)

71 
	#Ë32toh
(
x
è(x)

	)

73 
	#htobe64
(
x
è
	`__bsw­_64
 (x)

	)

74 
	#htÞe64
(
x
è(x)

	)

75 
	#be64toh
(
x
è
	`__bsw­_64
 (x)

	)

76 
	#Ë64toh
(
x
è(x)

	)

79 
	#htobe16
(
x
è(x)

	)

80 
	#htÞe16
(
x
è
	`__bsw­_16
 (x)

	)

81 
	#be16toh
(
x
è(x)

	)

82 
	#Ë16toh
(
x
è
	`__bsw­_16
 (x)

	)

84 
	#htobe32
(
x
è(x)

	)

85 
	#htÞe32
(
x
è
	`__bsw­_32
 (x)

	)

86 
	#be32toh
(
x
è(x)

	)

87 
	#Ë32toh
(
x
è
	`__bsw­_32
 (x)

	)

89 
	#htobe64
(
x
è(x)

	)

90 
	#htÞe64
(
x
è
	`__bsw­_64
 (x)

	)

91 
	#be64toh
(
x
è(x)

	)

92 
	#Ë64toh
(
x
è
	`__bsw­_64
 (x)

	)

	@/usr/include/gconv.h

22 #iâdeà
_GCONV_H


23 
	#_GCONV_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	#__Ãed_mb¡©e_t


	)

27 
	#__Ãed_wšt_t


	)

28 
	~<wch¬.h
>

29 
	#__Ãed_size_t


	)

30 
	#__Ãed_wch¬_t


	)

31 
	~<¡ddef.h
>

34 
	#__UNKNOWN_10646_CHAR
 ((
wch¬_t
è0xfffd)

	)

39 
	m__GCONV_OK
 = 0,

40 
	m__GCONV_NOCONV
,

41 
	m__GCONV_NODB
,

42 
	m__GCONV_NOMEM
,

44 
	m__GCONV_EMPTY_INPUT
,

45 
	m__GCONV_FULL_OUTPUT
,

46 
	m__GCONV_ILLEGAL_INPUT
,

47 
	m__GCONV_INCOMPLETE_INPUT
,

49 
	m__GCONV_ILLEGAL_DESCRIPTOR
,

50 
	m__GCONV_INTERNAL_ERROR


57 
	m__GCONV_IS_LAST
 = 0x0001,

58 
	m__GCONV_IGNORE_ERRORS
 = 0x0002,

59 
	m__GCONV_SWAP
 = 0x0004,

60 
	m__GCONV_TRANSLIT
 = 0x0008

65 
	g__gcÚv_¡•
;

66 
	g__gcÚv_¡•_d©a
;

67 
	g__gcÚv_lßded_objeù
;

71 (*
	t__gcÚv_fù
è(
	t__gcÚv_¡•
 *, 
	t__gcÚv_¡•_d©a
 *,

73 **, 
	tsize_t
 *, , );

76 
	$wšt_t
 (*
	t__gcÚv_btowc_fù
è(
	t__gcÚv_¡•
 *, );

79 (*
	t__gcÚv_š™_fù
è(
	t__gcÚv_¡•
 *);

80 (*
	t__gcÚv_’d_fù
è(
	t__gcÚv_¡•
 *);

84 
	s__gcÚv_¡•


86 
__gcÚv_lßded_objeù
 *
__shlib_hªdË
;

87 cÚ¡ *
__modÇme
;

89 
__couÁ”
;

91 *
__äom_Çme
;

92 *
__to_Çme
;

94 
__gcÚv_fù
 
__fù
;

95 
__gcÚv_btowc_fù
 
__btowc_fù
;

96 
__gcÚv_š™_fù
 
__š™_fù
;

97 
__gcÚv_’d_fù
 
__’d_fù
;

101 
__mš_Ãeded_äom
;

102 
__max_Ãeded_äom
;

103 
__mš_Ãeded_to
;

104 
__max_Ãeded_to
;

107 
__¡©eful
;

109 *
__d©a
;

114 
	s__gcÚv_¡•_d©a


116 *
__outbuf
;

117 *
__outbuãnd
;

121 
__æags
;

125 
__švoÿtiÚ_couÁ”
;

129 
__š‹º®_u£
;

131 
__mb¡©e_t
 *
__¡©•
;

132 
__mb¡©e_t
 
__¡©e
;

138 
	s__gcÚv_šfo


140 
size_t
 
__n¡•s
;

141 
__gcÚv_¡•
 *
__¡•s
;

142 
__ex‹nsiÚ__
 
__gcÚv_¡•_d©a
 
__d©a
 
__æex¬r
;

143 } *
	t__gcÚv_t
;

146 
	`__gcÚv_Œª¦™”©e
 (
__gcÚv_¡•
 *
¡•
,

147 
__gcÚv_¡•_d©a
 *
¡•_d©a
,

148 cÚ¡ *
šbuf¡¬t
,

149 cÚ¡ **
šbuå
,

150 cÚ¡ *
šbuãnd
,

151 **
outbuf¡¬t
,

152 
size_t
 *
œ»v”sibË
);

	@/usr/include/wchar.h

23 #iâdeà
_WCHAR_H


25 #ià!
defšed
 
__Ãed_mb¡©e_t
 && !defšed 
__Ãed_wšt_t


26 
	#_WCHAR_H
 1

	)

27 
	~<ã©u»s.h
>

30 #ifdeà
_WCHAR_H


32 
	#__Ãed___FILE


	)

33 #ià
defšed
 
__USE_UNIX98
 || defšed 
__USE_XOPEN2K


34 
	#__Ãed_FILE


	)

36 
	~<¡dio.h
>

38 
	#__Ãed___va_li¡


	)

39 
	~<¡d¬g.h
>

41 
	~<b™s/wch¬.h
>

44 
	#__Ãed_size_t


	)

45 
	#__Ãed_wch¬_t


	)

46 
	#__Ãed_NULL


	)

48 #ià
defšed
 
_WCHAR_H
 || defšed 
__Ãed_wšt_t
 || !defšed 
__WINT_TYPE__


49 #undeà
__Ãed_wšt_t


50 
	#__Ãed_wšt_t


	)

51 
	~<¡ddef.h
>

55 #iâdeà
_WINT_T


60 
	#_WINT_T


	)

61 
	twšt_t
;

65 #ià
defšed
 
__ýlu¥lus
 && defšed 
_GLIBCPP_USE_NAMESPACES
 \

66 && 
defšed
 
__WINT_TYPE__


67 
__BEGIN_NAMESPACE_STD


68 
__WINT_TYPE__
 
	twšt_t
;

69 
	g__END_NAMESPACE_STD


74 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

75 
	#__CORRECT_ISO_CPP_WCHAR_H_PROTO


	)

79 #ià(
defšed
 
_WCHAR_H
 || defšed 
__Ãed_mb¡©e_t
è&& !defšed 
____mb¡©e_t_defšed


80 
	#____mb¡©e_t_defšed
 1

	)

84 
	m__couÁ
;

87 #ifdeà
__WINT_TYPE__


88 
__WINT_TYPE__
 
	m__wch
;

90 
wšt_t
 
	m__wch
;

92 
	m__wchb
[4];

93 } 
	m__v®ue
;

94 } 
	t__mb¡©e_t
;

96 #undeà
__Ãed_mb¡©e_t


101 #ifdeà
_WCHAR_H


103 #iâdeà
__mb¡©e_t_defšed


104 
__BEGIN_NAMESPACE_C99


106 
__mb¡©e_t
 
	tmb¡©e_t
;

107 
	g__END_NAMESPACE_C99


108 
	#__mb¡©e_t_defšed
 1

	)

111 #ifdeà
__USE_GNU


112 
	$__USING_NAMESPACE_C99
(
mb¡©e_t
)

115 #iâdeà
WCHAR_MIN


117 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

118 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

121 #iâdeà
WEOF


122 
	#WEOF
 (0xffffffffu)

	)

127 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_UNIX98


128 
	~<wùy³.h
>

132 
__BEGIN_DECLS


134 
__BEGIN_NAMESPACE_STD


137 
tm
;

138 
__END_NAMESPACE_STD


142 
	$__USING_NAMESPACE_STD
(
tm
)

145 
__BEGIN_NAMESPACE_STD


147 
wch¬_t
 *
	$wcsýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

148 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
)

149 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

152 
wch¬_t
 *
	$wc¢ýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

153 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

154 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

157 
wch¬_t
 *
	$wcsÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

158 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
)

159 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

161 
wch¬_t
 *
	$wc¢ÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

162 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

163 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

166 
	$wcscmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
)

167 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

169 
	$wc¢cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

170 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

171 
__END_NAMESPACE_STD


173 #ifdeà
__USE_XOPEN2K8


175 
	$wcsÿ£cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

178 
	$wc¢ÿ£cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

179 
size_t
 
__n
è
__THROW
;

183 
	~<xloÿË.h
>

185 
	$wcsÿ£cmp_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

186 
__loÿË_t
 
__loc
è
__THROW
;

188 
	$wc¢ÿ£cmp_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

189 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

192 
__BEGIN_NAMESPACE_STD


195 
	$wcscÞl
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

199 
size_t
 
	$wcsxäm
 (
wch¬_t
 *
__»¡riù
 
__s1
,

200 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

201 
__END_NAMESPACE_STD


203 #ifdeà
__USE_XOPEN2K8


209 
	$wcscÞl_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

210 
__loÿË_t
 
__loc
è
__THROW
;

215 
size_t
 
	$wcsxäm_l
 (
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

216 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

219 
wch¬_t
 *
	$wcsdup
 (cÚ¡ 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_m®loc__
;

222 
__BEGIN_NAMESPACE_STD


224 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


225 "C++" 
wch¬_t
 *
	$wcschr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

226 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

227 "C++" cÚ¡ 
wch¬_t
 *
	$wcschr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

228 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

230 
wch¬_t
 *
	$wcschr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

231 
__THROW
 
__©Œibu‹_pu»__
;

234 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


235 "C++" 
wch¬_t
 *
	$wc¤chr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

236 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

237 "C++" cÚ¡ 
wch¬_t
 *
	$wc¤chr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

238 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

240 
wch¬_t
 *
	$wc¤chr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

241 
__THROW
 
__©Œibu‹_pu»__
;

243 
__END_NAMESPACE_STD


245 #ifdeà
__USE_GNU


248 
wch¬_t
 *
	$wcschºul
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__wc
)

249 
__THROW
 
__©Œibu‹_pu»__
;

252 
__BEGIN_NAMESPACE_STD


255 
size_t
 
	$wcsc¥n
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__»jeù
)

256 
__THROW
 
__©Œibu‹_pu»__
;

259 
size_t
 
	$wcs¥n
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

260 
__THROW
 
__©Œibu‹_pu»__
;

262 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


263 "C++" 
wch¬_t
 *
	$wc¥brk
 (
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

264 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

265 "C++" cÚ¡ 
wch¬_t
 *
	$wc¥brk
 (cÚ¡ 
wch¬_t
 *
__wcs
,

266 cÚ¡ 
wch¬_t
 *
__acû±
)

267 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

269 
wch¬_t
 *
	$wc¥brk
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

270 
__THROW
 
__©Œibu‹_pu»__
;

273 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


274 "C++" 
wch¬_t
 *
	$wcs¡r
 (
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

275 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

276 "C++" cÚ¡ 
wch¬_t
 *
	$wcs¡r
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
,

277 cÚ¡ 
wch¬_t
 *
__ÃedË
)

278 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

280 
wch¬_t
 *
	$wcs¡r
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

281 
__THROW
 
__©Œibu‹_pu»__
;

285 
wch¬_t
 *
	$wc¡ok
 (
wch¬_t
 *
__»¡riù
 
__s
,

286 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__d–im
,

287 
wch¬_t
 **
__»¡riù
 
__±r
è
__THROW
;

290 
size_t
 
	$wc¦’
 (cÚ¡ 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_pu»__
;

291 
__END_NAMESPACE_STD


293 #ifdeà
__USE_XOPEN


295 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


296 "C++" 
wch¬_t
 *
	$wcswcs
 (
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

297 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

298 "C++" cÚ¡ 
wch¬_t
 *
	$wcswcs
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
,

299 cÚ¡ 
wch¬_t
 *
__ÃedË
)

300 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

302 
wch¬_t
 *
	$wcswcs
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

303 
__THROW
 
__©Œibu‹_pu»__
;

307 #ifdeà
__USE_XOPEN2K8


309 
size_t
 
	$wc¢Ën
 (cÚ¡ 
wch¬_t
 *
__s
, 
size_t
 
__maxËn
)

310 
__THROW
 
__©Œibu‹_pu»__
;

314 
__BEGIN_NAMESPACE_STD


316 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


317 "C++" 
wch¬_t
 *
	$wmemchr
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

318 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

319 "C++" cÚ¡ 
wch¬_t
 *
	$wmemchr
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__c
,

320 
size_t
 
__n
)

321 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

323 
wch¬_t
 *
	$wmemchr
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

324 
__THROW
 
__©Œibu‹_pu»__
;

328 
	$wmemcmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

329 
__THROW
 
__©Œibu‹_pu»__
;

332 
wch¬_t
 *
	$wmemýy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

333 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

337 
wch¬_t
 *
	$wmemmove
 (
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

338 
__THROW
;

341 
wch¬_t
 *
	$wmem£t
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
è
__THROW
;

342 
__END_NAMESPACE_STD


344 #ifdeà
__USE_GNU


347 
wch¬_t
 *
	$wmempýy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

348 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
)

349 
__THROW
;

353 
__BEGIN_NAMESPACE_STD


356 
wšt_t
 
	$btowc
 (
__c
è
__THROW
;

360 
	$wùob
 (
wšt_t
 
__c
è
__THROW
;

364 
	$mbsš™
 (cÚ¡ 
mb¡©e_t
 *
__ps
è
__THROW
 
__©Œibu‹_pu»__
;

368 
size_t
 
	$mb¹owc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

369 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

370 
mb¡©e_t
 *
__»¡riù
 
__p
è
__THROW
;

373 
size_t
 
	$wütomb
 (*
__»¡riù
 
__s
, 
wch¬_t
 
__wc
,

374 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

377 
size_t
 
	$__mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

378 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

379 
size_t
 
	$mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

380 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

381 
__END_NAMESPACE_STD


383 #ifdeà
__USE_EXTERN_INLINES


389 
wšt_t
 
	$__btowc_®Ÿs
 (
__c
è
	`__asm
 ("btowc");

390 
__ex‹º_šlše
 
wšt_t


391 
	`__NTH
 (
	$btowc
 (
__c
))

392 {  (
	`__bužtš_cÚ¡ªt_p
 (
__c
) && __c >= '\0' && __c <= '\x7f'

393 ? (
wšt_t
è
__c
 : 
	`__btowc_®Ÿs
 (__c)); 
	}
}

395 
	$__wùob_®Ÿs
 (
wšt_t
 
__c
è
	`__asm
 ("wctob");

396 
__ex‹º_šlše
 

397 
	`__NTH
 (
	$wùob
 (
wšt_t
 
__wc
))

398 {  (
	`__bužtš_cÚ¡ªt_p
 (
__wc
è&& __wø>ð
L
'\0' && __wc <= L'\x7f'

399 ? (è
__wc
 : 
	`__wùob_®Ÿs
 (__wc)); 
	}
}

401 
__ex‹º_šlše
 
size_t


402 
__NTH
 (
	$mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

403 
mb¡©e_t
 *
__»¡riù
 
__ps
))

404 {  (
__ps
 !ð
NULL


405 ? 
	`mb¹owc
 (
NULL
, 
__s
, 
__n
, 
__ps
è: 
	`__mb¾’
 (__s, __n, NULL)); 
	}
}

408 
__BEGIN_NAMESPACE_STD


411 
size_t
 
	$mb¤towcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

412 cÚ¡ **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

413 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

417 
size_t
 
	$wc¤tombs
 (*
__»¡riù
 
__d¡
,

418 cÚ¡ 
wch¬_t
 **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

419 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

420 
__END_NAMESPACE_STD


423 #ifdef 
__USE_XOPEN2K8


426 
size_t
 
	$mb¢¹owcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

427 cÚ¡ **
__»¡riù
 
__¤c
, 
size_t
 
__nmc
,

428 
size_t
 
__Ën
, 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

432 
size_t
 
	$wc¢¹ombs
 (*
__»¡riù
 
__d¡
,

433 cÚ¡ 
wch¬_t
 **
__»¡riù
 
__¤c
,

434 
size_t
 
__nwc
, size_ˆ
__Ën
,

435 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

440 #ifdeà
__USE_XOPEN


442 
	$wcwidth
 (
wch¬_t
 
__c
è
__THROW
;

446 
	$wcswidth
 (cÚ¡ 
wch¬_t
 *
__s
, 
size_t
 
__n
è
__THROW
;

450 
__BEGIN_NAMESPACE_STD


453 
	$wc¡od
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

454 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

455 
__END_NAMESPACE_STD


457 #ifdeà
__USE_ISOC99


458 
__BEGIN_NAMESPACE_C99


460 
	$wc¡of
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

461 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

462 
	$wc¡Þd
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

463 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

464 
__END_NAMESPACE_C99


468 
__BEGIN_NAMESPACE_STD


471 
	$wc¡Þ
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

472 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
è
__THROW
;

476 
	$wc¡oul
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

477 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

478 
__THROW
;

479 
__END_NAMESPACE_STD


481 #ifdeà
__USE_ISOC99


482 
__BEGIN_NAMESPACE_C99


485 
__ex‹nsiÚ__


486 
	$wc¡Þl
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

487 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

488 
__THROW
;

492 
__ex‹nsiÚ__


493 
	$wc¡ouÎ
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

494 
wch¬_t
 **
__»¡riù
 
__’d±r
,

495 
__ba£
è
__THROW
;

496 
__END_NAMESPACE_C99


499 #ifdeà
__USE_GNU


502 
__ex‹nsiÚ__


503 
	$wc¡oq
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

504 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

505 
__THROW
;

509 
__ex‹nsiÚ__


510 
	$wc¡ouq
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

511 
wch¬_t
 **
__»¡riù
 
__’d±r
,

512 
__ba£
è
__THROW
;

515 #ifdeà
__USE_GNU


529 
	~<xloÿË.h
>

533 
	$wc¡Þ_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

534 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
,

535 
__loÿË_t
 
__loc
è
__THROW
;

537 
	$wc¡oul_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

538 
wch¬_t
 **
__»¡riù
 
__’d±r
,

539 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

541 
__ex‹nsiÚ__


542 
	$wc¡Þl_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

543 
wch¬_t
 **
__»¡riù
 
__’d±r
,

544 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

546 
__ex‹nsiÚ__


547 
	$wc¡ouÎ_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

548 
wch¬_t
 **
__»¡riù
 
__’d±r
,

549 
__ba£
, 
__loÿË_t
 
__loc
)

550 
__THROW
;

552 
	$wc¡od_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

553 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

554 
__THROW
;

556 
	$wc¡of_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

557 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

558 
__THROW
;

560 
	$wc¡Þd_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

561 
wch¬_t
 **
__»¡riù
 
__’d±r
,

562 
__loÿË_t
 
__loc
è
__THROW
;

566 #ifdeà
__USE_XOPEN2K8


569 
wch¬_t
 *
	$wýýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

570 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

574 
wch¬_t
 *
	$wýnýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

575 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

576 
__THROW
;

583 
__FILE
 *
	$Ý’_wmem¡»am
 (
wch¬_t
 **
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
;

586 #ià
defšed
 
__USE_ISOC95
 || defšed 
__USE_UNIX98


587 
__BEGIN_NAMESPACE_STD


590 
	$fwide
 (
__FILE
 *
__å
, 
__mode
è
__THROW
;

597 
	`fw´štf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

598 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

604 
	`w´štf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

607 
	$sw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

608 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

609 
__THROW
 ;

615 
	`vfw´štf
 (
__FILE
 *
__»¡riù
 
__s
,

616 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

617 
__gnuc_va_li¡
 
__¬g
)

623 
	`vw´štf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

624 
__gnuc_va_li¡
 
__¬g
)

628 
	$vsw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

629 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

630 
__gnuc_va_li¡
 
__¬g
)

631 
__THROW
 ;

638 
	`fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

639 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

645 
	`wsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

648 
	$swsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

649 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

650 
__THROW
 ;

652 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

653 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

654 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

655 #ifdeà
__REDIRECT


659 
	`__REDIRECT
 (
fwsÿnf
, (
__FILE
 *
__»¡riù
 
__¡»am
,

660 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

661 
__isoc99_fwsÿnf
)

663 
	`__REDIRECT
 (
wsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

664 
__isoc99_wsÿnf
)

666 
	`__REDIRECT_NTH
 (
swsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

667 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

668 ...), 
__isoc99_swsÿnf
)

671 
	`__isoc99_fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

672 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

673 
	`__isoc99_wsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

674 
	$__isoc99_swsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

675 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

676 
__THROW
;

677 
	#fwsÿnf
 
__isoc99_fwsÿnf


	)

678 
	#wsÿnf
 
__isoc99_wsÿnf


	)

679 
	#swsÿnf
 
__isoc99_swsÿnf


	)

683 
__END_NAMESPACE_STD


686 #ifdeà
__USE_ISOC99


687 
__BEGIN_NAMESPACE_C99


692 
	`vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

693 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

694 
__gnuc_va_li¡
 
__¬g
)

700 
	`vwsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

701 
__gnuc_va_li¡
 
__¬g
)

704 
	$vswsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

705 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

706 
__gnuc_va_li¡
 
__¬g
)

707 
__THROW
 ;

709 #ià!
defšed
 
__USE_GNU
 \

710 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

711 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

712 #ifdeà
__REDIRECT


713 
	`__REDIRECT
 (
vfwsÿnf
, (
__FILE
 *
__»¡riù
 
__s
,

714 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

715 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vfwsÿnf
)

717 
	`__REDIRECT
 (
vwsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

718 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vwsÿnf
)

720 
	`__REDIRECT_NTH
 (
vswsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

721 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

722 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vswsÿnf
)

725 
	`__isoc99_vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

726 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

727 
__gnuc_va_li¡
 
__¬g
);

728 
	`__isoc99_vwsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

729 
__gnuc_va_li¡
 
__¬g
);

730 
	$__isoc99_vswsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

731 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

732 
__gnuc_va_li¡
 
__¬g
è
__THROW
;

733 
	#vfwsÿnf
 
__isoc99_vfwsÿnf


	)

734 
	#vwsÿnf
 
__isoc99_vwsÿnf


	)

735 
	#vswsÿnf
 
__isoc99_vswsÿnf


	)

739 
__END_NAMESPACE_C99


743 
__BEGIN_NAMESPACE_STD


748 
wšt_t
 
	`fg‘wc
 (
__FILE
 *
__¡»am
);

749 
wšt_t
 
	`g‘wc
 (
__FILE
 *
__¡»am
);

755 
wšt_t
 
	`g‘wch¬
 ();

762 
wšt_t
 
	`åutwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

763 
wšt_t
 
	`putwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

769 
wšt_t
 
	`putwch¬
 (
wch¬_t
 
__wc
);

777 
wch¬_t
 *
	`fg‘ws
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

778 
__FILE
 *
__»¡riù
 
__¡»am
);

784 
	`åutws
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ws
,

785 
__FILE
 *
__»¡riù
 
__¡»am
);

792 
wšt_t
 
	`ung‘wc
 (wšt_ˆ
__wc
, 
__FILE
 *
__¡»am
);

793 
__END_NAMESPACE_STD


796 #ifdeà
__USE_GNU


804 
wšt_t
 
	`g‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

805 
wšt_t
 
	`g‘wch¬_uÆocked
 ();

813 
wšt_t
 
	`fg‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

821 
wšt_t
 
	`åutwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

830 
wšt_t
 
	`putwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

831 
wšt_t
 
	`putwch¬_uÆocked
 (
wch¬_t
 
__wc
);

840 
wch¬_t
 *
	`fg‘ws_uÆocked
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

841 
__FILE
 *
__»¡riù
 
__¡»am
);

849 
	`åutws_uÆocked
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ws
,

850 
__FILE
 *
__»¡riù
 
__¡»am
);

854 
__BEGIN_NAMESPACE_C99


858 
size_t
 
	$wcsáime
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

859 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

860 cÚ¡ 
tm
 *
__»¡riù
 
__
è
__THROW
;

861 
__END_NAMESPACE_C99


863 #ifdeà
__USE_GNU


864 
	~<xloÿË.h
>

868 
size_t
 
	$wcsáime_l
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

869 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

870 cÚ¡ 
tm
 *
__»¡riù
 
__
,

871 
__loÿË_t
 
__loc
è
__THROW
;

880 #ià
defšed
 
__USE_UNIX98
 && !defšed 
__USE_GNU


881 
	#__Ãed_iswxxx


	)

882 
	~<wùy³.h
>

886 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


887 
	~<b™s/wch¬2.h
>

890 #ifdeà
__LDBL_COMPAT


891 
	~<b™s/wch¬-ldbl.h
>

894 
__END_DECLS


902 #undeà
__Ãed_mb¡©e_t


903 #undeà
__Ãed_wšt_t


	@/usr/include/wctype.h

23 #iâdeà
_WCTYPE_H


25 
	~<ã©u»s.h
>

26 
	~<b™s/ty³s.h
>

28 #iâdeà
__Ãed_iswxxx


29 
	#_WCTYPE_H
 1

	)

32 
	#__Ãed_wšt_t


	)

33 
	~<wch¬.h
>

37 #iâdeà
WEOF


38 
	#WEOF
 (0xffffffffu)

	)

41 #undeà
__Ãed_iswxxx


46 #iâdeà
__iswxxx_defšed


47 
	#__iswxxx_defšed
 1

	)

49 
__BEGIN_NAMESPACE_C99


52 
	twùy³_t
;

53 
	g__END_NAMESPACE_C99


55 #iâdeà
_ISwb™


60 
	~<’dŸn.h
>

61 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


62 
	#_ISwb™
(
b™
è(1 << (b™))

	)

64 
	#_ISwb™
(
b™
) \

65 ((
b™
) < 8 ? () ((1UL << (bit)) << 24) \

66 : ((
b™
) < 16 ? () ((1UL << (bit)) << 8) \

67 : ((
b™
) < 24 ? () ((1UL << (bit)) >> 8) \

68 : (è((1UL << (
b™
)è>> 24))))

	)

73 
	m__ISwuµ”
 = 0,

74 
	m__ISwlow”
 = 1,

75 
	m__ISw®pha
 = 2,

76 
	m__ISwdig™
 = 3,

77 
	m__ISwxdig™
 = 4,

78 
	m__ISw¥aû
 = 5,

79 
	m__ISw´št
 = 6,

80 
	m__ISwg¿ph
 = 7,

81 
	m__ISwbÏnk
 = 8,

82 
	m__ISwúŒl
 = 9,

83 
	m__ISwpunù
 = 10,

84 
	m__ISw®num
 = 11,

86 
	m_ISwuµ”
 = 
_ISwb™
 (
__ISwuµ”
),

87 
	m_ISwlow”
 = 
_ISwb™
 (
__ISwlow”
),

88 
	m_ISw®pha
 = 
_ISwb™
 (
__ISw®pha
),

89 
	m_ISwdig™
 = 
_ISwb™
 (
__ISwdig™
),

90 
	m_ISwxdig™
 = 
_ISwb™
 (
__ISwxdig™
),

91 
	m_ISw¥aû
 = 
_ISwb™
 (
__ISw¥aû
),

92 
	m_ISw´št
 = 
_ISwb™
 (
__ISw´št
),

93 
	m_ISwg¿ph
 = 
_ISwb™
 (
__ISwg¿ph
),

94 
	m_ISwbÏnk
 = 
_ISwb™
 (
__ISwbÏnk
),

95 
	m_ISwúŒl
 = 
_ISwb™
 (
__ISwúŒl
),

96 
	m_ISwpunù
 = 
_ISwb™
 (
__ISwpunù
),

97 
	m_ISw®num
 = 
_ISwb™
 (
__ISw®num
)

102 
__BEGIN_DECLS


104 
__BEGIN_NAMESPACE_C99


111 
	$isw®num
 (
wšt_t
 
__wc
è
__THROW
;

117 
	$isw®pha
 (
wšt_t
 
__wc
è
__THROW
;

120 
	$iswúŒl
 (
wšt_t
 
__wc
è
__THROW
;

124 
	$iswdig™
 (
wšt_t
 
__wc
è
__THROW
;

128 
	$iswg¿ph
 (
wšt_t
 
__wc
è
__THROW
;

133 
	$iswlow”
 (
wšt_t
 
__wc
è
__THROW
;

136 
	$isw´št
 (
wšt_t
 
__wc
è
__THROW
;

141 
	$iswpunù
 (
wšt_t
 
__wc
è
__THROW
;

146 
	$isw¥aû
 (
wšt_t
 
__wc
è
__THROW
;

151 
	$iswuµ”
 (
wšt_t
 
__wc
è
__THROW
;

156 
	$iswxdig™
 (
wšt_t
 
__wc
è
__THROW
;

161 #ifdeà
__USE_ISOC99


162 
	$iswbÏnk
 (
wšt_t
 
__wc
è
__THROW
;

171 
wùy³_t
 
	$wùy³
 (cÚ¡ *
__´Ý”ty
è
__THROW
;

175 
	$iswùy³
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
è
__THROW
;

176 
__END_NAMESPACE_C99


183 
__BEGIN_NAMESPACE_C99


186 cÚ¡ 
	t__št32_t
 *
	twù¿ns_t
;

187 
__END_NAMESPACE_C99


188 #ifdeà
__USE_GNU


189 
	$__USING_NAMESPACE_C99
(
wù¿ns_t
)

192 
__BEGIN_NAMESPACE_C99


194 
wšt_t
 
	$towlow”
 (
wšt_t
 
__wc
è
__THROW
;

197 
wšt_t
 
	$towuµ”
 (
wšt_t
 
__wc
è
__THROW
;

198 
__END_NAMESPACE_C99


200 
__END_DECLS


207 #ifdeà
_WCTYPE_H


213 
__BEGIN_DECLS


215 
__BEGIN_NAMESPACE_C99


218 
wù¿ns_t
 
	$wù¿ns
 (cÚ¡ *
__´Ý”ty
è
__THROW
;

221 
wšt_t
 
	$towù¿ns
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
è
__THROW
;

222 
__END_NAMESPACE_C99


224 #ifdeà
__USE_XOPEN2K8


226 
	~<xloÿË.h
>

230 
	$isw®num_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

236 
	$isw®pha_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

239 
	$iswúŒl_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

243 
	$iswdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

247 
	$iswg¿ph_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

252 
	$iswlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

255 
	$isw´št_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

260 
	$iswpunù_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

265 
	$isw¥aû_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

270 
	$iswuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

275 
	$iswxdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

280 
	$iswbÏnk_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

284 
wùy³_t
 
	$wùy³_l
 (cÚ¡ *
__´Ý”ty
, 
__loÿË_t
 
__loÿË
)

285 
__THROW
;

289 
	$iswùy³_l
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
, 
__loÿË_t
 
__loÿË
)

290 
__THROW
;

298 
wšt_t
 
	$towlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

301 
wšt_t
 
	$towuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

305 
wù¿ns_t
 
	$wù¿ns_l
 (cÚ¡ *
__´Ý”ty
, 
__loÿË_t
 
__loÿË
)

306 
__THROW
;

309 
wšt_t
 
	$towù¿ns_l
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
,

310 
__loÿË_t
 
__loÿË
è
__THROW
;

314 
__END_DECLS


	@
1
.
1
/usr/include
110
3940
Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h
Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h
Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h
Drivers/CMSIS/Include/arm_common_tables.h
Drivers/CMSIS/Include/arm_const_structs.h
Drivers/CMSIS/Include/arm_math.h
Drivers/CMSIS/Include/cmsis_armcc.h
Drivers/CMSIS/Include/cmsis_armcc_V6.h
Drivers/CMSIS/Include/cmsis_gcc.h
Drivers/CMSIS/Include/core_cm0.h
Drivers/CMSIS/Include/core_cm0plus.h
Drivers/CMSIS/Include/core_cm3.h
Drivers/CMSIS/Include/core_cm4.h
Drivers/CMSIS/Include/core_cm7.h
Drivers/CMSIS/Include/core_cmFunc.h
Drivers/CMSIS/Include/core_cmInstr.h
Drivers/CMSIS/Include/core_cmSimd.h
Drivers/CMSIS/Include/core_sc000.h
Drivers/CMSIS/Include/core_sc300.h
Drivers/STM32F1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc_ex.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma_ex.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash_ex.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc_ex.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h
Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc_ex.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_flash_ex.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio_ex.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_pwr.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rtc.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rtc_ex.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_spi.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_spi_ex.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.c
Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.c
Inc/adc.h
Inc/depth_switch_interface.h
Inc/depth_switch_object.h
Inc/fonts.h
Inc/gpio.h
Inc/i2c.h
Inc/main.h
Inc/one_second_timer_object.h
Inc/pressure_sensor_object.h
Inc/rtc.h
Inc/spi.h
Inc/ssd1306.h
Inc/stm32f1xx_hal_conf.h
Inc/stm32f1xx_it.h
Inc/tim.h
Inc/usart.h
Inc/voltmeter_object.h
Src/adc.c
Src/depth_switch_object.c
Src/fonts.c
Src/gpio.c
Src/i2c.c
Src/main.c
Src/one_second_timer_object.c
Src/pressure_sensor_object.c
Src/rtc.c
Src/spi.c
Src/ssd1306.c
Src/stm32f1xx_hal_msp.c
Src/stm32f1xx_it.c
Src/system_stm32f1xx.c
Src/tim.c
Src/usart.c
Src/voltmeter_object.c
/usr/include/math.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/string.h
/usr/include/features.h
/usr/include/getopt.h
/usr/include/libio.h
/usr/include/xlocale.h
/usr/include/_G_config.h
/usr/include/ctype.h
/usr/include/stdc-predef.h
/usr/include/endian.h
/usr/include/gconv.h
/usr/include/wchar.h
/usr/include/wctype.h
