# do sim_simon.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:41:51 on Sep 19,2024
# vlog -reportprogress 300 rtl/rodada_simon.sv 
# -- Compiling module rodada_simon
# 
# Top level modules:
# 	rodada_simon
# End time: 19:41:51 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:41:51 on Sep 19,2024
# vlog -reportprogress 300 rtl/esquema_chave.sv 
# -- Compiling module esquema_chave
# 
# Top level modules:
# 	esquema_chave
# End time: 19:41:51 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:41:52 on Sep 19,2024
# vlog -reportprogress 300 rtl/top_simon.sv 
# -- Compiling module top_simon
# 
# Top level modules:
# 	top_simon
# End time: 19:41:52 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:41:52 on Sep 19,2024
# vlog -reportprogress 300 sim/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:41:52 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 19:41:52 on Sep 19,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top_simon
# Loading work.esquema_chave
# Loading work.rodada_simon
run -all
# Criptografia = e0f8f3c96c16914437cfb59907f81f94
# ** Note: $finish    : sim/testbench.sv(33)
#    Time: 1440 ps  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at sim/testbench.sv line 33
# End time: 19:49:36 on Sep 19,2024, Elapsed time: 0:07:44
# Errors: 0, Warnings: 0
