<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  <title>verilog笔记 | 窗外临街</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="模块模块介绍
模块是Verilog HDL语言的基本单元，数字系统是用模块的形式来描述。

模块是描述某个设计的功能、结构和其他模块通信的外部端口。">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog笔记">
<meta property="og:url" content="http://peihao.space/2016/03/24/verilog_date/index.html">
<meta property="og:site_name" content="窗外临街">
<meta property="og:description" content="模块模块介绍
模块是Verilog HDL语言的基本单元，数字系统是用模块的形式来描述。

模块是描述某个设计的功能、结构和其他模块通信的外部端口。">
<meta property="og:image" content="http://peihao.space/img/article/verilog_data_setvalue.jpg">
<meta property="og:image" content="http://peihao.space/img/article/verilog_date_setvalue2.jpg">
<meta property="og:updated_time" content="2016-03-24T16:18:20.089Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="verilog笔记">
<meta name="twitter:description" content="模块模块介绍
模块是Verilog HDL语言的基本单元，数字系统是用模块的形式来描述。

模块是描述某个设计的功能、结构和其他模块通信的外部端口。">
  
    <link rel="alternative" href="/atom.xml" title="窗外临街" type="application/atom+xml">
  

  
    <link rel="icon" href="/favicon.ico">
  
  <link rel="stylesheet" href="/css/style.css" type="text/css">
<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "//hm.baidu.com/hm.js?07ad8ea412265d4e0ce713ba2e3cd40a";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script>

<script>
(function(){
    var bp = document.createElement('script');
    bp.src = '//push.zhanzhang.baidu.com/push.js';
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>
</head>
<body>
  <div id="container">
    <div class="left-col">
    <div class="baidu_js_push">
	<script>
(function(){
    var bp = document.createElement('script');
    bp.src = '//push.zhanzhang.baidu.com/push.js';
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>
</div>
<div class="overlay"> 
<script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js">
</script>
<div align="left" style="margin-top:6px;">
<p style="color:#cccc99;font-size:90%">您好，培豪的第<span id="busuanzi_value_site_pv"></span>个小伙伴</p>
</div>
</div>
<div class="intrude-less">
	<header id="header" class="inner">
		<a href="/" class="profilepic">
			
			<img lazy-src="/img/avatar.jpg" class="js-avatar">
			
		</a>

		<hgroup>
		  <h1 class="header-author"><a href="/">培豪</a></h1>
		</hgroup>

		

		
			<div class="switch-btn">
				<div class="icon">
					<div class="icon-ctn">
						<div class="icon-wrap icon-house" data-idx="0">
							<div class="birdhouse"></div>
							<div class="birdhouse_holes"></div>
						</div>
						<div class="icon-wrap icon-ribbon hide" data-idx="1">
							<div class="ribbon"></div>
						</div>
						
						<div class="icon-wrap icon-link hide" data-idx="2">
							<div class="loopback_l"></div>
							<div class="loopback_r"></div>
						</div>
						
						
						<div class="icon-wrap icon-me hide" data-idx="3">
							<div class="user"></div>
							<div class="shoulder"></div>
						</div>
						
					</div>
					
				</div>
				<div class="tips-box hide">
					<div class="tips-arrow"></div>
					<ul class="tips-inner">
						<li>菜单</li>
						<li>标签</li>
						
						<li>友情链接</li>
						
						
						<li>关于我</li>
						
					</ul>
				</div>
			</div>
		

		<div class="switch-area">
			<div class="switch-wrap">
				<section class="switch-part switch-part1">
					<nav class="header-menu">
						<ul>
						
							<li><a href="/">主页</a></li>
				        
							<li><a href="/archives">所有文章</a></li>
				        
							<li><a href="/tags/随笔">随笔</a></li>
				        
							<li><a href="/album">相册</a></li>
				        
							<li><a href="/atom.xml">Rss</a></li>
				        
						</ul>
					</nav>
					<nav class="header-nav">
						<div class="social">
							
								<a class="github" target="_blank" href="https://github.com/chuangwailinjie" title="github">github</a>
					        
								<a class="weibo" target="_blank" href="http://weibo.com/chuangwailinjie" title="weibo">weibo</a>
					        
						</div>
					</nav>
				</section>
				
				
				<section class="switch-part switch-part2">
					<div class="widget tagcloud" id="js-tagcloud">
						<a href="/tags/Android/" style="font-size: 10px;">Android</a> <a href="/tags/BeautifulSoup/" style="font-size: 10px;">BeautifulSoup</a> <a href="/tags/C/" style="font-size: 10px;">C++</a> <a href="/tags/CSS/" style="font-size: 10px;">CSS</a> <a href="/tags/FTP/" style="font-size: 11.67px;">FTP</a> <a href="/tags/Front-End/" style="font-size: 13.33px;">Front End</a> <a href="/tags/Git/" style="font-size: 10px;">Git</a> <a href="/tags/Gulp/" style="font-size: 10px;">Gulp</a> <a href="/tags/Hexo/" style="font-size: 10px;">Hexo</a> <a href="/tags/JQuery/" style="font-size: 11.67px;">JQuery</a> <a href="/tags/NoC/" style="font-size: 15px;">NoC</a> <a href="/tags/Numpy/" style="font-size: 10px;">Numpy</a> <a href="/tags/Python/" style="font-size: 18.33px;">Python</a> <a href="/tags/Requests/" style="font-size: 13.33px;">Requests</a> <a href="/tags/Router/" style="font-size: 13.33px;">Router</a> <a href="/tags/Scrapy/" style="font-size: 10px;">Scrapy</a> <a href="/tags/Verilog-HDL/" style="font-size: 16.67px;">Verilog HDL</a> <a href="/tags/cgi/" style="font-size: 10px;">cgi</a> <a href="/tags/front-end/" style="font-size: 10px;">front end</a> <a href="/tags/hexo优化/" style="font-size: 11.67px;">hexo优化</a> <a href="/tags/lambda/" style="font-size: 10px;">lambda</a> <a href="/tags/lxml/" style="font-size: 10px;">lxml</a> <a href="/tags/matplotlib/" style="font-size: 11.67px;">matplotlib</a> <a href="/tags/noc/" style="font-size: 11.67px;">noc</a> <a href="/tags/pyquery/" style="font-size: 10px;">pyquery</a> <a href="/tags/python/" style="font-size: 20px;">python</a> <a href="/tags/re/" style="font-size: 11.67px;">re</a> <a href="/tags/router/" style="font-size: 13.33px;">router</a> <a href="/tags/torrent/" style="font-size: 11.67px;">torrent</a> <a href="/tags/urllib/" style="font-size: 10px;">urllib</a> <a href="/tags/xpath/" style="font-size: 10px;">xpath</a> <a href="/tags/二维码/" style="font-size: 10px;">二维码</a> <a href="/tags/仿真/" style="font-size: 13.33px;">仿真</a> <a href="/tags/基础知识/" style="font-size: 10px;">基础知识</a> <a href="/tags/实用/" style="font-size: 10px;">实用</a> <a href="/tags/微信/" style="font-size: 10px;">微信</a> <a href="/tags/正则表达式/" style="font-size: 10px;">正则表达式</a> <a href="/tags/爬虫/" style="font-size: 10px;">爬虫</a> <a href="/tags/算法/" style="font-size: 10px;">算法</a> <a href="/tags/编码/" style="font-size: 13.33px;">编码</a> <a href="/tags/网络/" style="font-size: 10px;">网络</a> <a href="/tags/贝叶斯/" style="font-size: 10px;">贝叶斯</a> <a href="/tags/随感/" style="font-size: 11.67px;">随感</a> <a href="/tags/随笔/" style="font-size: 13.33px;">随笔</a>
					</div>
				</section>
				
				
				
				<section class="switch-part switch-part3">
					<div id="js-friends">
					
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">奥巴马的博客</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">卡卡的美丽传说</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">本泽马的博客</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">吉格斯的博客</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">习大大大不同</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">托蒂的博客</a>
			        
			        </div>
				</section>
				

				
				
				<section class="switch-part switch-part4">
				
					<div id="js-aboutme">衣服晒干风在穿，我一个人，很简单，自己放纵自己管…</div>
				</section>
				
			</div>
		</div>
	</header>				
</div>
    </div>
    <div class="mid-col">
      <nav id="mobile-nav">
  	<div class="overlay">
  		<div class="slider-trigger"></div>
  		<h1 class="header-author js-mobile-header hide">培豪</h1>
  	</div>
	<div class="intrude-less">
		<header id="header" class="inner">
			<div class="profilepic">
				<img lazy-src="/img/avatar.jpg" class="js-avatar">
			</div>
			<hgroup>
			  <h1 class="header-author">培豪</h1>
			</hgroup>
			
			<nav class="header-menu">
				<ul>
				
					<li><a href="/">主页</a></li>
		        
					<li><a href="/archives">所有文章</a></li>
		        
					<li><a href="/tags/随笔">随笔</a></li>
		        
					<li><a href="/album">相册</a></li>
		        
					<li><a href="/atom.xml">Rss</a></li>
		        
		        <div class="clearfix"></div>
				</ul>
			</nav>
			<nav class="header-nav">
				<div class="social">
					
						<a class="github" target="_blank" href="https://github.com/chuangwailinjie" title="github">github</a>
			        
						<a class="weibo" target="_blank" href="http://weibo.com/chuangwailinjie" title="weibo">weibo</a>
			        
				</div>
			</nav>
		</header>				
	</div>
</nav>
      <div class="body-wrap"><article id="post-verilog_date" class="article article-type-post" itemscope itemprop="blogPost">
  
    <div class="article-meta">
      <a href="/2016/03/24/verilog_date/" class="article-date">
  	<time datetime="2016-03-24T07:23:35.000Z" itemprop="datePublished">2016-03-24</time>
</a>
    </div>
  
  <div class="article-inner">
    
      <input type="hidden" class="isFancy" />
    
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      verilog笔记
    </h1>
  

      </header>
      
      <div class="article-info article-info-post">
        
	<div class="article-tag tagcloud">
		<ul class="article-tag-list"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Verilog-HDL/">Verilog HDL</a></li></ul>
	</div>

        
	<div class="article-category tagcloud">
	<a class="article-category-link" href="/categories/Verilog/">Verilog</a>
	</div>



		
		<div class="bookicon"></div>
		<div class="article-hit">
		<span id="busuanzi_container_page_pv">
  Hits <span id="busuanzi_value_page_pv"></span>次</span>
	</div>
	

        <div class="clearfix"></div>
      </div>
      
    
    <div class="article-entry" itemprop="articleBody">
      
	      	<!-- Table of Contents -->
			
			  <div id="toc" class="toc-article">
			    <strong class="toc-title">文章目录</strong>
			    <ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#模块"><span class="toc-number">1.</span> <span class="toc-text">模块</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#模块介绍"><span class="toc-number">1.1.</span> <span class="toc-text">模块介绍</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#模块结构"><span class="toc-number">1.2.</span> <span class="toc-text">模块结构</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#语句模块描述方式"><span class="toc-number">2.</span> <span class="toc-text">语句模块描述方式</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#结构型描述"><span class="toc-number">2.1.</span> <span class="toc-text">结构型描述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#数据流型描述"><span class="toc-number">2.2.</span> <span class="toc-text">数据流型描述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#行为级描述"><span class="toc-number">2.3.</span> <span class="toc-text">行为级描述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tip"><span class="toc-number">2.4.</span> <span class="toc-text">Tip</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#常量"><span class="toc-number">3.</span> <span class="toc-text">常量</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#数字"><span class="toc-number">3.1.</span> <span class="toc-text">数字</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#parameter"><span class="toc-number">3.2.</span> <span class="toc-text">parameter</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#变量"><span class="toc-number">3.3.</span> <span class="toc-text">变量</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#常用语句"><span class="toc-number">4.</span> <span class="toc-text">常用语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#过程块"><span class="toc-number">4.1.</span> <span class="toc-text">过程块</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#赋值语句"><span class="toc-number">4.2.</span> <span class="toc-text">赋值语句</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#条件语句"><span class="toc-number">4.3.</span> <span class="toc-text">条件语句</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tips"><span class="toc-number">4.4.</span> <span class="toc-text">Tips</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#task、function"><span class="toc-number">5.</span> <span class="toc-text">task、function</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#task"><span class="toc-number">5.1.</span> <span class="toc-text">task</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#函数function"><span class="toc-number">5.2.</span> <span class="toc-text">函数function</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#编译预处理"><span class="toc-number">6.</span> <span class="toc-text">编译预处理</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#顺序与并行"><span class="toc-number">7.</span> <span class="toc-text">顺序与并行</span></a></li></ol>
			  </div>
			
        <h1 id="模块">模块</h1><h2 id="模块介绍">模块介绍</h2><ul>
<li><p>模块是Verilog HDL语言的基本单元，数字系统是用模块的形式来描述。</p>
</li>
<li><p>模块是描述某个设计的功能、结构和其他模块通信的外部端口。</p>
<a id="more"></a></li>
<li><p>Verilog HDL中的各个模块是并行运行的</p>
</li>
<li><p>模块可以调用其他模块的实例   </p>
</li>
</ul>
<h2 id="模块结构">模块结构</h2><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">module &lt;模块名&gt;(&lt;端口列表&gt;)</span><br><span class="line">	端口说明（input，output，inout）</span><br><span class="line">	参数定义（可选）</span><br><span class="line">	数据类型定义<span class="comment">//wire、reg、task、function</span></span><br><span class="line">	连续赋值语句（assign）<span class="comment">//组合逻辑</span></span><br><span class="line">	过程块（always和initial）</span><br><span class="line">	-行为描述语句</span><br><span class="line">	低层模块实例<span class="comment">//调用其它模块</span></span><br><span class="line">	任务和函数</span><br><span class="line">	延时说明块</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h1 id="语句模块描述方式">语句模块描述方式</h1><p>Verilog有三种建模方式，分别是</p>
<ul>
<li><p>结构化描述方式</p>
</li>
<li><p>数据流描述方式</p>
</li>
<li><p>行为描述方式</p>
</li>
</ul>
<h2 id="结构型描述">结构型描述</h2><p>通过实例进行描述的方法，将预定义的基本原件实例嵌入语言中，监控实例的输入，一单任何一个发生变化便重新运算并输出。</p>
<h2 id="数据流型描述">数据流型描述</h2><p>是一种描述组合逻辑功能的方法，用<code>assign</code>连续赋值语句来实现。</p>
<p>连续赋值语句完成如下的组合功能：等式右边的所有变量受持续监控，每当这些变量中有任何一个发生变化，整个表达式被重新赋值并送给等式左端。</p>
<h2 id="行为级描述">行为级描述</h2><p>是通过描述行为特性来实现，关键词是<code>always</code>，含义是一单敏感变量发货时能变化，就重新一次进行赋值，有无限循环之意。这种描述方法常用来实现时序电路，也可用来描述组合功能。</p>
<h2 id="Tip">Tip</h2><p>用户可以混用上述三种描述方法，但需要说明的是，模块中门的实例、模块实例语句、assign语句和always语句是并发执行的，即执行顺序和书写次序无关。</p>
<ul>
<li><p>Verilog HDL区分大小写</p>
</li>
<li><p>Verilog HDL关键字一般为小写</p>
</li>
</ul>
<p>其中数据流描述方式经常使用连续赋值语句，某个值被赋给某个网线变量。</p>
<p><code>assign [delay] net_name = expression;</code></p>
<p>注意在各assign 语句之间，是并行执行的，即各语句的执行与语句之间的顺序无关。</p>
<p>行为描述方式经常使用always、initial语句赋值。使用reg进行寄存器的声明。always是指一直在重复运行，由always后面括号的变量变化时触发。在always以及end之间是串行顺序执行的。</p>
<p>数据流型描述是一种描述组合逻辑功能的方法，用assign连续赋值语句来实现。</p>
<h1 id="常量">常量</h1><h2 id="数字">数字</h2><p>语法：</p>
<p><code>&lt;位宽&gt;&#39;&lt;进制&gt;&lt;数值&gt;</code></p>
<p>其中位宽是指对应二进制的位数    </p>
<p>需要注意的是，尾款小于相应数值的实际位数时，相应的高位部分被忽略。<code>4&#39;D61</code>与<code>4&#39;B1101</code>相同。因为十进制下<code>61==111101</code>，这里要求二进制4bit，所以是<code>1101</code>.</p>
<h2 id="parameter">parameter</h2><p>语法:</p>
<figure class="highlight gams"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> 参数名<span class="number">1</span>=表达式，参数名<span class="number">2</span>=表达式，......；</span><br><span class="line"></span><br><span class="line">例：</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> count_bits=<span class="number">8</span>;</span><br><span class="line"><span class="keyword">parameter</span> sel=<span class="number">8</span>,code=<span class="number">8</span>'ha3;</span><br><span class="line"><span class="keyword">parameter</span> datawidth=<span class="number">8</span>;addwidth=datawidth*<span class="number">2</span>;</span><br></pre></td></tr></table></figure>
<p>使用常量的目的:</p>
<ul>
<li><p>便于阅读</p>
</li>
<li><p>便于修改 </p>
</li>
</ul>
<h2 id="变量">变量</h2><ul>
<li>网络型 nets type</li>
</ul>
<p>指硬件电路中的各种连接，输出始终根据输入的变化更新其值的变化。</p>
<ul>
<li>寄存器型 register type </li>
</ul>
<p>常指硬件中电路中具有状态保持作用的器件，如触发器、寄存器等等。</p>
<hr>
<p>nets type中最主要的就是wire型变量，常用来表示用assign语句赋值的组合逻辑信号。可以取值为0，1，x（不定值），z（高阻）    </p>
<p>注意，Verilog HDL模块中的输入输出信号类型缺省时，自动定义为wire型变量。</p>
<p>语法：<br>wire 数据1，数据2，……数据n.</p>
<p>例子：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">wire a,b,c <span class="comment">//定义了三个wire型变量</span></span><br><span class="line"></span><br><span class="line">wire[<span class="number">7</span>:<span class="number">0</span>] databus <span class="comment">//定义了8bit宽wire型向量数据总线</span></span><br><span class="line"></span><br><span class="line">wire[<span class="number">20</span>:<span class="number">1</span>] addrbus  <span class="comment">//定义了20bit宽的wire型向量地址总线</span></span><br></pre></td></tr></table></figure>
<hr>
<p>这里记录下register type中的reg型，常用的寄存器型变量</p>
<p>语法： reg 数据1，数据2，数据3……;</p>
<p>例子：</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">reg a,b;</span><br><span class="line"></span><br><span class="line">reg[<span class="number">8</span>:<span class="number">1</span>] data <span class="comment">//定义可8bit宽的reg型向量</span></span><br><span class="line"></span><br><span class="line">reg[<span class="number">7</span>:<span class="number">0</span>] mymem[<span class="number">1023</span>:<span class="number">0</span>] <span class="comment">//定义了1024字节（8bit*1024）的存储器</span></span><br></pre></td></tr></table></figure>
<h1 id="常用语句">常用语句</h1><ul>
<li><p>赋值           连续赋值语句、过程赋值语句</p>
</li>
<li><p>条件语句         if-else语句、case语句</p>
</li>
<li><p>循环语句         forever、repeat、while、for语句</p>
</li>
<li><p>结构说明语句     initial、always、task、function语句</p>
</li>
<li><p>编译预处理语句     ‘define ‘include ‘timescale语句</p>
</li>
</ul>
<h2 id="过程块">过程块</h2><ol>
<li>always过程块</li>
</ol>
<p>模板：</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">always @(&lt;敏感信号表达式&gt;)</span><br><span class="line">begin</span><br><span class="line">	<span class="comment">//过程赋值</span></span><br><span class="line">	<span class="comment">//if语句	</span></span><br><span class="line">	<span class="comment">//case语句</span></span><br><span class="line">	<span class="comment">//while、repeat、for语句</span></span><br><span class="line">	<span class="comment">//task、function调用</span></span><br><span class="line">end</span><br></pre></td></tr></table></figure>
<p>当敏感信号表达式的值改变时候，就执行一遍块内语句。同时always过程块是不能够嵌套使用的。</p>
<p><strong>关键字</strong><code>posedge</code>与<code>negedge</code>关键字分别是上升沿以及下降沿</p>
<p>例如：同步时序电路的时钟信号为clk，clear为异步清零信号。敏感信号可写为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//上升沿触发，高电平清0有效</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> clear)</span><br><span class="line"></span><br><span class="line"><span class="comment">//上升沿触发，低电平清0有效</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> clear)</span><br></pre></td></tr></table></figure>
<p>例如当<code>negedge clear</code>表示当<code>clear==0</code>时</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> clear)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(<span class="keyword">!</span>clear)<span class="comment">//当clear==0时候，always会由事件驱动</span></span><br><span class="line">			qout<span class="keyword">=</span><span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			qout<span class="keyword">=</span>in;</span><br><span class="line">	<span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<ol>
<li>initial过程块</li>
</ol>
<p>initial模板：</p>
<figure class="highlight erlang"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">initial</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	语句<span class="number">1</span>；</span><br><span class="line">	语句<span class="number">2</span>；</span><br><span class="line">	......</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>对变量和存贮器初始化</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">initial</span><br><span class="line">begin</span><br><span class="line">	reg1=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">for</span>(addr=<span class="number">0</span>;addr&lt;size;addr=addr+<span class="number">1</span>)</span><br><span class="line">		memory[addr]=<span class="number">0</span>;</span><br><span class="line">end</span><br></pre></td></tr></table></figure>
<ul>
<li><p>initial语句主要面向功能模拟，通常不具有可综合性。</p>
</li>
<li><p>模拟0时刻开始执行，只执行一次</p>
</li>
<li><p>同一模块内的多个initial过程块，模拟0时刻开始并行执行。</p>
</li>
</ul>
<p>initial与always语句一样，是不能嵌套使用的。即在initial语句中不能再次嵌套initial语句块。 </p>
<h2 id="赋值语句">赋值语句</h2><ol>
<li>连续赋值语句assign常用于对wire型变量进行赋值</li>
</ol>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">input a,b;</span><br><span class="line">output c;</span><br><span class="line">assign c=a&amp;b;</span><br></pre></td></tr></table></figure>
<p>a,b信号的任何变化，都将随时反映到c上来。</p>
<ol>
<li>过程赋值语句<strong>常用于对reg型变量进行赋值</strong></li>
</ol>
<p>一般分为两种方式：</p>
<ul>
<li><p>非阻塞赋值：一条非阻塞赋值语句的执行是不会阻塞下一条语句的执行，也就是收本条非阻塞赋值语句的执行完毕之前，下一条语句也可以开始执行。非阻塞赋值语句在块结束时才一同完成赋值操作，在一块内非阻塞赋值语句并行执行。赋值符号<code>&lt;=</code></p>
</li>
<li><p>阻塞赋值：该语句结束时就完成赋值操作，前面的语句没有完成之前，后面的语句是不能执行的，在一块内非阻塞赋值语句顺序执行。赋值符号<code>=</code></p>
</li>
</ul>
<p>非阻塞赋值：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> non_block (c, a,b,clk);</span><br><span class="line"><span class="keyword">output</span> c,b;</span><br><span class="line"><span class="keyword">input</span> a,clk;</span><br><span class="line"><span class="typename">reg</span> c,b;</span><br><span class="line"><span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clk)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		b<span class="keyword">&lt;</span><span class="keyword">=</span>a;</span><br><span class="line">		c<span class="keyword">&lt;</span><span class="keyword">=</span>b;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>由于是非阻塞赋值，bc在clk上升沿同时进行状态变化。所以<code>b&lt;=a;c&lt;=b;</code>语句在同时执行，所以c的值是b上一个上升沿的值，b的值被赋值为a上一个上升沿的值。</p>
<p><img src="/img/article/verilog_data_setvalue.jpg" alt="仿真图片"></p>
<p>阻塞赋值：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> block (c, a,b,clk);</span><br><span class="line"><span class="keyword">output</span> c,b;</span><br><span class="line"><span class="keyword">input</span> a,clk;</span><br><span class="line"><span class="typename">reg</span> c,b;</span><br><span class="line"><span class="keyword">always</span> <span class="keyword">@</span>(<span class="keyword">posedge</span> clk)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		b<span class="keyword">=</span>a;</span><br><span class="line">		c<span class="keyword">=</span>b;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>顺序执行有<code>c==b</code></p>
<p><img src="/img/article/verilog_date_setvalue2.jpg" alt="仿真图片"></p>
<h2 id="条件语句">条件语句</h2><p>if-else语句块</p>
<p><code>pass</code></p>
<p>case语句</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span> （&lt;敏感表达式&gt;）</span><br><span class="line">	值<span class="number">1</span>：语句或语句块<span class="number">1</span> ；<span class="comment">//case分支项</span></span><br><span class="line">	值<span class="number">2</span>：语句或语句块<span class="number">2</span> ；</span><br><span class="line">	……</span><br><span class="line">	值n：语句或语句块n ；</span><br><span class="line">	<span class="keyword">default</span>：语句或语句块n+<span class="number">1</span>；<span class="comment">//可省略</span></span><br><span class="line">endcase</span><br></pre></td></tr></table></figure>
<h2 id="Tips">Tips</h2><ul>
<li><p>若没有列出所有条件分支，编译器认为条件不满足时，会引进触发器保持原值。</p>
</li>
<li><p>时序电路可利用上述特性来保持状态。</p>
</li>
<li><p>组合电路必须列出所有条件分支，否则会产生隐含触发器。</p>
</li>
</ul>
<p>8bit二进制乘法器  integer</p>
<figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="function">module <span class="title">mult_for</span> <span class="params">(outcome,a,b)</span></span>;</span><br><span class="line">parameter size=<span class="number">8</span> ;</span><br><span class="line">output[<span class="number">2</span>*size:<span class="number">1</span>] outcome;</span><br><span class="line">input[size:<span class="number">1</span>] a,b; <span class="comment">//乘数</span></span><br><span class="line">reg[<span class="number">2</span>*size:<span class="number">1</span>] outcome; <span class="comment">//积</span></span><br><span class="line">integer i;</span><br><span class="line">always @(a or b)</span><br><span class="line">	begin</span><br><span class="line">		outcome=<span class="number">0</span>;</span><br><span class="line">		<span class="keyword">for</span> (i=<span class="number">1</span>;i&lt;=size;i=i+<span class="number">1</span>)</span><br><span class="line">		<span class="keyword">if</span>(b[i]) outcome=outcome+( a&lt;&lt;(i-<span class="number">1</span>) ) ;</span><br><span class="line">	end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h1 id="task、function">task、function</h1><h2 id="task">task</h2><p>定义格式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span><span class="keyword">&lt;</span>任务名<span class="keyword">&gt;</span></span><br><span class="line">	端口与类型说明</span><br><span class="line">	局部变量说明</span><br><span class="line">	语句或语句块</span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>
<p>调用格式：</p>
<p><code>&lt;任务名&gt;(port1，port2，port3,......)</code></p>
<h2 id="函数function">函数function</h2><p>定义格式:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">function &lt;返回值位宽或类型&gt; &lt;函数名&gt;</span><br><span class="line">	输入端口与类型说明</span><br><span class="line">	局部变量说明</span><br><span class="line">	语句或语句块</span><br><span class="line">endfunction</span><br></pre></td></tr></table></figure>
<p>调用格式:</p>
<p><code>&lt;函数名&gt; (&lt;输入表达式1&gt;,&lt;输入表达式2&gt;,&lt;输入表达式3&gt;,......)</code></p>
<figure class="highlight stata"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">module function_example(i,<span class="keyword">out</span>);</span><br><span class="line"><span class="keyword">input</span>[7:0] <span class="keyword">in</span>;</span><br><span class="line">output[2:0] <span class="keyword">out</span>;</span><br><span class="line"><span class="keyword">reg</span>[2:0] <span class="keyword">out</span>;</span><br><span class="line">	function[2:0] gefun;</span><br><span class="line">		<span class="keyword">input</span>[7:0] x; <span class="comment">//输入端口说明</span></span><br><span class="line">		<span class="keyword">reg</span>[2:0] <span class="keyword">count</span>;</span><br><span class="line">		integer i;</span><br><span class="line">		begin</span><br><span class="line">			<span class="keyword">count</span>=0;</span><br><span class="line">			<span class="keyword">for</span>(i=0;i&lt;=7;i=i+1)</span><br><span class="line">				<span class="keyword">if</span>(x[i]==1'b0)<span class="keyword">count</span>=<span class="keyword">count</span>+1;</span><br><span class="line">			gefun=<span class="keyword">count</span>;</span><br><span class="line">		end</span><br><span class="line">	endfunction</span><br><span class="line">	always @(<span class="keyword">in</span>) <span class="keyword">out</span>=gefun(<span class="keyword">in</span>);<span class="comment">//这里要注意的是 in要与x位宽相同</span></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<p>Verilog中函数function声明，在声明的最后一句一般都是对结果赋值。也就是对函数名赋值。如上例中，函数名gefun，在声明最后一句就是对gefun的赋值。</p>
<h1 id="编译预处理">编译预处理</h1><ul>
<li><p>`define</p>
</li>
<li><p>`include</p>
</li>
<li><p>`timescale</p>
</li>
</ul>
<p>编译指令以”`”反引号开头。不同于整数的单引号，预编译使用的是反引号，一般在键盘的左上角。</p>
<h1 id="顺序与并行">顺序与并行</h1><ul>
<li><p>assign语句<code>之间</code>:并行执行（同时执行）</p>
</li>
<li><p>过程块<code>之间</code>（always、initial）：并行执行</p>
</li>
<li><p>assign语句与过程块<code>之间</code>：并行执行</p>
</li>
<li><p>过程块（initial、always）内部</p>
</li>
</ul>
<ol>
<li><p>串行块（begin-end）：顺序执行—非阻塞语句类似于并行语句</p>
</li>
<li><p>并行快（fork-join）：并行执行</p>
</li>
</ol>

      
      
	<! -- 添加捐赠图标 -->
<div class ="post-donate">
    <div id="donate_board" class="donate_bar center">
        <a id="btn_donate" class="btn_donate" href="javascript:;" title="打赏"></a>
        <span class="donate_txt">
           &weierp;&weierp;&weierp;<br>
		   得到的是侥幸，失去的是人生
        </span>
        <br>
      </div>  
	<div id="donate_guide" class="donate_bar center hidden" >
		<!-- 支付宝打赏图案 -->
		<img src="/img/zhifubao.jpg" alt="支付宝打赏"> 
		<!-- 微信打赏图案 -->
		<img src="/img/wx.jpg" alt="微信打赏">  
    </div>
	<script type="text/javascript">
		document.getElementById('btn_donate').onclick = function(){
			$('#donate_board').addClass('hidden');
			$('#donate_guide').removeClass('hidden');
		}
	</script>
</div>
<! -- 添加捐赠图标 -->


	
			<! -- 添加版权信息 -->
<div class="article-footer-copyright">
<center>本文由<b><a href="/index.html" target="_blank" title="培豪">培豪</a></b>创作和发表,采用<b>BY</b>-<b>NC</b>-<b>SA</b>国际许可协议进行许可</center>

<center>转载请注明作者及出处,本文作者为<b><a href="/index.html" target="_blank" title="培豪">培豪</a></b>,本文标题为<b><a href="/2016/03/24/verilog_date/" target="_blank" title="verilog笔记">verilog笔记</a></b></center>

<center>本文链接为<b><a href="/2016/03/24/verilog_date/" target="_blank" title="verilog笔记">http://peihao.space/2016/03/24/verilog_date/</a></b>.</center>
</div>
<! -- 添加版权信息 -->
		
    </div>
    
  </div>

  
    
<nav id="article-nav">
  
    <a href="/2016/03/27/SA/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption"><</strong>
      <div class="article-nav-title">
        
          模拟退火
        
      </div>
    </a>
  
  
    <a href="/2016/03/23/verilog_instance/" id="article-nav-older" class="article-nav-link-wrap">
      <div class="article-nav-title">verilog实例</div>
      <strong class="article-nav-caption">></strong>
    </a>
  
</nav>

  
  
		
</article>


<div class="share">
	<!-- JiaThis Button BEGIN -->
	<div class="jiathis_style">
		<span class="jiathis_txt">分享到：</span>
		<a class="jiathis_button_tsina"></a>
		<a class="jiathis_button_cqq"></a>
		<a class="jiathis_button_douban"></a>
		<a class="jiathis_button_weixin"></a>
		<a class="jiathis_button_tumblr"></a>
		<a href="http://www.jiathis.com/share" class="jiathis jiathis_txt jtico jtico_jiathis" target="_blank"></a>
	</div>
	<script type="text/javascript" src="http://v3.jiathis.com/code/jia.js?uid=1405949716054953" charset="utf-8"></script>
	<!-- JiaThis Button END -->
</div>



<div class="duoshuo">
	<!-- 多说评论框 start -->
	<div class="ds-thread" data-thread-key="verilog_date" data-title="verilog笔记" data-url="http://peihao.space/2016/03/24/verilog_date/"></div>
	<!-- 多说评论框 end -->
	<!-- 多说公共JS代码 start (一个网页只需插入一次) -->
	<script type="text/javascript">
	var duoshuoQuery = {short_name:"chuangwailinjie"};
	(function() {
		var ds = document.createElement('script');
		ds.type = 'text/javascript';ds.async = true;
		ds.src = (document.location.protocol == 'https:' ? 'https:' : 'http:') + '//static.duoshuo.com/embed.js';
		ds.charset = 'UTF-8';
		(document.getElementsByTagName('head')[0] 
		 || document.getElementsByTagName('body')[0]).appendChild(ds);
	})();
	</script>
	<!-- 多说公共JS代码 end -->
</div>



</div>
      <footer id="footer">
  <div class="outer">
    <div id="footer-info">
    	<div class="footer-left">
    		&copy; 2016 培豪
    	</div>
      	<div class="footer-right">
      		<a href="http://hexo.io/" target="_blank">Hexo</a>  Theme <a href="https://github.com/litten/hexo-theme-yilia" target="_blank">Yilia</a> by Litten
      	</div>
    </div>
  </div>
</footer>
    </div>
    
  <link rel="stylesheet" href="/fancybox/jquery.fancybox.css" type="text/css">


<script>
	var yiliaConfig = {
		fancybox: true,
		mathjax: true,
		animate: true,
		isHome: false,
		isPost: true,
		isArchive: false,
		isTag: false,
		isCategory: false,
		open_in_new: false
	}
</script>
<script src="http://7.url.cn/edu/jslib/comb/require-2.1.6,jquery-1.9.1.min.js" type="text/javascript"></script>
<script src="/js/main.js" type="text/javascript"></script>






<script type="text/x-mathjax-config">
MathJax.Hub.Config({
    tex2jax: {
        inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
        processEscapes: true,
        skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
    }
});

MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
        all[i].SourceElement().parentNode.className += ' has-jax';                 
    }       
});
</script>

<script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
</script>



<div id="totop" style="position:fixed;bottom:100px;right:30px;cursor: pointer;">
<a title="返回顶部"><img src="/img/scrollup.png"/></a>
</div>
<script src="/js/totop.js"></script>

  </div>
</body>
</html>