0.6
2019.2
Nov  6 2019
21:42:20
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/glbl.v,1573089660,systemVerilog,,,,glbl,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
