0.7
2020.1
May 27 2020
20:09:33
E:/Arqui/tp2-uart/tp2-uart.srcs/sources_1/new/baudrate_generator.v,1604618830,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/branch_logic.v,,baudrate_generator,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Arqui/tp2-uart/tp2-uart.srcs/sources_1/new/rx_uart.v,1611753879,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/top.v,,rx_uart,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Arqui/tp2-uart/tp2-uart.srcs/sources_1/new/top_uart.v,1623185547,verilog,,E:/Arqui/tp2-uart/tp2-uart.srcs/sources_1/new/tx_uart.v,,top_uart,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Arqui/tp2-uart/tp2-uart.srcs/sources_1/new/tx_uart.v,1611672584,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/writeback.v,,tx_uart,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Arqui/tp4-mips/tp4-mips.srcs/sim_1/new/tb_clk_cntr.v,1614291948,verilog,,,,tb_clk_cntr,,,,,,,,
E:/Arqui/tp4-mips/tp4-mips.srcs/sim_1/new/tb_mips_np.v,1612557419,verilog,,,,tb_mips_np,,,,,,,,
E:/Arqui/tp4-mips/tp4-mips.srcs/sim_1/new/tb_registers.v,1611934459,verilog,,,,tb_registers,,,,,,,,
E:/Arqui/tp4-mips/tp4-mips.srcs/sim_1/new/tb_uart.v,1611674609,verilog,,,,tb_uart,,,,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.sim/sim_1/behav/xsim/glbl.v,1617318478,verilog,,,,glbl,,,,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sim_1/new/tb_interface_rx.v,1623884158,verilog,,,,tb_interface_rx,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sim_1/new/tb_pipeline.v,1623183836,verilog,,,,tb_pipeline,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sim_1/new/tb_top.v,1625609058,verilog,,,,tb_top,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1621544129,verilog,,T:/Tom/Facultad/Materias/arqui/practico/tpfinal/alu.v,,clk_wiz_0,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1621544129,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/branch_logic.v,1618951424,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/clk_cntr.v,,branch_logic,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/clk_cntr.v,1623106679,verilog,,T:/Tom/Facultad/Materias/arqui/practico/tpfinal/control_unit.v,,clk_cntr,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/decode.v,1625610730,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/execute.v,,decode,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/execute.v,1625610892,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/fetch.v,,execute,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/fetch.v,1623107255,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/fowarding_unit.v,,fetch,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/fowarding_unit.v,1620074706,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/hazard_detection_unit.v,,fowarding_unit,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/hazard_detection_unit.v,1617318478,verilog,,T:/Tom/Facultad/Materias/arqui/practico/tpfinal/instruction_memory.v,,hazard_detection_unit,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/interface.v,1625613239,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/interface_rx.v,,interface_tx,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/interface_rx.v,1625175025,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/jump_logic.v,,interface_rx,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/jump_logic.v,1618950068,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/memory.v,,jump_logic,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/memory.v,1625610931,verilog,,T:/Tom/Facultad/Materias/arqui/practico/tpfinal/registers.v,,memory,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/top.v,1625174333,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/top_pipeline.v,,top,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/top_pipeline.v,1625611092,verilog,,E:/Arqui/tp2-uart/tp2-uart.srcs/sources_1/new/top_uart.v,,top_pipeline,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/writeback.v,1625610974,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sim_1/new/tb_top.v,,writeback,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/alu.v,1620075871,verilog,,T:/Tom/Facultad/Materias/arqui/practico/tpfinal/alu_ctrl.v,,alu,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/alu_ctrl.v,1620075827,verilog,,E:/Arqui/tp2-uart/tp2-uart.srcs/sources_1/new/baudrate_generator.v,,alu_ctrl,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/control_unit.v,1620164641,verilog,,T:/Tom/Facultad/Materias/arqui/practico/tpfinal/data_memory.v,,control_unit,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/data_memory.v,1621978111,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/decode.v,,data_memory,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/instruction_memory.v,1617315298,verilog,,T:/Repositorios/arqui2020/tp4-MIPS/tp4-mips.srcs/sources_1/new/interface.v,,instruction_memory,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/program_counter.v,1611763311,verilog,,T:/Tom/Facultad/Materias/arqui/practico/tpfinal/registers.v,,program_counter,,,,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/registers.v,1621978360,verilog,,E:/Arqui/tp2-uart/tp2-uart.srcs/sources_1/new/rx_uart.v,,registers,,,../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/sign_extend.v,1611155418,verilog,,E:/Arqui/tp4-mips/tp4-mips.srcs/sources_1/new/top_pipeline.v,,sign_extend,,,,,,,,
T:/Tom/Facultad/Materias/arqui/practico/tpfinal/top_mips_np.v,1612559842,verilog,,E:/Arqui/tp4-mips/tp4-mips.srcs/sim_1/new/tb_mips_np.v,,top_mips_np,,,,,,,,
