{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553480017542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553480017544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 22:13:37 2019 " "Processing started: Sun Mar 24 22:13:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553480017544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480017544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimptelO9 -c SimptelO9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimptelO9 -c SimptelO9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480017544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553480018100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553480018100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMO9(4KB).v 1 1 " "Found 1 design units, including 1 entities, in source file RAMO9(4KB).v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMO9 " "Found entity 1: RAMO9" {  } { { "RAMO9(4KB).v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/RAMO9(4KB).v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimptelO9.v 1 1 " "Found 1 design units, including 1 entities, in source file SimptelO9.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimptelO9 " "Found entity 1: SimptelO9" {  } { { "SimptelO9.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram65536x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram65536x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram65536x32 " "Found entity 1: ram65536x32" {  } { { "ram65536x32.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ram65536x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryDataRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryDataRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegister " "Found entity 1: MemoryDataRegister" {  } { { "MemoryDataRegister.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/MemoryDataRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 7 7 " "Found 7 design units, including 7 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028881 ""} { "Info" "ISGN_ENTITY_NAME" "2 And_ " "Found entity 2: And_" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028881 ""} { "Info" "ISGN_ENTITY_NAME" "3 Or_ " "Found entity 3: Or_" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028881 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_to_one_mux " "Found entity 4: two_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028881 ""} { "Info" "ISGN_ENTITY_NAME" "5 three_to_one_mux " "Found entity 5: three_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028881 ""} { "Info" "ISGN_ENTITY_NAME" "6 two_to_one_mux_5_bit " "Found entity 6: two_to_one_mux_5_bit" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028881 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_to_one_mux " "Found entity 7: four_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_registers.v(32) " "Verilog HDL information at datapath_registers.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_registers.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553480028939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_registers.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "datapath_registers.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028941 ""} { "Info" "ISGN_ENTITY_NAME" "2 Registers " "Found entity 2: Registers" {  } { { "datapath_registers.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/ShiftLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553480028950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480028950 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimptelO9.v(12) " "Verilog HDL Instantiation warning at SimptelO9.v(12): instance has no name" {  } { { "SimptelO9.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553480028954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimptelO9 " "Elaborating entity \"SimptelO9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553480029625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:comb_3 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:comb_3\"" {  } { { "SimptelO9.v" "comb_3" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553480029633 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "current_state control_unit.v(61) " "Verilog HDL warning at control_unit.v(61): object current_state used but never assigned" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1553480029636 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state control_unit.v(61) " "Verilog HDL or VHDL warning at control_unit.v(61): object \"next_state\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553480029636 "|SimptelO9|control_unit:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(65) " "Verilog HDL Case Statement information at control_unit.v(65): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553480029636 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 control_unit.v(84) " "Verilog HDL assignment warning at control_unit.v(84): truncated value with size 4 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029636 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(112) " "Verilog HDL assignment warning at control_unit.v(112): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029636 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(118) " "Verilog HDL assignment warning at control_unit.v(118): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(124) " "Verilog HDL assignment warning at control_unit.v(124): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(130) " "Verilog HDL assignment warning at control_unit.v(130): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(102) " "Verilog HDL Case Statement warning at control_unit.v(102): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(170) " "Verilog HDL assignment warning at control_unit.v(170): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(177) " "Verilog HDL assignment warning at control_unit.v(177): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(184) " "Verilog HDL assignment warning at control_unit.v(184): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 control_unit.v(191) " "Verilog HDL assignment warning at control_unit.v(191): truncated value with size 6 to match size of target (1)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(159) " "Verilog HDL Case Statement warning at control_unit.v(159): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 159 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSource control_unit.v(82) " "Verilog HDL Always Construct warning at control_unit.v(82): inferring latch(es) for variable \"PCSource\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.FETCH 0 control_unit.v(61) " "Net \"current_state.FETCH\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.DECODE 0 control_unit.v(61) " "Net \"current_state.DECODE\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.EXECUTE 0 control_unit.v(61) " "Net \"current_state.EXECUTE\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553480029637 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.INCREMENT_PC 0 control_unit.v(61) " "Net \"current_state.INCREMENT_PC\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553480029638 "|SimptelO9|control_unit:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.INCREMENT_PC_EXECUTE 0 control_unit.v(61) " "Net \"current_state.INCREMENT_PC_EXECUTE\" at control_unit.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553480029638 "|SimptelO9|control_unit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSource\[0\] control_unit.v(82) " "Inferred latch for \"PCSource\[0\]\" at control_unit.v(82)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480029638 "|SimptelO9|control_unit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSource\[1\] control_unit.v(82) " "Inferred latch for \"PCSource\[1\]\" at control_unit.v(82)" {  } { { "control_unit.v" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480029638 "|SimptelO9|control_unit:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dpath " "Elaborating entity \"datapath\" for hierarchy \"datapath:dpath\"" {  } { { "SimptelO9.v" "dpath" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553480029641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:dpath\|three_to_one_mux:mux_F " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:dpath\|three_to_one_mux:mux_F\"" {  } { { "datapath.v" "mux_F" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553480029650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter datapath:dpath\|ProgramCounter:program_counter " "Elaborating entity \"ProgramCounter\" for hierarchy \"datapath:dpath\|ProgramCounter:program_counter\"" {  } { { "datapath.v" "program_counter" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553480029655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux datapath:dpath\|two_to_one_mux:mux_A " "Elaborating entity \"two_to_one_mux\" for hierarchy \"datapath:dpath\|two_to_one_mux:mux_A\"" {  } { { "datapath.v" "mux_A" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553480029661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMO9 datapath:dpath\|RAMO9:Memory " "Elaborating entity \"RAMO9\" for hierarchy \"datapath:dpath\|RAMO9:Memory\"" {  } { { "datapath.v" "Memory" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553480029664 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ simp_prog.mem(1) " "Verilog HDL syntax error at simp_prog.mem(1) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "simp_prog.mem" "" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/simp_prog.mem" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1553480029681 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:dpath\|RAMO9:Memory " "Can't elaborate user hierarchy \"datapath:dpath\|RAMO9:Memory\"" {  } { { "datapath.v" "Memory" { Text "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v" 80 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553480029807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u11/c7/00/huangk46/Desktop/Simptel-O9/output_files/SimptelO9.map.smsg " "Generated suppressed messages file /h/u11/c7/00/huangk46/Desktop/Simptel-O9/output_files/SimptelO9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480030006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553480030962 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 24 22:13:50 2019 " "Processing ended: Sun Mar 24 22:13:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553480030962 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553480030962 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553480030962 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480030962 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553480035866 ""}
