aag 2036 179 240 1 1617
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 901
364 909
366 917
368 925
370 933
372 941
374 949
376 957
378 969
380 977
382 985
384 993
386 1001
388 1009
390 1017
392 1025
394 1033
396 1041
398 1049
400 1057
402 1065
404 1073
406 1081
408 1089
410 1097
412 1105
414 1113
416 1121
418 1129
420 1137
422 1145
424 1153
426 1161
428 1169
430 1177
432 1185
434 1193
436 1201
438 1209
440 1217
442 1225
444 1233
446 1241
448 1249
450 1257
452 1265
454 1273
456 1281
458 1305
460 1313
462 1321
464 1329
466 1337
468 1345
470 1353
472 1361
474 1369
476 1377
478 1385
480 1393
482 1401
484 1409
486 1417
488 1425
490 1433
492 1441
494 1449
496 1457
498 1465
500 1473
502 1481
504 1489
506 1575
508 1595
510 1602
512 1617
514 1625
516 1633
518 1641
520 1649
522 1657
524 1665
526 1673
528 1681
530 1689
532 1697
534 1705
536 1713
538 1721
540 1729
542 1737
544 1745
546 1753
548 1761
550 1769
552 1777
554 1785
556 1793
558 1801
560 1827
562 1837
564 1847
566 1857
568 1867
570 1877
572 1887
574 1897
576 30
578 18
580 1923
582 1933
584 1943
586 1953
588 1963
590 1973
592 1983
594 1993
596 2249
598 2261
600 2267
602 2273
604 2279
606 2285
608 2291
610 2297
612 2303
614 2309
616 2317
618 2325
620 2333
622 2341
624 2349
626 2357
628 2365
630 2373
632 3415
634 3435
636 3445
638 3453
640 3459
642 3465
644 3471
646 3477
648 3483
650 3489
652 3495
654 3501
656 3507
658 3513
660 3519
662 3525
664 3531
666 3537
668 3543
670 3549
672 3555
674 3561
676 3567
678 3573
680 3579
682 3585
684 3591
686 3597
688 3603
690 3609
692 3615
694 3621
696 3627
698 3633
700 3639
702 3645
704 3651
706 3657
708 3663
710 3669
712 3675
714 3681
716 3687
718 3693
720 3699
722 3705
724 3711
726 3717
728 3723
730 3729
732 3735
734 3741
736 24
738 3742
740 3748
742 3756
744 3777
746 3783
748 3789
750 3795
752 3801
754 3807
756 3813
758 3819
760 3825
762 3831
764 3837
766 3843
768 3849
770 3855
772 3861
774 3867
776 3887
778 3893
780 3899
782 3905
784 3911
786 3917
788 3923
790 3929
792 3935
794 3941
796 3947
798 3953
800 3959
802 3965
804 3971
806 3977
808 3983
810 3989
812 3995
814 4001
816 4007
818 4013
820 4019
822 4025
824 4031
826 4037
828 4043
830 4049
832 4055
834 4061
836 4067
838 4073
855
840 740 360
842 738 360
844 843 841
846 742 360
848 846 845
850 339 337
852 851 340
854 853 849
856 337 335
858 856 339
860 858 341
862 247 245
864 862 249
866 864 250
868 866 253
870 868 255
872 870 257
874 872 259
876 874 860
878 4 3
880 878 7
882 880 9
884 882 11
886 884 13
888 886 15
890 888 17
892 890 876
894 892 18
896 362 360
898 896 893
900 899 895
902 892 20
904 364 360
906 904 893
908 907 903
910 892 22
912 366 360
914 912 893
916 915 911
918 892 24
920 368 360
922 920 893
924 923 919
926 892 26
928 370 360
930 928 893
932 931 927
934 892 28
936 372 360
938 936 893
940 939 935
942 892 30
944 374 360
946 944 893
948 947 943
950 892 32
952 376 360
954 952 893
956 955 951
958 856 338
960 958 341
962 960 178
964 378 360
966 964 961
968 967 963
970 960 180
972 380 360
974 972 961
976 975 971
978 960 182
980 382 360
982 980 961
984 983 979
986 960 184
988 384 360
990 988 961
992 991 987
994 960 186
996 386 360
998 996 961
1000 999 995
1002 960 188
1004 388 360
1006 1004 961
1008 1007 1003
1010 960 190
1012 390 360
1014 1012 961
1016 1015 1011
1018 960 192
1020 392 360
1022 1020 961
1024 1023 1019
1026 960 34
1028 394 360
1030 1028 961
1032 1031 1027
1034 960 36
1036 396 360
1038 1036 961
1040 1039 1035
1042 960 38
1044 398 360
1046 1044 961
1048 1047 1043
1050 960 40
1052 400 360
1054 1052 961
1056 1055 1051
1058 960 42
1060 402 360
1062 1060 961
1064 1063 1059
1066 960 44
1068 404 360
1070 1068 961
1072 1071 1067
1074 960 46
1076 406 360
1078 1076 961
1080 1079 1075
1082 960 48
1084 408 360
1086 1084 961
1088 1087 1083
1090 960 50
1092 410 360
1094 1092 961
1096 1095 1091
1098 960 52
1100 412 360
1102 1100 961
1104 1103 1099
1106 960 54
1108 414 360
1110 1108 961
1112 1111 1107
1114 960 56
1116 416 360
1118 1116 961
1120 1119 1115
1122 960 58
1124 418 360
1126 1124 961
1128 1127 1123
1130 960 60
1132 420 360
1134 1132 961
1136 1135 1131
1138 960 62
1140 422 360
1142 1140 961
1144 1143 1139
1146 960 64
1148 424 360
1150 1148 961
1152 1151 1147
1154 960 66
1156 426 360
1158 1156 961
1160 1159 1155
1162 960 68
1164 428 360
1166 1164 961
1168 1167 1163
1170 960 70
1172 430 360
1174 1172 961
1176 1175 1171
1178 960 72
1180 432 360
1182 1180 961
1184 1183 1179
1186 960 74
1188 434 360
1190 1188 961
1192 1191 1187
1194 960 76
1196 436 360
1198 1196 961
1200 1199 1195
1202 960 78
1204 438 360
1206 1204 961
1208 1207 1203
1210 960 80
1212 440 360
1214 1212 961
1216 1215 1211
1218 960 82
1220 442 360
1222 1220 961
1224 1223 1219
1226 960 84
1228 444 360
1230 1228 961
1232 1231 1227
1234 960 86
1236 446 360
1238 1236 961
1240 1239 1235
1242 960 88
1244 448 360
1246 1244 961
1248 1247 1243
1250 960 90
1252 450 360
1254 1252 961
1256 1255 1251
1258 960 92
1260 452 360
1262 1260 961
1264 1263 1259
1266 960 94
1268 454 360
1270 1268 961
1272 1271 1267
1274 960 96
1276 456 360
1278 1276 961
1280 1279 1275
1282 5 2
1284 1282 7
1286 1284 9
1288 1286 11
1290 1288 13
1292 1290 15
1294 1292 17
1296 1294 876
1298 1296 18
1300 458 360
1302 1300 1297
1304 1303 1299
1306 1296 20
1308 460 360
1310 1308 1297
1312 1311 1307
1314 1296 22
1316 462 360
1318 1316 1297
1320 1319 1315
1322 1296 24
1324 464 360
1326 1324 1297
1328 1327 1323
1330 1296 26
1332 466 360
1334 1332 1297
1336 1335 1331
1338 1296 28
1340 468 360
1342 1340 1297
1344 1343 1339
1346 1296 30
1348 470 360
1350 1348 1297
1352 1351 1347
1354 1296 32
1356 472 360
1358 1356 1297
1360 1359 1355
1362 960 282
1364 474 360
1366 1364 961
1368 1367 1363
1370 960 284
1372 476 360
1374 1372 961
1376 1375 1371
1378 960 286
1380 478 360
1382 1380 961
1384 1383 1379
1386 960 288
1388 480 360
1390 1388 961
1392 1391 1387
1394 960 290
1396 482 360
1398 1396 961
1400 1399 1395
1402 960 292
1404 484 360
1406 1404 961
1408 1407 1403
1410 960 294
1412 486 360
1414 1412 961
1416 1415 1411
1418 960 296
1420 488 360
1422 1420 961
1424 1423 1419
1426 960 194
1428 490 360
1430 1428 961
1432 1431 1427
1434 960 196
1436 492 360
1438 1436 961
1440 1439 1435
1442 960 198
1444 494 360
1446 1444 961
1448 1447 1443
1450 960 200
1452 496 360
1454 1452 961
1456 1455 1451
1458 960 202
1460 498 360
1462 1460 961
1464 1463 1459
1466 960 204
1468 500 360
1470 1468 961
1472 1471 1467
1474 960 206
1476 502 360
1478 1476 961
1480 1479 1475
1482 960 208
1484 504 360
1486 1484 961
1488 1487 1483
1490 337 334
1492 1490 339
1494 1492 340
1496 510 360
1498 506 360
1500 508 360
1502 1501 1499
1504 1502 1497
1506 1504 1494
1508 1308 1301
1510 1508 1317
1512 1510 1325
1514 1512 1333
1516 1514 1341
1518 1516 1349
1520 1518 1357
1522 1520 1506
1524 1308 1300
1526 1524 1317
1528 1526 1325
1530 1528 1333
1532 1530 1341
1534 1532 1349
1536 1534 1357
1538 1536 1506
1540 1501 1498
1542 1540 1497
1544 1542 1494
1546 1544 332
1548 1500 1498
1550 1548 1497
1552 1494 260
1554 1552 1550
1556 1555 1547
1558 1556 1539
1560 1558 1498
1562 929 921
1564 1562 937
1566 1564 944
1568 1538 953
1570 1568 1566
1572 1571 1561
1574 1572 1523
1576 1518 1356
1578 1576 1506
1580 1500 1499
1582 1580 1497
1584 1582 342
1586 1584 1494
1588 1587 1500
1590 1588 1558
1592 1591 1571
1594 1592 1579
1596 1552 1502
1598 1597 1496
1600 1599 1539
1602 1601 1571
1604 336 335
1606 1604 339
1608 1606 341
1610 1608 298
1612 512 360
1614 1612 1609
1616 1615 1611
1618 1608 300
1620 514 360
1622 1620 1609
1624 1623 1619
1626 1608 302
1628 516 360
1630 1628 1609
1632 1631 1627
1634 1608 304
1636 518 360
1638 1636 1609
1640 1639 1635
1642 1608 306
1644 520 360
1646 1644 1609
1648 1647 1643
1650 1608 308
1652 522 360
1654 1652 1609
1656 1655 1651
1658 1608 310
1660 524 360
1662 1660 1609
1664 1663 1659
1666 1608 312
1668 526 360
1670 1668 1609
1672 1671 1667
1674 1608 314
1676 528 360
1678 1676 1609
1680 1679 1675
1682 1608 316
1684 530 360
1686 1684 1609
1688 1687 1683
1690 1608 318
1692 532 360
1694 1692 1609
1696 1695 1691
1698 1608 320
1700 534 360
1702 1700 1609
1704 1703 1699
1706 1608 322
1708 536 360
1710 1708 1609
1712 1711 1707
1714 1608 324
1716 538 360
1718 1716 1609
1720 1719 1715
1722 1608 326
1724 540 360
1726 1724 1609
1728 1727 1723
1730 1608 328
1732 542 360
1734 1732 1609
1736 1735 1731
1738 960 228
1740 544 360
1742 1740 961
1744 1743 1739
1746 960 230
1748 546 360
1750 1748 961
1752 1751 1747
1754 960 232
1756 548 360
1758 1756 961
1760 1759 1755
1762 960 234
1764 550 360
1766 1764 961
1768 1767 1763
1770 960 236
1772 552 360
1774 1772 961
1776 1775 1771
1778 960 238
1780 554 360
1782 1780 961
1784 1783 1779
1786 960 240
1788 556 360
1790 1788 961
1792 1791 1787
1794 960 242
1796 558 360
1798 1796 961
1800 1799 1795
1802 4 2
1804 1802 7
1806 1804 9
1808 1806 11
1810 1808 13
1812 1810 15
1814 1812 17
1816 1814 876
1818 808 360
1820 1818 1816
1822 560 360
1824 1822 1817
1826 1825 1821
1828 810 360
1830 1828 1816
1832 562 360
1834 1832 1817
1836 1835 1831
1838 812 360
1840 1838 1816
1842 564 360
1844 1842 1817
1846 1845 1841
1848 814 360
1850 1848 1816
1852 566 360
1854 1852 1817
1856 1855 1851
1858 816 360
1860 1858 1816
1862 568 360
1864 1862 1817
1866 1865 1861
1868 818 360
1870 1868 1816
1872 570 360
1874 1872 1817
1876 1875 1871
1878 820 360
1880 1878 1816
1882 572 360
1884 1882 1817
1886 1885 1881
1888 822 360
1890 1888 1816
1892 574 360
1894 1892 1817
1896 1895 1891
1898 5 3
1900 1898 6
1902 1900 9
1904 1902 11
1906 1904 13
1908 1906 15
1910 1908 17
1912 1910 876
1914 824 360
1916 1914 1912
1918 580 360
1920 1918 1913
1922 1921 1917
1924 826 360
1926 1924 1912
1928 582 360
1930 1928 1913
1932 1931 1927
1934 828 360
1936 1934 1912
1938 584 360
1940 1938 1913
1942 1941 1937
1944 830 360
1946 1944 1912
1948 586 360
1950 1948 1913
1952 1951 1947
1954 832 360
1956 1954 1912
1958 588 360
1960 1958 1913
1962 1961 1957
1964 834 360
1966 1964 1912
1968 590 360
1970 1968 1913
1972 1971 1967
1974 836 360
1976 1974 1912
1978 592 360
1980 1978 1913
1982 1981 1977
1984 838 360
1986 1984 1912
1988 594 360
1990 1988 1913
1992 1991 1987
1994 246 245
1996 1994 249
1998 1996 251
2000 1998 253
2002 2000 255
2004 2002 257
2006 2004 259
2008 2006 860
2010 1898 7
2012 2010 9
2014 2012 11
2016 2014 13
2018 2016 15
2020 2018 17
2022 2020 2008
2024 578 360
2026 2025 18
2028 596 360
2030 2028 2027
2032 2030 2022
2034 598 360
2036 2034 2028
2038 2036 330
2040 2039 2028
2042 2034 2029
2044 1668 953
2046 1669 952
2048 2047 2045
2050 1660 945
2052 1661 944
2054 2053 2051
2056 1652 937
2058 1653 936
2060 2059 2057
2062 1644 929
2064 1645 928
2066 2065 2063
2068 1636 921
2070 1637 920
2072 2071 2069
2074 1628 913
2076 1629 912
2078 2077 2075
2080 1612 897
2082 1613 896
2084 2083 2081
2086 1620 905
2088 1621 904
2090 2089 2087
2092 2090 2084
2094 2092 2078
2096 2094 2072
2098 2096 2066
2100 2098 2060
2102 2100 2054
2104 2102 2048
2106 752 360
2108 746 360
2110 736 360
2112 758 360
2114 756 360
2116 2115 2113
2118 2116 2111
2120 754 360
2122 750 360
2124 2123 2120
2126 748 360
2128 744 360
2130 2128 2126
2132 2130 2124
2134 2132 2118
2136 2114 2112
2138 2136 2110
2140 2122 2121
2142 2129 2127
2144 2142 2140
2146 2144 2138
2148 2147 2135
2150 2149 2109
2152 2150 2107
2154 2152 2104
2156 614 360
2158 2157 1732
2160 2156 1733
2162 2161 2159
2164 612 360
2166 2165 1724
2168 2164 1725
2170 2169 2167
2172 610 360
2174 2173 1716
2176 2172 1717
2178 2177 2175
2180 608 360
2182 2181 1708
2184 2180 1709
2186 2185 2183
2188 606 360
2190 2189 1700
2192 2188 1701
2194 2193 2191
2196 604 360
2198 2197 1692
2200 2196 1693
2202 2201 2199
2204 600 360
2206 2205 1676
2208 2204 1677
2210 2209 2207
2212 602 360
2214 2213 1684
2216 2212 1685
2218 2217 2215
2220 2218 2210
2222 2220 2202
2224 2222 2194
2226 2224 2186
2228 2226 2178
2230 2228 2170
2232 2230 2162
2234 2232 2154
2236 576 360
2238 2236 2234
2240 2238 226
2242 2240 2042
2244 2243 2041
2246 2245 2023
2248 2247 2033
2250 2035 2027
2252 2251 2022
2254 2039 2036
2256 2255 2043
2258 2257 2023
2260 2259 2253
2262 896 892
2264 2204 893
2266 2265 2263
2268 904 892
2270 2212 893
2272 2271 2269
2274 912 892
2276 2196 893
2278 2277 2275
2280 920 892
2282 2188 893
2284 2283 2281
2286 928 892
2288 2180 893
2290 2289 2287
2292 936 892
2294 2172 893
2296 2295 2293
2298 944 892
2300 2164 893
2302 2301 2299
2304 952 892
2306 2156 893
2308 2307 2305
2310 960 344
2312 616 360
2314 2312 961
2316 2315 2311
2318 960 346
2320 618 360
2322 2320 961
2324 2323 2319
2326 960 348
2328 620 360
2330 2328 961
2332 2331 2327
2334 960 350
2336 622 360
2338 2336 961
2340 2339 2335
2342 960 352
2344 624 360
2346 2344 961
2348 2347 2343
2350 960 354
2352 626 360
2354 2352 961
2356 2355 2351
2358 960 356
2360 628 360
2362 2360 961
2364 2363 2359
2366 960 358
2368 630 360
2370 2368 961
2372 2371 2367
2374 638 360
2376 636 360
2378 632 360
2380 634 360
2382 2381 2379
2384 2382 2377
2386 2384 2375
2388 336 334
2390 2388 339
2392 2390 341
2394 2392 2386
2396 2380 2378
2398 2396 2377
2400 2398 2375
2402 2400 960
2404 2402 281
2406 2382 2376
2408 2406 2375
2410 2408 2038
2412 1888 1485
2414 1889 1484
2416 2415 2413
2418 1878 1477
2420 1879 1476
2422 2421 2419
2424 1868 1469
2426 1869 1468
2428 2427 2425
2430 1858 1461
2432 1859 1460
2434 2433 2431
2436 1848 1453
2438 1849 1452
2440 2439 2437
2442 1838 1445
2444 1839 1444
2446 2445 2443
2448 1818 1429
2450 1819 1428
2452 2451 2449
2454 1828 1437
2456 1829 1436
2458 2457 2455
2460 2458 2452
2462 2460 2446
2464 2462 2440
2466 2464 2434
2468 2466 2428
2470 2468 2422
2472 2470 2416
2474 774 360
2476 2475 1892
2478 2474 1893
2480 2479 2477
2482 772 360
2484 2483 1882
2486 2482 1883
2488 2487 2485
2490 770 360
2492 2491 1872
2494 2490 1873
2496 2495 2493
2498 768 360
2500 2499 1862
2502 2498 1863
2504 2503 2501
2506 766 360
2508 2507 1852
2510 2506 1853
2512 2511 2509
2514 764 360
2516 2515 1842
2518 2514 1843
2520 2519 2517
2522 760 360
2524 2523 1822
2526 2522 1823
2528 2527 2525
2530 762 360
2532 2531 1832
2534 2530 1833
2536 2535 2533
2538 2536 2528
2540 2538 2520
2542 2540 2512
2544 2542 2504
2546 2544 2496
2548 2546 2488
2550 2548 2480
2552 2550 2472
2554 2369 1984
2556 2368 1985
2558 2557 2555
2560 2361 1974
2562 2360 1975
2564 2563 2561
2566 2353 1964
2568 2352 1965
2570 2569 2567
2572 2345 1954
2574 2344 1955
2576 2575 2573
2578 2337 1944
2580 2336 1945
2582 2581 2579
2584 2329 1934
2586 2328 1935
2588 2587 2585
2590 2313 1914
2592 2312 1915
2594 2593 2591
2596 2321 1924
2598 2320 1925
2600 2599 2597
2602 2600 2594
2604 2602 2588
2606 2604 2582
2608 2606 2576
2610 2608 2570
2612 2610 2564
2614 2612 2558
2616 2614 2552
2618 1988 1021
2620 1989 1020
2622 2621 2619
2624 1978 1013
2626 1979 1012
2628 2627 2625
2630 1968 1005
2632 1969 1004
2634 2633 2631
2636 1958 997
2638 1959 996
2640 2639 2637
2642 1948 989
2644 1949 988
2646 2645 2643
2648 1938 981
2650 1939 980
2652 2651 2649
2654 1918 965
2656 1919 964
2658 2657 2655
2660 1928 973
2662 1929 972
2664 2663 2661
2666 2664 2658
2668 2666 2652
2670 2668 2646
2672 2670 2640
2674 2672 2634
2676 2674 2628
2678 2676 2622
2680 2678 2616
2682 790 360
2684 734 360
2686 2685 2682
2688 2684 2683
2690 2689 2687
2692 788 360
2694 732 360
2696 2695 2692
2698 2694 2693
2700 2699 2697
2702 786 360
2704 730 360
2706 2705 2702
2708 2704 2703
2710 2709 2707
2712 784 360
2714 728 360
2716 2715 2712
2718 2714 2713
2720 2719 2717
2722 782 360
2724 726 360
2726 2725 2722
2728 2724 2723
2730 2729 2727
2732 780 360
2734 724 360
2736 2735 2732
2738 2734 2733
2740 2739 2737
2742 776 360
2744 720 360
2746 2745 2742
2748 2744 2743
2750 2749 2747
2752 778 360
2754 722 360
2756 2755 2752
2758 2754 2753
2760 2759 2757
2762 2760 2750
2764 2762 2740
2766 2764 2730
2768 2766 2720
2770 2768 2710
2772 2770 2700
2774 2772 2690
2776 2774 2680
2778 806 360
2780 2778 1797
2782 2779 1796
2784 2783 2781
2786 804 360
2788 2786 1789
2790 2787 1788
2792 2791 2789
2794 802 360
2796 2794 1781
2798 2795 1780
2800 2799 2797
2802 800 360
2804 2802 1773
2806 2803 1772
2808 2807 2805
2810 798 360
2812 2810 1765
2814 2811 1764
2816 2815 2813
2818 796 360
2820 2818 1757
2822 2819 1756
2824 2823 2821
2826 792 360
2828 2826 1741
2830 2827 1740
2832 2831 2829
2834 794 360
2836 2834 1749
2838 2835 1748
2840 2839 2837
2842 2840 2832
2844 2842 2824
2846 2844 2816
2848 2846 2808
2850 2848 2800
2852 2850 2792
2854 2852 2784
2856 2854 2776
2858 1421 952
2860 1420 953
2862 2861 2859
2864 1413 944
2866 1412 945
2868 2867 2865
2870 1405 936
2872 1404 937
2874 2873 2871
2876 1397 928
2878 1396 929
2880 2879 2877
2882 1389 920
2884 1388 921
2886 2885 2883
2888 1381 912
2890 1380 913
2892 2891 2889
2894 1365 896
2896 1364 897
2898 2897 2895
2900 1373 904
2902 1372 905
2904 2903 2901
2906 2904 2898
2908 2906 2892
2910 2908 2886
2912 2910 2880
2914 2912 2874
2916 2914 2868
2918 2916 2862
2920 2918 2856
2922 718 360
2924 2923 2156
2926 2922 2157
2928 2927 2925
2930 716 360
2932 2931 2164
2934 2930 2165
2936 2935 2933
2938 714 360
2940 2939 2172
2942 2938 2173
2944 2943 2941
2946 712 360
2948 2947 2180
2950 2946 2181
2952 2951 2949
2954 710 360
2956 2955 2188
2958 2954 2189
2960 2959 2957
2962 708 360
2964 2963 2196
2966 2962 2197
2968 2967 2965
2970 704 360
2972 2971 2204
2974 2970 2205
2976 2975 2973
2978 706 360
2980 2979 2212
2982 2978 2213
2984 2983 2981
2986 2984 2976
2988 2986 2968
2990 2988 2960
2992 2990 2952
2994 2992 2944
2996 2994 2936
2998 2996 2928
3000 2998 2920
3002 702 360
3004 3002 1277
3006 3003 1276
3008 3007 3005
3010 700 360
3012 3010 1269
3014 3011 1268
3016 3015 3013
3018 698 360
3020 3018 1261
3022 3019 1260
3024 3023 3021
3026 696 360
3028 3026 1253
3030 3027 1252
3032 3031 3029
3034 694 360
3036 3034 1245
3038 3035 1244
3040 3039 3037
3042 692 360
3044 3042 1237
3046 3043 1236
3048 3047 3045
3050 690 360
3052 3050 1229
3054 3051 1228
3056 3055 3053
3058 688 360
3060 3058 1221
3062 3059 1220
3064 3063 3061
3066 686 360
3068 3066 1213
3070 3067 1212
3072 3071 3069
3074 684 360
3076 3074 1205
3078 3075 1204
3080 3079 3077
3082 682 360
3084 3082 1197
3086 3083 1196
3088 3087 3085
3090 680 360
3092 3090 1189
3094 3091 1188
3096 3095 3093
3098 678 360
3100 3098 1181
3102 3099 1180
3104 3103 3101
3106 676 360
3108 3106 1173
3110 3107 1172
3112 3111 3109
3114 674 360
3116 3114 1165
3118 3115 1164
3120 3119 3117
3122 672 360
3124 3122 1157
3126 3123 1156
3128 3127 3125
3130 670 360
3132 3130 1149
3134 3131 1148
3136 3135 3133
3138 668 360
3140 3138 1141
3142 3139 1140
3144 3143 3141
3146 666 360
3148 3146 1133
3150 3147 1132
3152 3151 3149
3154 664 360
3156 3154 1125
3158 3155 1124
3160 3159 3157
3162 662 360
3164 3162 1117
3166 3163 1116
3168 3167 3165
3170 660 360
3172 3170 1109
3174 3171 1108
3176 3175 3173
3178 658 360
3180 3178 1101
3182 3179 1100
3184 3183 3181
3186 656 360
3188 3186 1093
3190 3187 1092
3192 3191 3189
3194 654 360
3196 3194 1085
3198 3195 1084
3200 3199 3197
3202 652 360
3204 3202 1077
3206 3203 1076
3208 3207 3205
3210 650 360
3212 3210 1069
3214 3211 1068
3216 3215 3213
3218 648 360
3220 3218 1061
3222 3219 1060
3224 3223 3221
3226 646 360
3228 3226 1053
3230 3227 1052
3232 3231 3229
3234 644 360
3236 3234 1045
3238 3235 1044
3240 3239 3237
3242 640 360
3244 3242 1029
3246 3243 1028
3248 3247 3245
3250 642 360
3252 3250 1037
3254 3251 1036
3256 3255 3253
3258 3256 3248
3260 3258 3240
3262 3260 3232
3264 3262 3224
3266 3264 3216
3268 3266 3208
3270 3268 3200
3272 3270 3192
3274 3272 3184
3276 3274 3176
3278 3276 3168
3280 3278 3160
3282 3280 3152
3284 3282 3144
3286 3284 3136
3288 3286 3128
3290 3288 3120
3292 3290 3112
3294 3292 3104
3296 3294 3096
3298 3296 3088
3300 3298 3080
3302 3300 3072
3304 3302 3064
3306 3304 3056
3308 3306 3048
3310 3308 3040
3312 3310 3032
3314 3312 3024
3316 3314 3016
3318 3316 3008
3320 3318 3000
3322 3320 2111
3324 3323 2410
3326 3324 1494
3328 2410 263
3330 3328 1494
3332 2381 2378
3334 3332 2376
3336 3334 2375
3338 3336 2038
3340 3320 2110
3342 3341 3338
3344 3342 1494
3346 3338 262
3348 3346 1494
3350 2380 2379
3352 3350 2376
3354 3352 2375
3356 1490 338
3358 3356 341
3360 3358 3354
3362 2396 2376
3364 3362 2375
3366 1604 338
3368 3366 341
3370 3368 3364
3372 2384 2374
3374 2388 338
3376 3374 341
3378 3376 3372
3380 3379 3371
3382 3380 3361
3384 3382 2379
3386 3385 3349
3388 3386 3345
3390 3389 3331
3392 3391 3327
3394 3392 2405
3396 3350 2377
3398 3396 2375
3400 3398 1496
3402 3400 1596
3404 3403 3395
3406 3332 2377
3408 3406 2375
3410 3408 1586
3412 3411 3405
3414 3413 2395
3416 3406 2374
3418 858 340
3420 3418 3416
3422 3421 2381
3424 3422 3382
3426 3424 3345
3428 2410 1494
3430 3429 3426
3432 3431 2403
3434 3433 3411
3436 3382 2376
3438 3338 1494
3440 3439 3436
3442 3440 3327
3444 3443 2403
3446 3421 2374
3448 3446 3382
3450 3449 3439
3452 3450 3327
3454 1608 114
3456 3242 1609
3458 3457 3455
3460 1608 116
3462 3250 1609
3464 3463 3461
3466 1608 118
3468 3234 1609
3470 3469 3467
3472 1608 120
3474 3226 1609
3476 3475 3473
3478 1608 122
3480 3218 1609
3482 3481 3479
3484 1608 124
3486 3210 1609
3488 3487 3485
3490 1608 126
3492 3202 1609
3494 3493 3491
3496 1608 128
3498 3194 1609
3500 3499 3497
3502 1608 130
3504 3186 1609
3506 3505 3503
3508 1608 132
3510 3178 1609
3512 3511 3509
3514 1608 134
3516 3170 1609
3518 3517 3515
3520 1608 136
3522 3162 1609
3524 3523 3521
3526 1608 138
3528 3154 1609
3530 3529 3527
3532 1608 140
3534 3146 1609
3536 3535 3533
3538 1608 142
3540 3138 1609
3542 3541 3539
3544 1608 144
3546 3130 1609
3548 3547 3545
3550 1608 146
3552 3122 1609
3554 3553 3551
3556 1608 148
3558 3114 1609
3560 3559 3557
3562 1608 150
3564 3106 1609
3566 3565 3563
3568 1608 152
3570 3098 1609
3572 3571 3569
3574 1608 154
3576 3090 1609
3578 3577 3575
3580 1608 156
3582 3082 1609
3584 3583 3581
3586 1608 158
3588 3074 1609
3590 3589 3587
3592 1608 160
3594 3066 1609
3596 3595 3593
3598 1608 162
3600 3058 1609
3602 3601 3599
3604 1608 164
3606 3050 1609
3608 3607 3605
3610 1608 166
3612 3042 1609
3614 3613 3611
3616 1608 168
3618 3034 1609
3620 3619 3617
3622 1608 170
3624 3026 1609
3626 3625 3623
3628 1608 172
3630 3018 1609
3632 3631 3629
3634 1608 174
3636 3010 1609
3638 3637 3635
3640 1608 176
3642 3002 1609
3644 3643 3641
3646 960 264
3648 2970 961
3650 3649 3647
3652 960 266
3654 2978 961
3656 3655 3653
3658 960 268
3660 2962 961
3662 3661 3659
3664 960 270
3666 2954 961
3668 3667 3665
3670 960 272
3672 2946 961
3674 3673 3671
3676 960 274
3678 2938 961
3680 3679 3677
3682 960 276
3684 2930 961
3686 3685 3683
3688 960 278
3690 2922 961
3692 3691 3689
3694 960 210
3696 2744 961
3698 3697 3695
3700 960 212
3702 2754 961
3704 3703 3701
3706 960 214
3708 2734 961
3710 3709 3707
3712 960 216
3714 2724 961
3716 3715 3713
3718 960 218
3720 2714 961
3722 3721 3719
3724 960 220
3726 2704 961
3728 3727 3725
3730 960 222
3732 2694 961
3734 3733 3731
3736 960 224
3738 2684 961
3740 3739 3737
3742 2401 843
3744 842 840
3746 3745 845
3748 3746 2401
3750 3744 847
3752 3745 846
3754 3753 3751
3756 3755 2401
3758 1802 6
3760 3758 9
3762 3760 11
3764 3762 13
3766 3764 15
3768 3766 17
3770 3768 876
3772 3770 18
3774 3771 2128
3776 3775 3773
3778 3770 20
3780 3771 2108
3782 3781 3779
3784 3770 22
3786 3771 2126
3788 3787 3785
3790 3770 24
3792 3771 2122
3794 3793 3791
3796 3770 26
3798 3771 2106
3800 3799 3797
3802 3770 28
3804 3771 2120
3806 3805 3803
3808 3770 30
3810 3771 2114
3812 3811 3809
3814 3770 32
3816 3771 2112
3818 3817 3815
3820 960 98
3822 2522 961
3824 3823 3821
3826 960 100
3828 2530 961
3830 3829 3827
3832 960 102
3834 2514 961
3836 3835 3833
3838 960 104
3840 2506 961
3842 3841 3839
3844 960 106
3846 2498 961
3848 3847 3845
3850 960 108
3852 2490 961
3854 3853 3851
3856 960 110
3858 2482 961
3860 3859 3857
3862 960 112
3864 2474 961
3866 3865 3863
3868 1282 6
3870 3868 9
3872 3870 11
3874 3872 13
3876 3874 15
3878 3876 17
3880 3878 876
3882 3880 18
3884 3881 2742
3886 3885 3883
3888 3880 20
3890 3881 2752
3892 3891 3889
3894 3880 22
3896 3881 2732
3898 3897 3895
3900 3880 24
3902 3881 2722
3904 3903 3901
3906 3880 26
3908 3881 2712
3910 3909 3907
3912 3880 28
3914 3881 2702
3916 3915 3913
3918 3880 30
3920 3881 2692
3922 3921 3919
3924 3880 32
3926 3881 2682
3928 3927 3925
3930 3880 2742
3932 3881 2826
3934 3933 3931
3936 3880 2752
3938 3881 2834
3940 3939 3937
3942 3880 2732
3944 3881 2818
3946 3945 3943
3948 3880 2722
3950 3881 2810
3952 3951 3949
3954 3880 2712
3956 3881 2802
3958 3957 3955
3960 3880 2702
3962 3881 2794
3964 3963 3961
3966 3880 2692
3968 3881 2786
3970 3969 3967
3972 3880 2682
3974 3881 2778
3976 3975 3973
3978 1816 18
3980 1818 1817
3982 3981 3979
3984 1816 20
3986 1828 1817
3988 3987 3985
3990 1816 22
3992 1838 1817
3994 3993 3991
3996 1816 24
3998 1848 1817
4000 3999 3997
4002 1816 26
4004 1858 1817
4006 4005 4003
4008 1816 28
4010 1868 1817
4012 4011 4009
4014 1816 30
4016 1878 1817
4018 4017 4015
4020 1816 32
4022 1888 1817
4024 4023 4021
4026 1912 18
4028 1914 1913
4030 4029 4027
4032 1912 20
4034 1924 1913
4036 4035 4033
4038 1912 22
4040 1934 1913
4042 4041 4039
4044 1912 24
4046 1944 1913
4048 4047 4045
4050 1912 26
4052 1954 1913
4054 4053 4051
4056 1912 28
4058 1964 1913
4060 4059 4057
4062 1912 30
4064 1974 1913
4066 4065 4063
4068 1912 32
4070 1984 1913
4072 4071 4069
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 state_regCommand_abs<0>_out
l193 state_regCommand_abs<1>_out
l194 state_regCommand_abs<2>_out
l195 state_regCommand_abs<3>_out
l196 state_regCommand_abs<4>_out
l197 state_regCommand_abs<5>_out
l198 state_regCommand_abs<6>_out
l199 state_regCommand_abs<7>_out
l200 state_os_lba1_abs<0>_out
l201 state_os_lba1_abs<1>_out
l202 state_os_lba1_abs<2>_out
l203 state_os_lba1_abs<3>_out
l204 state_os_lba1_abs<4>_out
l205 state_os_lba1_abs<5>_out
l206 state_os_lba1_abs<6>_out
l207 state_os_lba1_abs<7>_out
l208 state_regLBAHigh0_abs<0>_out
l209 state_regLBAHigh0_abs<1>_out
l210 state_regLBAHigh0_abs<2>_out
l211 state_regLBAHigh0_abs<3>_out
l212 state_regLBAHigh0_abs<4>_out
l213 state_regLBAHigh0_abs<5>_out
l214 state_regLBAHigh0_abs<6>_out
l215 state_regLBAHigh0_abs<7>_out
l216 state_regLBAHigh1_abs<0>_out
l217 state_regLBAHigh1_abs<1>_out
l218 state_regLBAHigh1_abs<2>_out
l219 state_regLBAHigh1_abs<3>_out
l220 state_regLBAHigh1_abs<4>_out
l221 state_regLBAHigh1_abs<5>_out
l222 state_regLBAHigh1_abs<6>_out
l223 state_regLBAHigh1_abs<7>_out
l224 state_regLBALow0_abs<0>_out
l225 state_regLBALow0_abs<1>_out
l226 state_regLBALow0_abs<2>_out
l227 state_regLBALow0_abs<3>_out
l228 state_regLBALow0_abs<4>_out
l229 state_regLBALow0_abs<5>_out
l230 state_regLBALow0_abs<6>_out
l231 state_regLBALow0_abs<7>_out
l232 state_regLBAMid0_abs<0>_out
l233 state_regLBAMid0_abs<1>_out
l234 state_regLBAMid0_abs<2>_out
l235 state_regLBAMid0_abs<3>_out
l236 state_regLBAMid0_abs<4>_out
l237 state_regLBAMid0_abs<5>_out
l238 state_regLBAMid0_abs<6>_out
l239 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:24 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b5.v   ---gives--> driver_b5.mv
> abc -c "read_blif_mv driver_b5.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_b5y.aig"   ---gives--> driver_b5y.aig
> aigtoaig driver_b5y.aig driver_b5y.aag   ---gives--> driver_b5y.aag (this file)
Content of driver_b5.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 5) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 2/3 [2015-pre-classification], 2/4 [2017-pre-classification], 8/10 [SYNTCOMP2017-RealSeq], 5/6 [SYNTCOMP2017-RealPar], 5/6 [SYNTCOMP2017-SyntSeq], 3/4 [SYNTCOMP2017-SyntPar]
SOLVED_IN : 1135.11 [2015-pre-classification], 0.216 [SYNTCOMP2017-RealSeq], 0.085989 [SYNTCOMP2017-RealPar]
STATUS : unrealizable
REF_SIZE : 0
#.
