{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687664867489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687664867489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 10:47:47 2023 " "Processing started: Sun Jun 25 10:47:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687664867489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687664867489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DoAnCK -c DoAnCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DoAnCK -c DoAnCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687664867489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687664867694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_6bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_6bit " "Found entity 1: mux2to1_6bit" {  } { { "mux2to1_6bit.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/mux2to1_6bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_1bit " "Found entity 1: shift_left_1bit" {  } { { "shift_left_1bit.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/shift_left_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "FullAdder1bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/FullAdder1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "full_adder_32bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/full_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_64bit " "Found entity 1: full_adder_64bit" {  } { { "full_adder_64bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/full_adder_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_sub_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub_1bit " "Found entity 1: full_sub_1bit" {  } { { "full_sub_1bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/full_sub_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub_32bit " "Found entity 1: full_sub_32bit" {  } { { "full_sub_32bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/full_sub_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_sub_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub_64bit " "Found entity 1: full_sub_64bit" {  } { { "full_sub_64bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/full_sub_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_1bit " "Found entity 1: and_1bit" {  } { { "and_1bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/and_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_64bit " "Found entity 1: and_64bit" {  } { { "and_64bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/and_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_bit_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file set_bit_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 set_bit_0 " "Found entity 1: set_bit_0" {  } { { "set_bit_0.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/set_bit_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_bit_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file set_bit_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 set_bit_1 " "Found entity 1: set_bit_1" {  } { { "set_bit_1.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/set_bit_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_64bit " "Found entity 1: xnor_64bit" {  } { { "xnor_64bit.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/xnor_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file isequal_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isequal_64bit " "Found entity 1: isequal_64bit" {  } { { "isequal_64bit.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/isequal_64bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_self.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_self.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_self " "Found entity 1: and_self" {  } { { "and_self.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/and_self.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isgreater_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file isgreater_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isgreater_64bit " "Found entity 1: isgreater_64bit" {  } { { "isgreater_64bit.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/isgreater_64bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Found entity 1: mux2to1_1bit" {  } { { "mux2to1_1bit.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/mux2to1_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_64bit " "Found entity 1: mux2to1_64bit" {  } { { "mux2to1_64bit.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/mux2to1_64bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_64bit " "Found entity 1: ALU_64bit" {  } { { "ALU_64bit.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/ALU_64bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_1bit " "Found entity 1: shift_right_1bit" {  } { { "shift_right_1bit.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/shift_right_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_controller " "Found entity 1: shift_controller" {  } { { "shift_controller.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/shift_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_1BIT " "Found entity 1: REG_CELL_1BIT" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_8BIT " "Found entity 1: REG_CELL_8BIT" {  } { { "REG_CELL_8BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_8BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_16BIT " "Found entity 1: REG_CELL_16BIT" {  } { { "REG_CELL_16BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_16BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_32BIT " "Found entity 1: REG_CELL_32BIT" {  } { { "REG_CELL_32BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_32BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_CELL_64BIT " "Found entity 1: REG_CELL_64BIT" {  } { { "REG_CELL_64BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_64BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_3TO8 " "Found entity 1: DECODER_3TO8" {  } { { "DECODER_3TO8.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DECODER_3TO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8to1_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8TO1_64BIT " "Found entity 1: MUX_8TO1_64BIT" {  } { { "MUX_8TO1_64BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/MUX_8TO1_64BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_8_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_8_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE_8_64BIT " "Found entity 1: REG_FILE_8_64BIT" {  } { { "REG_FILE_8_64BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_FILE_8_64BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_64bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_64BIT " "Found entity 1: REG_64BIT" {  } { { "REG_64BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_64BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_32BIT " "Found entity 1: MUX2TO1_32BIT" {  } { { "MUX2TO1_32BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/MUX2TO1_32BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file check_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_zero " "Found entity 1: check_zero" {  } { { "check_zero.v" "" { Text "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/check_zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D3 " "Found entity 1: D3" {  } { { "D3.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/D3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D2 " "Found entity 1: D2" {  } { { "D2.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/D2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D1 " "Found entity 1: D1" {  } { { "D1.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/D1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D0 " "Found entity 1: D0" {  } { { "D0.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/D0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trans.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRANS " "Found entity 1: TRANS" {  } { { "TRANS.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/TRANS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doanck.bdf 1 1 " "Found 1 design units, including 1 entities, in source file doanck.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DoAnCK " "Found entity 1: DoAnCK" {  } { { "DoAnCK.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DoAnCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687664867771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687664867771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST " "Elaborating entity \"TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687664867792 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DATAPATH inst3 " "Block or symbol \"DATAPATH\" of instance \"inst3\" overlaps another block or symbol" {  } { { "TEST.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/TEST.bdf" { { 248 1320 1544 472 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1687664867794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst1\"" {  } { { "TEST.bdf" "inst1" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/TEST.bdf" { { 248 824 920 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D3 FSM:inst1\|D3:inst4 " "Elaborating entity \"D3\" for hierarchy \"FSM:inst1\|D3:inst4\"" {  } { { "FSM.bdf" "inst4" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/FSM.bdf" { { 224 344 440 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D2 FSM:inst1\|D2:inst5 " "Elaborating entity \"D2\" for hierarchy \"FSM:inst1\|D2:inst5\"" {  } { { "FSM.bdf" "inst5" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/FSM.bdf" { { 384 344 440 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_1bit FSM:inst1\|D2:inst5\|mux2to1_1bit:inst " "Elaborating entity \"mux2to1_1bit\" for hierarchy \"FSM:inst1\|D2:inst5\|mux2to1_1bit:inst\"" {  } { { "D2.bdf" "inst" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/D2.bdf" { { 96 888 984 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D1 FSM:inst1\|D1:inst6 " "Elaborating entity \"D1\" for hierarchy \"FSM:inst1\|D1:inst6\"" {  } { { "FSM.bdf" "inst6" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/FSM.bdf" { { 544 344 440 704 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D0 FSM:inst1\|D0:inst7 " "Elaborating entity \"D0\" for hierarchy \"FSM:inst1\|D0:inst7\"" {  } { { "FSM.bdf" "inst7" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/FSM.bdf" { { 704 344 440 864 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:inst3 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:inst3\"" {  } { { "TEST.bdf" "inst3" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/TEST.bdf" { { 248 1320 1544 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867811 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst6 " "Block or symbol \"VCC\" of instance \"inst6\" overlaps another block or symbol" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DATAPATH.bdf" { { 408 128 144 440 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1687664867812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_zero DATAPATH:inst3\|check_zero:inst3 " "Elaborating entity \"check_zero\" for hierarchy \"DATAPATH:inst3\|check_zero:inst3\"" {  } { { "DATAPATH.bdf" "inst3" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DATAPATH.bdf" { { 280 1144 1312 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_controller DATAPATH:inst3\|shift_controller:inst1 " "Elaborating entity \"shift_controller\" for hierarchy \"DATAPATH:inst3\|shift_controller:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DATAPATH.bdf" { { 144 912 1072 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_64bit DATAPATH:inst3\|shift_controller:inst1\|mux2to1_64bit:inst2 " "Elaborating entity \"mux2to1_64bit\" for hierarchy \"DATAPATH:inst3\|shift_controller:inst1\|mux2to1_64bit:inst2\"" {  } { { "shift_controller.bdf" "inst2" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/shift_controller.bdf" { { 176 872 1024 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_1bit DATAPATH:inst3\|shift_controller:inst1\|shift_right_1bit:inst " "Elaborating entity \"shift_right_1bit\" for hierarchy \"DATAPATH:inst3\|shift_controller:inst1\|shift_right_1bit:inst\"" {  } { { "shift_controller.bdf" "inst" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/shift_controller.bdf" { { 152 480 632 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_1bit DATAPATH:inst3\|shift_controller:inst1\|shift_left_1bit:inst1 " "Elaborating entity \"shift_left_1bit\" for hierarchy \"DATAPATH:inst3\|shift_controller:inst1\|shift_left_1bit:inst1\"" {  } { { "shift_controller.bdf" "inst1" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/shift_controller.bdf" { { 248 480 632 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_64bit DATAPATH:inst3\|ALU_64bit:inst " "Elaborating entity \"ALU_64bit\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DATAPATH.bdf" { { 160 584 768 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664867954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isequal_64bit DATAPATH:inst3\|ALU_64bit:inst\|isequal_64bit:inst15 " "Elaborating entity \"isequal_64bit\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|isequal_64bit:inst15\"" {  } { { "ALU_64bit.bdf" "inst15" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/ALU_64bit.bdf" { { 168 56 208 264 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_self DATAPATH:inst3\|ALU_64bit:inst\|isequal_64bit:inst15\|and_self:inst1 " "Elaborating entity \"and_self\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|isequal_64bit:inst15\|and_self:inst1\"" {  } { { "isequal_64bit.bdf" "inst1" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/isequal_64bit.bdf" { { 216 808 928 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_64bit DATAPATH:inst3\|ALU_64bit:inst\|isequal_64bit:inst15\|xnor_64bit:inst " "Elaborating entity \"xnor_64bit\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|isequal_64bit:inst15\|xnor_64bit:inst\"" {  } { { "isequal_64bit.bdf" "inst" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/isequal_64bit.bdf" { { 216 560 720 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_64bit DATAPATH:inst3\|ALU_64bit:inst\|full_adder_64bit:inst14 " "Elaborating entity \"full_adder_64bit\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|full_adder_64bit:inst14\"" {  } { { "ALU_64bit.bdf" "inst14" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/ALU_64bit.bdf" { { 264 56 232 376 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub_64bit DATAPATH:inst3\|ALU_64bit:inst\|full_sub_64bit:inst12 " "Elaborating entity \"full_sub_64bit\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|full_sub_64bit:inst12\"" {  } { { "ALU_64bit.bdf" "inst12" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/ALU_64bit.bdf" { { 488 56 224 600 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_64bit DATAPATH:inst3\|ALU_64bit:inst\|and_64bit:inst11 " "Elaborating entity \"and_64bit\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|and_64bit:inst11\"" {  } { { "ALU_64bit.bdf" "inst11" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/ALU_64bit.bdf" { { 600 56 216 680 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isgreater_64bit DATAPATH:inst3\|ALU_64bit:inst\|isgreater_64bit:inst10 " "Elaborating entity \"isgreater_64bit\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|isgreater_64bit:inst10\"" {  } { { "ALU_64bit.bdf" "inst10" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/ALU_64bit.bdf" { { 680 56 208 776 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_bit_0 DATAPATH:inst3\|ALU_64bit:inst\|set_bit_0:inst9 " "Elaborating entity \"set_bit_0\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|set_bit_0:inst9\"" {  } { { "ALU_64bit.bdf" "inst9" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/ALU_64bit.bdf" { { 776 56 200 872 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_bit_1 DATAPATH:inst3\|ALU_64bit:inst\|set_bit_1:inst8 " "Elaborating entity \"set_bit_1\" for hierarchy \"DATAPATH:inst3\|ALU_64bit:inst\|set_bit_1:inst8\"" {  } { { "ALU_64bit.bdf" "inst8" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/ALU_64bit.bdf" { { 872 56 200 968 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE_8_64BIT DATAPATH:inst3\|REG_FILE_8_64BIT:inst2 " "Elaborating entity \"REG_FILE_8_64BIT\" for hierarchy \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DATAPATH.bdf" { { 176 272 464 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8TO1_64BIT DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|MUX_8TO1_64BIT:inst13 " "Elaborating entity \"MUX_8TO1_64BIT\" for hierarchy \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|MUX_8TO1_64BIT:inst13\"" {  } { { "REG_FILE_8_64BIT.bdf" "inst13" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_FILE_8_64BIT.bdf" { { 64 1232 1400 256 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_64BIT DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12 " "Elaborating entity \"REG_CELL_64BIT\" for hierarchy \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\"" {  } { { "REG_FILE_8_64BIT.bdf" "inst12" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_FILE_8_64BIT.bdf" { { 80 744 880 208 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_32BIT DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1 " "Elaborating entity \"REG_CELL_32BIT\" for hierarchy \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\"" {  } { { "REG_CELL_64BIT.bdf" "inst1" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_64BIT.bdf" { { 224 648 784 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_16BIT DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5 " "Elaborating entity \"REG_CELL_16BIT\" for hierarchy \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\"" {  } { { "REG_CELL_32BIT.bdf" "inst5" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_32BIT.bdf" { { 304 744 880 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_8BIT DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1 " "Elaborating entity \"REG_CELL_8BIT\" for hierarchy \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\"" {  } { { "REG_CELL_16BIT.bdf" "inst1" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_16BIT.bdf" { { 280 696 816 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CELL_1BIT DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst " "Elaborating entity \"REG_CELL_1BIT\" for hierarchy \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\"" {  } { { "REG_CELL_8BIT.bdf" "inst" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_8BIT.bdf" { { 56 624 720 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_3TO8 DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|DECODER_3TO8:inst1 " "Elaborating entity \"DECODER_3TO8\" for hierarchy \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|DECODER_3TO8:inst1\"" {  } { { "REG_FILE_8_64BIT.bdf" "inst1" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_FILE_8_64BIT.bdf" { { 288 360 512 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664868734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_64BIT DATAPATH:inst3\|REG_64BIT:inst4 " "Elaborating entity \"REG_64BIT\" for hierarchy \"DATAPATH:inst3\|REG_64BIT:inst4\"" {  } { { "DATAPATH.bdf" "inst4" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/DATAPATH.bdf" { { 128 1144 1288 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664869629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANS TRANS:inst " "Elaborating entity \"TRANS\" for hierarchy \"TRANS:inst\"" {  } { { "TEST.bdf" "inst" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/TEST.bdf" { { 248 1016 1184 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687664869712 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst5\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst6\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst7\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst8\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst9\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst10\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst11\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6 " "Converted tri-state buffer \"DATAPATH:inst3\|REG_FILE_8_64BIT:inst2\|REG_CELL_64BIT:inst12\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst6\" feeding internal logic into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 344 1128 1176 376 "inst6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1687664870897 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1687664870897 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 S\[63\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" to the node \"S\[63\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 S\[62\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" to the node \"S\[62\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 S\[61\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" to the node \"S\[61\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 S\[60\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" to the node \"S\[60\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 S\[59\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" to the node \"S\[59\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 S\[58\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" to the node \"S\[58\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 S\[57\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" to the node \"S\[57\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 S\[56\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" to the node \"S\[56\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 S\[55\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" to the node \"S\[55\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 S\[54\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" to the node \"S\[54\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 S\[53\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" to the node \"S\[53\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 S\[52\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" to the node \"S\[52\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 S\[51\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" to the node \"S\[51\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 S\[50\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" to the node \"S\[50\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 S\[49\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" to the node \"S\[49\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 S\[48\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" to the node \"S\[48\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 S\[47\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" to the node \"S\[47\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 S\[46\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" to the node \"S\[46\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 S\[45\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" to the node \"S\[45\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 S\[44\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" to the node \"S\[44\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 S\[43\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" to the node \"S\[43\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 S\[42\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" to the node \"S\[42\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 S\[41\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" to the node \"S\[41\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 S\[40\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" to the node \"S\[40\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 S\[39\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" to the node \"S\[39\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 S\[38\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" to the node \"S\[38\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 S\[37\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" to the node \"S\[37\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 S\[36\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" to the node \"S\[36\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 S\[35\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" to the node \"S\[35\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 S\[34\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" to the node \"S\[34\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 S\[33\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" to the node \"S\[33\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 S\[32\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst1\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" to the node \"S\[32\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 S\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" to the node \"S\[31\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 S\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" to the node \"S\[30\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 S\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" to the node \"S\[29\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 S\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" to the node \"S\[28\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 S\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" to the node \"S\[27\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 S\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" to the node \"S\[26\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 S\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" to the node \"S\[25\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 S\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" to the node \"S\[24\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 S\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" to the node \"S\[23\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 S\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" to the node \"S\[22\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 S\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" to the node \"S\[21\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 S\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" to the node \"S\[20\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 S\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" to the node \"S\[19\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 S\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" to the node \"S\[18\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 S\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" to the node \"S\[17\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 S\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst5\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" to the node \"S\[16\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5 S\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst\|inst5\" to the node \"S\[15\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5 S\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst1\|inst5\" to the node \"S\[14\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5 S\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst2\|inst5\" to the node \"S\[13\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5 S\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst3\|inst5\" to the node \"S\[12\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5 S\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst4\|inst5\" to the node \"S\[11\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5 S\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst5\|inst5\" to the node \"S\[10\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5 S\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst6\|inst5\" to the node \"S\[9\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5 S\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst1\|REG_CELL_1BIT:inst7\|inst5\" to the node \"S\[8\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5 S\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst\|inst5\" to the node \"S\[7\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5 S\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst1\|inst5\" to the node \"S\[6\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5 S\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst2\|inst5\" to the node \"S\[5\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5 S\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst3\|inst5\" to the node \"S\[4\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5 S\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst4\|inst5\" to the node \"S\[3\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5 S\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst5\|inst5\" to the node \"S\[2\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5 S\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst6\|inst5\" to the node \"S\[1\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5 S\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst3\|REG_64BIT:inst4\|REG_CELL_64BIT:inst\|REG_CELL_32BIT:inst\|REG_CELL_16BIT:inst\|REG_CELL_8BIT:inst\|REG_CELL_1BIT:inst7\|inst5\" to the node \"S\[0\]\" into a wire" {  } { { "REG_CELL_1BIT.bdf" "" { Schematic "C:/Users/ASUS-VIVO/Downloads/Quartus/DoAnLLS (1)/DoAnLLS/REG_CELL_1BIT.bdf" { { 296 1064 1112 328 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1687664871823 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1687664871823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687664874598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687664874598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1687 " "Implemented 1687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687664874707 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687664874707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1566 " "Implemented 1566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687664874707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687664874707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1093 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1093 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687664874761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 10:47:54 2023 " "Processing ended: Sun Jun 25 10:47:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687664874761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687664874761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687664874761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687664874761 ""}
