{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508205431837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508205431837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 18:57:11 2017 " "Processing started: Mon Oct 16 18:57:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508205431837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205431837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AddandSub -c AddandSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off AddandSub -c AddandSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205431837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508205432239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508205432240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b AddandSub.sv(29) " "Verilog HDL Declaration information at AddandSub.sv(29): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "AddandSub.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/AddandSub.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508205442414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addandsub.sv 2 2 " "Found 2 design units, including 2 entities, in source file addandsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddandSub " "Found entity 1: AddandSub" {  } { { "AddandSub.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/AddandSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442415 ""} { "Info" "ISGN_ENTITY_NAME" "2 halfSub " "Found entity 2: halfSub" {  } { { "AddandSub.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/AddandSub.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205442415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_1.sv 3 3 " "Found 3 design units, including 3 entities, in source file mux5_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_1 " "Found entity 1: mux5_1" {  } { { "mux5_1.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/mux5_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442417 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "mux5_1.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/mux5_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442417 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2_1 " "Found entity 3: mux2_1" {  } { { "mux5_1.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/mux5_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205442417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.sv 4 4 " "Found 4 design units, including 4 entities, in source file gates.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND1 " "Found entity 1: AND1" {  } { { "gates.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/gates.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442418 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR1 " "Found entity 2: OR1" {  } { { "gates.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/gates.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442418 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR1 " "Found entity 3: XOR1" {  } { { "gates.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/gates.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442418 ""} { "Info" "ISGN_ENTITY_NAME" "4 XNOR1 " "Found entity 4: XNOR1" {  } { { "gates.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/gates.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205442418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_bitMiddle " "Found entity 1: ALU_bitMiddle" {  } { { "ALU_bit.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205442420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow overFLOW ALU.sv(6) " "Verilog HDL Declaration information at ALU.sv(6): object \"overflow\" differs only in case from object \"overFLOW\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508205442421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205442421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205442421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AddandSub " "Elaborating entity \"AddandSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508205442450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508205443063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lzmy0309/Desktop/EE 469 lab 2/output_files/AddandSub.map.smsg " "Generated suppressed messages file C:/Users/lzmy0309/Desktop/EE 469 lab 2/output_files/AddandSub.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205443316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508205443432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508205443432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508205443485 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508205443485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508205443485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508205443485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508205443532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 18:57:23 2017 " "Processing ended: Mon Oct 16 18:57:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508205443532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508205443532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508205443532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205443532 ""}
