#/////////////////////////////////////////////////////////////////////////////////////////////////////
# Company:        MICRO-ELECTRONICS RESEARCH LABORATORY                                             //
#                                                                                                   //
# Engineers:      Auringzaib Sabir - Verification                                                   //
#                                                                                                   //
# Additional contributions by:                                                                      //
#                                                                                                   //
# Create Date:    08-JAN-2022                                                                       //
# Design Name:    AZADI CORE                                                                        //
# Module Name:    all_args_rand_test.yaml                                                           //
# Project Name:   Verification of RISC-V BASED CORE - AZADI                                         //
# Language:       YAML                                                                              //
#                                                                                                   //
# Description:                                                                                      //
#          This all_args_rand_test.yaml file contains all the necessary arguments depending on      // 
#          the design features of the Azadi core. Depending on these arguments, the RISC-V          //
#          instruction generator generates different types of instructions.                         //
#                                                                                                   //
# Revision Date:                                                                                    //
#                                                                                                   //
#/////////////////////////////////////////////////////////////////////////////////////////////////////

- test: all_args_rand_test
  description: >
    This test will select all arguments randomly
  gen_opts: >
    +instr_cnt=5418
    +num_of_sub_program=6
    +num_of_tests=94
    +no_fence=1
    +no_data_page=0
    +no_branch_jump=0
    +boot_mode=m
    +enable_unaligned_load_store=1
    +no_ebreak=0
    +no_wfi=1
    +set_mstatus_tw=1
    +no_dret=1
    +no_csr_instr=0
    +enable_illegal_csr_instruction=0
    +enable_access_invalid_csr_level=1
    +enable_misaligned_instr=0
    +disable_compressed_instr=1
    +enable_interrupt=1
    +enable_ebreak_in_debug_rom=1
    +set_dcsr_ebreak=0
    +enable_debug_single_step=0
    +enable_floating_point=1
    +no_load_store=0
    +fix_sp=1
    +set_mstatus_mprv=0
  iterations: 10
  gen_test: riscv_instr_base_test
  rtl_test: core_ibex_base_test