{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511823928932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511823928933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 18:05:28 2017 " "Processing started: Mon Nov 27 18:05:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511823928933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511823928933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map g07_lab5 -c g07_lab5 --generate_functional_sim_netlist " "Command: quartus_map g07_lab5 -c g07_lab5 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511823928933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1511823929647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_Modulo_13 " "Found entity 1: g07_Modulo_13" {  } { { "../Lab1/g07_Modulo_13.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823929761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823929761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_fullAdder " "Found entity 1: g07_fullAdder" {  } { { "../Lab1/g07_fullAdder.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_fullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823929767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823929767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_comp7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_comp7 " "Found entity 1: g07_comp7" {  } { { "../Lab1/g07_comp7.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_comp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823929774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823929774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_adder " "Found entity 1: g07_adder" {  } { { "../Lab1/g07_adder.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823929781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823929781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab4/g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab4/g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "../Lab4/g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930874 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "../Lab4/g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823930874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab4/g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab4/g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "../Lab4/g07_dealer_FSM.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930886 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "../Lab4/g07_dealer_FSM.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823930886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_controller_FSM-g07_controller_FSM_arch " "Found design unit 1: g07_controller_FSM-g07_controller_FSM_arch" {  } { { "g07_controller_FSM.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_controller_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930899 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_controller_FSM " "Found entity 1: g07_controller_FSM" {  } { { "g07_controller_FSM.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_controller_FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823930899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_blinker-g07_blinker_arch " "Found design unit 1: g07_blinker-g07_blinker_arch" {  } { { "g07_blinker.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_blinker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930906 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_blinker " "Found entity 1: g07_blinker" {  } { { "g07_blinker.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_blinker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823930906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab5_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_lab5_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_lab5_testbed " "Found entity 1: g07_lab5_testbed" {  } { { "g07_lab5_testbed.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823930914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_test-SYN " "Found design unit 1: lpm_constant_test-SYN" {  } { { "lpm_constant_test.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/lpm_constant_test.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930922 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_test " "Found entity 1: lpm_constant_test" {  } { { "lpm_constant_test.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/lpm_constant_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511823930922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511823930922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_lab5_testbed " "Elaborating entity \"g07_lab5_testbed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511823930993 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "legal_play " "Pin \"legal_play\" is missing source" {  } { { "g07_lab5_testbed.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { { 264 1096 1272 280 "legal_play" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1511823930998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_dealer_FSM g07_dealer_FSM:inst1 " "Elaborating entity \"g07_dealer_FSM\" for hierarchy \"g07_dealer_FSM:inst1\"" {  } { { "g07_lab5_testbed.bdf" "inst1" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { { 152 512 712 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:inst2 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:inst2\"" {  } { { "g07_lab5_testbed.bdf" "inst2" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { { 320 360 536 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:inst2 " "Elaborated megafunction instantiation \"LPM_FF:inst2\"" {  } { { "g07_lab5_testbed.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { { 320 360 536 464 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511823931071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:inst2 " "Instantiated megafunction \"LPM_FF:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931072 ""}  } { { "g07_lab5_testbed.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { { 320 360 536 464 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511823931072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_rules g07_rules:inst " "Elaborating entity \"g07_rules\" for hierarchy \"g07_rules:inst\"" {  } { { "g07_lab5_testbed.bdf" "inst" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { { 376 632 864 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_card_suit g07_rules.vhd(30) " "Verilog HDL or VHDL warning at g07_rules.vhd(30): object \"new_card_suit\" assigned a value but never read" {  } { { "../Lab4/g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511823931077 "|g07_lab5_testbed|g07_rules:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock g07_rules.vhd(52) " "VHDL Process Statement warning at g07_rules.vhd(52): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4/g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511823931078 "|g07_lab5_testbed|g07_rules:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable g07_rules.vhd(52) " "VHDL Process Statement warning at g07_rules.vhd(52): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab4/g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511823931079 "|g07_lab5_testbed|g07_rules:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_Modulo_13 g07_rules:inst\|g07_Modulo_13:u1 " "Elaborating entity \"g07_Modulo_13\" for hierarchy \"g07_rules:inst\|g07_Modulo_13:u1\"" {  } { { "../Lab4/g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_adder g07_rules:inst\|g07_Modulo_13:u1\|g07_adder:inst5 " "Elaborating entity \"g07_adder\" for hierarchy \"g07_rules:inst\|g07_Modulo_13:u1\|g07_adder:inst5\"" {  } { { "../Lab1/g07_Modulo_13.bdf" "inst5" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_Modulo_13.bdf" { { 432 1088 1216 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_fullAdder g07_rules:inst\|g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7 " "Elaborating entity \"g07_fullAdder\" for hierarchy \"g07_rules:inst\|g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7\"" {  } { { "../Lab1/g07_adder.bdf" "inst7" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_adder.bdf" { { 56 1480 1576 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_test lpm_constant_test:inst4 " "Elaborating entity \"lpm_constant_test\" for hierarchy \"lpm_constant_test:inst4\"" {  } { { "g07_lab5_testbed.bdf" "inst4" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { { 544 424 536 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant_test:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant_test:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant_test.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/lpm_constant_test.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant_test:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant_test:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant_test.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/lpm_constant_test.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511823931297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant_test:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant_test:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 7 " "Parameter \"lpm_cvalue\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511823931298 ""}  } { { "lpm_constant_test.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab5/lpm_constant_test.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511823931298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511823931613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 18:05:31 2017 " "Processing ended: Mon Nov 27 18:05:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511823931613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511823931613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511823931613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511823931613 ""}
