{
    "CMSSW_7_1_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-06-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-05-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-03-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-05-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-04-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-10-07-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-06-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-04-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-05-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-03-0900": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-05-0200": "slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-10-04-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-10-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-05-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-06-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-07-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-10-10-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_THREADED_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-06-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-05-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-07-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-06-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-10-05-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-06-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-03-1500": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-06-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-03-1200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-03-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-03-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-04-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-09-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-05-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-03-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-07-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-06-1200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-10-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-04-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEVEL_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-06-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-07-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-10-06-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-10-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-04-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-06-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-04-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-03-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-07-0200": "slc6_amd64_gcc481"
}