0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x01
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x01
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x002d: mov_imm:
	regs[5] = 0xf855594c, opcode= 0x00
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x01
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x01
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0060: mov_imm:
	regs[5] = 0x84ba65d5, opcode= 0x00
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0069: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x006c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x007c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0081: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x01
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0096: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x00a5: mov_imm:
	regs[5] = 0xa23c4894, opcode= 0x00
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00c3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x00c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00c9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x00cc: mov_imm:
	regs[5] = 0x984caae9, opcode= 0x00
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00dc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x00f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x00f9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x010b: mov_imm:
	regs[5] = 0x67128fbb, opcode= 0x00
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x011d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x012f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0138: mov_imm:
	regs[5] = 0x9374710e, opcode= 0x00
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x01
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0150: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0159: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x015c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x01
0x016e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0177: mov_imm:
	regs[5] = 0x2bdaba3e, opcode= 0x00
0x017d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0180: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0186: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x018c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x018f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0198: mov_imm:
	regs[5] = 0x5c3010ac, opcode= 0x00
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x01a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01a8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x01b0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x01bc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x01bf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x01c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x01ce: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x01d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01d4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x01d7: mov_imm:
	regs[5] = 0x8347971c, opcode= 0x00
0x01dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x01e6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x01e9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x01
0x01f2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x01f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x01fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0201: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0204: mov_imm:
	regs[5] = 0xacef444a, opcode= 0x00
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0219: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x021c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0228: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x022e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0231: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0234: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0237: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x023a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x023d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0240: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0249: mov_imm:
	regs[5] = 0xc30f829c, opcode= 0x00
0x024f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x025e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0264: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0267: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0273: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x01
0x027c: mov_imm:
	regs[5] = 0xa5cdff4e, opcode= 0x00
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0288: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x028c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0291: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0294: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x029a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x02a6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x01
0x02af: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x02b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02b8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x02bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x02c1: mov_imm:
	regs[5] = 0x28badb48, opcode= 0x00
0x02c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02ca: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x02cd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x02d0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x02d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x02dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02df: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x02e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02e5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x02e8: mov_imm:
	regs[5] = 0x857fe895, opcode= 0x00
0x02ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x02f7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x02fa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0306: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x030c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x030f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0312: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x01
0x031b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x031e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x032a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x032d: mov_imm:
	regs[5] = 0xbc656daa, opcode= 0x00
0x0333: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0336: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0339: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x033c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0342: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0345: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x01
0x034e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0351: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0354: mov_imm:
	regs[5] = 0x8ef14d80, opcode= 0x00
0x035a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x035d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0360: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0367: jmp_imm:
	pc += 0x1, opcode= 0x01
0x036c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0372: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0376: jmp_imm:
	pc += 0x1, opcode= 0x01
0x037b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0384: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0387: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x038a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0393: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0396: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x039f: mov_imm:
	regs[5] = 0x12be3605, opcode= 0x00
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03ae: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x03b1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x03b4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03c3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03c9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03d2: mov_imm:
	regs[5] = 0x8dc330a5, opcode= 0x00
0x03d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x03de: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x03e4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x03ea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x03ed: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x03f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0402: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x01
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x040e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0417: mov_imm:
	regs[5] = 0xd79cc933, opcode= 0x00
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0429: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x042c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x043b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x043e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x01
0x044a: mov_imm:
	regs[5] = 0xab993ff, opcode= 0x00
0x0450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0453: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0456: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0463: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0468: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x046b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0474: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0477: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x047a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x047d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0486: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0489: mov_imm:
	regs[5] = 0xfd386dfe, opcode= 0x00
0x048f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0498: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x049b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x049e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x04a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04ad: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04b3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x04b6: mov_imm:
	regs[5] = 0x74dcfeb, opcode= 0x00
0x04bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04bf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04c8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04d4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x01
0x04e0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x04e3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x04e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04ec: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04f2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x04f5: mov_imm:
	regs[5] = 0x379e6f51, opcode= 0x00
0x04fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04fe: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0501: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0504: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x050a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x050d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0513: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0516: mov_imm:
	regs[5] = 0xba49c79, opcode= 0x00
0x051c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x051f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0522: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0528: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0531: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x053a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x053d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0540: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0544: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0549: mov_imm:
	regs[5] = 0xf144e97b, opcode= 0x00
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x01
0x055e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0564: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x01
0x056d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x057c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x057f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0582: mov_imm:
	regs[5] = 0xec2750c9, opcode= 0x00
0x0588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x058b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x058e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0594: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05a0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x05a3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x05a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05b2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x05c1: mov_imm:
	regs[5] = 0x5688ac97, opcode= 0x00
0x05c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05d0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05dc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x05df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05e5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05ec: jmp_imm:
	pc += 0x1, opcode= 0x01
0x05f1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x05f4: mov_imm:
	regs[5] = 0x4c3af238, opcode= 0x00
0x05fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05fd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0600: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0606: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0612: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0615: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x01
0x061e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0622: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0630: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0633: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0636: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x063f: mov_imm:
	regs[5] = 0x3e13c9d1, opcode= 0x00
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x01
0x064b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x064e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0651: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x01
0x065a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0669: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x066c: mov_imm:
	regs[5] = 0xe5cd5644, opcode= 0x00
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x068a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0693: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0696: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0699: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x06a2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06a8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x06ab: mov_imm:
	regs[5] = 0x193a8e4d, opcode= 0x00
0x06b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06b5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x06ba: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x06bd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x06c0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x06c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06c9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06cf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x06d2: mov_imm:
	regs[5] = 0xcd9c8f0b, opcode= 0x00
0x06d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x06df: jmp_imm:
	pc += 0x1, opcode= 0x01
0x06e4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x06ea: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x06f0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x06f3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x06f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06fc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0708: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0711: mov_imm:
	regs[5] = 0xa3ba2b8a, opcode= 0x00
0x0717: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x071a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x071d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0720: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0726: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x072f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0735: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0738: mov_imm:
	regs[5] = 0x3d42e843, opcode= 0x00
0x073e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0741: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x01
0x074a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0750: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0756: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0759: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0762: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0765: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0768: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x076b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x076e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0771: mov_imm:
	regs[5] = 0x506f0407, opcode= 0x00
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x01
0x077d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0780: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0783: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0786: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0789: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x078c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x078f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0792: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0795: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0798: mov_imm:
	regs[5] = 0x48b6d2c7, opcode= 0x00
0x079e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07a1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07aa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x07b0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x07b6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x07b9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x07bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07c3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07c8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07d7: mov_imm:
	regs[5] = 0x6f65e07a, opcode= 0x00
0x07de: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07e6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0802: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0807: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x080a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x080d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0816: mov_imm:
	regs[5] = 0x55466acd, opcode= 0x00
0x081c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x081f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0822: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0828: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x082e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0831: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0834: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0837: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x083a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0843: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0846: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0849: mov_imm:
	regs[5] = 0xaf7056b9, opcode= 0x00
0x084f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0852: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0855: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0858: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x085b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x085e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0861: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0864: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0867: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x086a: mov_imm:
	regs[5] = 0x57e65fa1, opcode= 0x00
0x0870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0882: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0888: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x088b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x088e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0897: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x089a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x089e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08ac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x08af: mov_imm:
	regs[5] = 0x3c434c45, opcode= 0x00
0x08b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08b8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x08bb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x08bf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08c4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x08c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x08d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08d3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x08d6: mov_imm:
	regs[5] = 0xce7f259c, opcode= 0x00
0x08dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08df: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x08ef: jmp_imm:
	pc += 0x1, opcode= 0x01
0x08f4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x08fa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x08fd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0900: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x090c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x090f: mov_imm:
	regs[5] = 0x26bc427c, opcode= 0x00
0x0915: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x01
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0921: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0924: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0927: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0939: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x093c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x093f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0942: mov_imm:
	regs[5] = 0x30c9a22f, opcode= 0x00
0x0948: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x094c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0951: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0960: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0963: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0966: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x096f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x097b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x097e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0981: mov_imm:
	regs[5] = 0xc1582fd2, opcode= 0x00
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x01
0x098d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0990: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0993: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0996: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0999: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x099c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x099f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09ab: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x09ae: mov_imm:
	regs[5] = 0xd2dc27f7, opcode= 0x00
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09bd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x09c0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x09c6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x09cc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x09cf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x01
0x09e4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x09e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x09ed: mov_imm:
	regs[5] = 0x166dcdbd, opcode= 0x00
0x09f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09f6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x09f9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x09fc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x09ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a05: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a09: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a11: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a14: mov_imm:
	regs[5] = 0x28b2dd0e, opcode= 0x00
0x0a1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a1e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a23: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a26: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0a2c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0a32: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0a35: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0a38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a44: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a48: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a56: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0a5a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a5f: mov_imm:
	regs[5] = 0x3f8636ce, opcode= 0x00
0x0a65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a68: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0a6b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0a6e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a7e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a83: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a8f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0a98: mov_imm:
	regs[5] = 0x57b53210, opcode= 0x00
0x0a9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0aa1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0aa4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0aaa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0ab3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0ab6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0abf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ac2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ac5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ac8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0acb: mov_imm:
	regs[5] = 0x96e143, opcode= 0x00
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ad7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ada: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0add: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0ae0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ae3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ae6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ae9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0af2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0af5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0af8: mov_imm:
	regs[5] = 0xe1b0cf21, opcode= 0x00
0x0afe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b02: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b07: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b0b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b10: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0b16: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0b1c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b1f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0b22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b28: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b34: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b37: mov_imm:
	regs[5] = 0xc4984dd3, opcode= 0x00
0x0b3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b46: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0b49: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0b4c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b55: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b5b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0b5e: mov_imm:
	regs[5] = 0x972fde2d, opcode= 0x00
0x0b64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b67: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b6b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b7c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0b82: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b85: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0b88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0b9a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ba6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0ba9: mov_imm:
	regs[5] = 0x87445219, opcode= 0x00
0x0baf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bb2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0bb5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0bb8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0bbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0bc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0bcd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bd3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0bdc: mov_imm:
	regs[5] = 0x9eb00b0f, opcode= 0x00
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0be8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0bfa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0c00: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c09: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0c0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c18: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c1e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c21: mov_imm:
	regs[5] = 0x9bd6e0d9, opcode= 0x00
0x0c27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c2a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0c2e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c33: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c3c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0c3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c46: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c4b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c5d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0c60: mov_imm:
	regs[5] = 0xbfb16dd0, opcode= 0x00
0x0c66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c69: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c72: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0c78: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c84: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0c87: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0c8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c90: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0c99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c9c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c9f: mov_imm:
	regs[5] = 0xd3a89f2a, opcode= 0x00
0x0ca5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ca8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0cab: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0cae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0cb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cbd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0cc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cc9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ccc: mov_imm:
	regs[5] = 0x60d6d714, opcode= 0x00
0x0cd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cd6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cdb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0cde: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cea: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0cf0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0cf9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0cfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d02: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d08: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d0b: mov_imm:
	regs[5] = 0x1894ea57, opcode= 0x00
0x0d11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d14: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0d17: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d20: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0d23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d29: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d35: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0d38: mov_imm:
	regs[5] = 0xa10f776b, opcode= 0x00
0x0d3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d41: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d44: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0d4a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0d50: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0d53: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0d56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d62: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d66: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d74: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d78: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d7d: mov_imm:
	regs[5] = 0x6f1f6fde, opcode= 0x00
0x0d83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d86: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0d89: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0d8c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0d8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d96: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0d9b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0da2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0da7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0daa: mov_imm:
	regs[5] = 0x693a87c7, opcode= 0x00
0x0db0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0db3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0db6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0dbc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0dc2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0dc5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0dc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0dcb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0dce: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0dd1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0dda: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0de3: mov_imm:
	regs[5] = 0x581a8f2e, opcode= 0x00
0x0de9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dec: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0def: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0df8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0dfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0dfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e01: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e07: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e10: mov_imm:
	regs[5] = 0x777aa3a9, opcode= 0x00
0x0e16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e19: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e1c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0e22: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0e28: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0e2b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0e2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e34: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e46: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e49: mov_imm:
	regs[5] = 0xebb18251, opcode= 0x00
0x0e4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e52: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e55: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e5e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0e61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e67: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e6d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e70: mov_imm:
	regs[5] = 0xb4825d04, opcode= 0x00
0x0e76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e7f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e82: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0e88: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0e8e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0e91: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0e94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0e9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ea0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ea3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ea6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0ea9: mov_imm:
	regs[5] = 0xa1daa04e, opcode= 0x00
0x0eaf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0eb2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0eb5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0eb8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ec1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ec4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ec7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0eca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ece: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ed3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ed6: mov_imm:
	regs[5] = 0xa7dbdcae, opcode= 0x00
0x0edc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0ee5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0eee: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ef4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0efa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0efe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f03: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0f06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f0c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f18: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f21: mov_imm:
	regs[5] = 0x509a6868, opcode= 0x00
0x0f27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f2a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f33: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0f36: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f51: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f57: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0f5a: mov_imm:
	regs[5] = 0x37e2af79, opcode= 0x00
0x0f60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f63: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f66: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0f6c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0f72: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0f75: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f84: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f90: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f93: mov_imm:
	regs[5] = 0x8425cb94, opcode= 0x00
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0f9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fa2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0fa5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0fae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0fb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fbd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0fc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fc3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0fc6: mov_imm:
	regs[5] = 0xae3c63f4, opcode= 0x00
0x0fcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fcf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x0fd8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0fde: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0fe4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0fe7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0fea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ff0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ff3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ff6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0ff9: mov_imm:
	regs[5] = 0xc3f9a065, opcode= 0x00
0x0fff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1008: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x100b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x100e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1011: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1014: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1018: jmp_imm:
	pc += 0x1, opcode= 0x01
0x101d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1026: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x102f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1038: mov_imm:
	regs[5] = 0x349ab321, opcode= 0x00
0x103e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1041: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1044: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x104a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1050: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1053: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1056: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x105f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1062: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1066: jmp_imm:
	pc += 0x1, opcode= 0x01
0x106b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x106e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1071: mov_imm:
	regs[5] = 0x69651396, opcode= 0x00
0x1077: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x107a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x107d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1080: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1083: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1086: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1089: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x108c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1090: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1095: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x01
0x109e: mov_imm:
	regs[5] = 0x4f5b6676, opcode= 0x00
0x10a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10a7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10b0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x10b6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x10bc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x10c0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10c5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10d4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x10d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10da: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x10dd: mov_imm:
	regs[5] = 0xbf15e468, opcode= 0x00
0x10e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10ec: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10f5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x10f9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x10fe: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1101: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1104: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1107: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1110: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1113: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1116: mov_imm:
	regs[5] = 0x643f880, opcode= 0x00
0x111c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x111f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1128: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x112e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1134: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1137: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x113a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x113d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1140: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1143: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1146: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1149: mov_imm:
	regs[5] = 0xec863a49, opcode= 0x00
0x1150: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1155: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1158: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x115b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1164: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1167: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x116a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x116d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1176: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x117a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x117f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1182: mov_imm:
	regs[5] = 0x88af8022, opcode= 0x00
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x01
0x118e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1191: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1194: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x119a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x11a0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x11a3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x11a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11ac: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x11af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11b2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x11b5: mov_imm:
	regs[5] = 0x39b748c6, opcode= 0x00
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11c4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11cd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11d6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x11d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x11e5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x11e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11eb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x11ee: mov_imm:
	regs[5] = 0x4dec1eef, opcode= 0x00
0x11f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11f7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x11fa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1206: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x120c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x120f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1212: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1215: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x01
0x121e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1222: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1227: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x122a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x122d: mov_imm:
	regs[5] = 0xc2462cdb, opcode= 0x00
0x1233: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1236: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x123f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1242: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1245: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1248: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x124b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1254: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1257: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x125a: mov_imm:
	regs[5] = 0x62be4e0, opcode= 0x00
0x1260: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1269: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x126d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1272: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1278: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x127e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1282: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1287: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x128a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x128d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1290: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1293: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1296: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1299: mov_imm:
	regs[5] = 0x21f356ec, opcode= 0x00
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12a8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x12ab: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12b4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x12b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12c3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12cf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x12d2: mov_imm:
	regs[5] = 0xae04342b, opcode= 0x00
0x12d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12e4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x12f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x12f6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x12f9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x12fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1308: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x130b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x130e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1312: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1317: mov_imm:
	regs[5] = 0x6f9a5275, opcode= 0x00
0x131d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1326: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1329: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x132c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x132f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1332: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x01
0x133b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x133e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1341: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x01
0x134a: mov_imm:
	regs[5] = 0x67466b16, opcode= 0x00
0x1350: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1353: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1357: jmp_imm:
	pc += 0x1, opcode= 0x01
0x135c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1368: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x136e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1371: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1374: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1377: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x137a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1383: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1386: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1389: mov_imm:
	regs[5] = 0x3410c6d8, opcode= 0x00
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1395: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x01
0x139e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x13a1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x13a4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x13a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13ad: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x13b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13b3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x13b6: mov_imm:
	regs[5] = 0x92075d5, opcode= 0x00
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13c5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x13c8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x13ce: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x13d4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x13d7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13e4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13ec: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x13ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13f2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x13fb: mov_imm:
	regs[5] = 0x864651c6, opcode= 0x00
0x1401: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1404: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1410: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1419: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1422: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1425: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1428: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1431: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1434: mov_imm:
	regs[5] = 0xdc948a73, opcode= 0x00
0x143a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x143d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1440: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1446: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x144c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x144f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1452: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x01
0x145b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1464: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1468: jmp_imm:
	pc += 0x1, opcode= 0x01
0x146d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1476: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1479: mov_imm:
	regs[5] = 0x84e333d, opcode= 0x00
0x147f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1482: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x01
0x148b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x148e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1491: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1494: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1497: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x149a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x149d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x14a6: mov_imm:
	regs[5] = 0x734181e0, opcode= 0x00
0x14ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14af: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x14b2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x14b8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x14be: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x14c1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x14c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14ca: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x14cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x14d3: mov_imm:
	regs[5] = 0x72e99051, opcode= 0x00
0x14da: jmp_imm:
	pc += 0x1, opcode= 0x01
0x14df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x14e8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x01
0x14f1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x14fa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x14fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1506: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1509: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x150c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x150f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1518: mov_imm:
	regs[5] = 0x3b9a1681, opcode= 0x00
0x151e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1521: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1524: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x152a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1536: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1539: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x153c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x153f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1542: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1545: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1548: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1551: mov_imm:
	regs[5] = 0xc9a4dd4c, opcode= 0x00
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x01
0x155d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1566: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x156f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1578: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x157b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x157e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1581: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x01
0x158a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x158d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1590: mov_imm:
	regs[5] = 0xb92d373d, opcode= 0x00
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x01
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15a5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15ae: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x15b4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x15ba: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x15bd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15c4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15cc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15d2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x15d5: mov_imm:
	regs[5] = 0xfc121c76, opcode= 0x00
0x15db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15de: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x15e1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x15e4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x15e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15ed: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15f3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x15fc: mov_imm:
	regs[5] = 0xd7ed0ab4, opcode= 0x00
0x1602: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1605: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1608: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x160e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x01
0x161a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x161d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1626: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1629: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1632: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1636: jmp_imm:
	pc += 0x1, opcode= 0x01
0x163b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x163e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1647: mov_imm:
	regs[5] = 0xa4acd3a2, opcode= 0x00
0x164d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1650: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1653: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x01
0x165c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x165f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1662: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1665: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1668: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1671: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1674: mov_imm:
	regs[5] = 0xd6fa4220, opcode= 0x00
0x167a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x167e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1683: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x01
0x168c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1692: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1698: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x169c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16a1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x16a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16b0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16c2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x16c5: mov_imm:
	regs[5] = 0xd4dd0087, opcode= 0x00
0x16cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16ce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x16d1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x16d4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x16d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16e3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16e9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x16ec: mov_imm:
	regs[5] = 0x31229450, opcode= 0x00
0x16f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16f5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x16f9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x16fe: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x01
0x170a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1710: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1713: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1716: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1719: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x171c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1728: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x172b: mov_imm:
	regs[5] = 0x31df2ece, opcode= 0x00
0x1731: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1734: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1737: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x173a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1743: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1746: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1749: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1752: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1756: jmp_imm:
	pc += 0x1, opcode= 0x01
0x175b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x175e: mov_imm:
	regs[5] = 0xbfe8afae, opcode= 0x00
0x1764: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1767: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x176a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1770: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1779: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1782: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1785: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1788: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1794: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1797: mov_imm:
	regs[5] = 0x86da37d5, opcode= 0x00
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17a0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x17a6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x17aa: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17bc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17c1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x17c4: mov_imm:
	regs[5] = 0x66cfc222, opcode= 0x00
0x17cb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17d3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x17dc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x17e2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x17ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17f4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17fa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x17fd: mov_imm:
	regs[5] = 0xe5f8c80d, opcode= 0x00
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1809: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x180c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x180f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1818: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x181b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1824: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1827: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x182a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1833: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1836: mov_imm:
	regs[5] = 0x6c3a1e62, opcode= 0x00
0x183c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1845: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1848: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x184e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x01
0x185a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x185d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1860: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1864: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1869: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1878: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1881: mov_imm:
	regs[5] = 0x42b0984, opcode= 0x00
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1893: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1896: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1899: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x189c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x189f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18ab: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x18ae: mov_imm:
	regs[5] = 0xdfa7c7ff, opcode= 0x00
0x18b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18b7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x18ba: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x18c0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x18c6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x18ca: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18cf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18e4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x18e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x18f0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x18f3: mov_imm:
	regs[5] = 0x97b7e9d6, opcode= 0x00
0x18f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18fc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x18ff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1902: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1905: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1911: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x01
0x191a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x191e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1923: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x01
0x192c: mov_imm:
	regs[5] = 0x4f7a9649, opcode= 0x00
0x1932: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1936: jmp_imm:
	pc += 0x1, opcode= 0x01
0x193b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x194d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1956: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1959: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x195f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x01
0x196b: mov_imm:
	regs[5] = 0xef5005f8, opcode= 0x00
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1974: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1977: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x197a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x197e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1983: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1986: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1989: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x198c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x198f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1992: mov_imm:
	regs[5] = 0x904eb7ff, opcode= 0x00
0x1998: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x199f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19a4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x19aa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19b6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x19b9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x19bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19c0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19c8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x19d1: mov_imm:
	regs[5] = 0x7aa968be, opcode= 0x00
0x19d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x19e3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x19e7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19ec: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x19f0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x19f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19fb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19ff: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a07: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a10: mov_imm:
	regs[5] = 0x199380e0, opcode= 0x00
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a1f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a22: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1a28: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1a2e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a37: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a4c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a52: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a5b: mov_imm:
	regs[5] = 0x94db5820, opcode= 0x00
0x1a61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a6a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a6e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a73: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a7c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1a7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1a88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a8b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a91: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a94: mov_imm:
	regs[5] = 0xe965d71c, opcode= 0x00
0x1a9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a9d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1aa0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1aa6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1aac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1aaf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1ab2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ab6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1abb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ac4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ac7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1aca: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ad3: mov_imm:
	regs[5] = 0x1ca9672, opcode= 0x00
0x1ada: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1adf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ae2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1aeb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1aee: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1af1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1af4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1afd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b03: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1b06: mov_imm:
	regs[5] = 0xd3bfac88, opcode= 0x00
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b1b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b1e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b24: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1b2a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1b2d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1b30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b36: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b3c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b45: mov_imm:
	regs[5] = 0x77085ea6, opcode= 0x00
0x1b4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b4e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b57: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b60: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1b63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b6f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b7b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1b7e: mov_imm:
	regs[5] = 0x172dba0a, opcode= 0x00
0x1b84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b87: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b90: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1b9c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1ba2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1ba5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1ba8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bae: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1bb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bb4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1bb7: mov_imm:
	regs[5] = 0x297c3ea8, opcode= 0x00
0x1bbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bc0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1bc3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1bc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bcf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1bd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bd5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1bd8: mov_imm:
	regs[5] = 0x6a8bbb31, opcode= 0x00
0x1bde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1be7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1bf0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1bf6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1bfc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c05: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c0e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c14: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1c17: mov_imm:
	regs[5] = 0xf21d963f, opcode= 0x00
0x1c1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c20: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1c23: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1c26: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1c29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c2f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c35: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c38: mov_imm:
	regs[5] = 0x914decbc, opcode= 0x00
0x1c3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c42: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c47: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1c4b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c50: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1c56: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1c5c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c5f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c68: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c74: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1c77: mov_imm:
	regs[5] = 0x97f373f0, opcode= 0x00
0x1c7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c80: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1c83: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1c86: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1c89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c8f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1c98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c9b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ca4: mov_imm:
	regs[5] = 0x4dc60922, opcode= 0x00
0x1caa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cad: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1cb0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1cb7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1cbc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1cc8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1cd1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1cd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1cd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1cda: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1cdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ce6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ce9: mov_imm:
	regs[5] = 0x8f0c7a69, opcode= 0x00
0x1cef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cf2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1cfb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1cfe: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1d01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d07: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d19: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1d1c: mov_imm:
	regs[5] = 0x4035a308, opcode= 0x00
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d2b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1d2e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1d34: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1d3a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1d3d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1d40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d4c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d52: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d55: mov_imm:
	regs[5] = 0xae1a0e8c, opcode= 0x00
0x1d5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d5e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1d61: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1d64: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1d67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d73: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d79: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1d7c: mov_imm:
	regs[5] = 0x4a1bda7, opcode= 0x00
0x1d82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d85: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1d88: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1d8e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1d9a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1d9d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1da0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1da3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1da6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1da9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1daf: mov_imm:
	regs[5] = 0x679a65ca, opcode= 0x00
0x1db5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1dbe: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1dc1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1dc4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1dc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1dcb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1dd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1dd9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ddc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1de0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1de5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1de8: mov_imm:
	regs[5] = 0xf6124ec6, opcode= 0x00
0x1dee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1df1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1df4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1dfa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e00: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1e04: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e09: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1e0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e12: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e1e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1e21: mov_imm:
	regs[5] = 0xa018a185, opcode= 0x00
0x1e27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e39: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e4b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e51: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1e54: mov_imm:
	regs[5] = 0x45a09ad8, opcode= 0x00
0x1e5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e5d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1e61: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e66: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e78: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e8a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e90: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1e93: mov_imm:
	regs[5] = 0xce887924, opcode= 0x00
0x1e9a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1e9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ea8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1eab: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1eae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1eb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1eb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1eb7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1eba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ebd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ec0: mov_imm:
	regs[5] = 0xab710e36, opcode= 0x00
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ecc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ecf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1ed2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1ee7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1eea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1eed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ef6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ef9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1efc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1eff: mov_imm:
	regs[5] = 0x4b31716a, opcode= 0x00
0x1f05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f08: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1f0b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1f0e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f1d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f23: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f26: mov_imm:
	regs[5] = 0x952c2db, opcode= 0x00
0x1f2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f2f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f38: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1f3e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1f44: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1f47: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1f4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f56: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f5c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1f5f: mov_imm:
	regs[5] = 0x36ea7c87, opcode= 0x00
0x1f65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f68: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1f6b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1f71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f77: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f83: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f8c: mov_imm:
	regs[5] = 0xab4b1764, opcode= 0x00
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1f98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1fa1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1fa4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1faa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1fb0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1fb3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1fb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1fbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fc2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1fc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1fce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1fd1: mov_imm:
	regs[5] = 0x61938292, opcode= 0x00
0x1fd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1fdd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1fe0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1fe3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fe6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fe9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1fec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x1ff5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ff8: mov_imm:
	regs[5] = 0x10d1383b, opcode= 0x00
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2007: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x200a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2010: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x01
0x201c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x201f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2022: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2025: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x01
0x202e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2034: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2038: jmp_imm:
	pc += 0x1, opcode= 0x01
0x203d: mov_imm:
	regs[5] = 0x1d39486a, opcode= 0x00
0x2044: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2049: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x204c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x204f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2052: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x01
0x205b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x205e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2061: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2064: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x01
0x206d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2076: mov_imm:
	regs[5] = 0xfa1865fc, opcode= 0x00
0x207c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2085: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x01
0x208e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2094: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x209a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x209d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20b2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x20c1: mov_imm:
	regs[5] = 0x5b3fb87f, opcode= 0x00
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20d0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20d9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20e2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x20e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20e9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20f1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x20fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20fd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2100: mov_imm:
	regs[5] = 0xc83e3500, opcode= 0x00
0x2106: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2109: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x210c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2112: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2118: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2121: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2124: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2127: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x212a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2133: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2136: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2139: mov_imm:
	regs[5] = 0xb69ba2f4, opcode= 0x00
0x213f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2142: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2145: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2148: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x214c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2151: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x01
0x215a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x215e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2163: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2166: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2169: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x216c: mov_imm:
	regs[5] = 0x65bd5359, opcode= 0x00
0x2172: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2175: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x01
0x217e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2184: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2190: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2193: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2196: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2199: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21a2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21a6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21ae: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x21b1: mov_imm:
	regs[5] = 0xbf5c93e7, opcode= 0x00
0x21b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21c0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x21c3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x21c6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21d5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21e1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21ea: mov_imm:
	regs[5] = 0x4dae0beb, opcode= 0x00
0x21f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x21f9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x21fc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2202: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2208: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x220b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x220e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2211: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x01
0x221a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2223: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x01
0x222c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x222f: mov_imm:
	regs[5] = 0x1b789f65, opcode= 0x00
0x2235: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2238: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2241: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2244: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2247: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x224a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x224e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2253: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x01
0x225c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x225f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2262: mov_imm:
	regs[5] = 0x84148a1a, opcode= 0x00
0x2268: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x226b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2274: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x227a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2280: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2283: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2286: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2289: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x228c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x228f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2292: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2295: mov_imm:
	regs[5] = 0x8ac7f87d, opcode= 0x00
0x229b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x22a4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x22a7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x22ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22b3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x22bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22bf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x22c2: mov_imm:
	regs[5] = 0x58296b35, opcode= 0x00
0x22c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22cb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x22ce: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x22d4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x22da: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x22dd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x22e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x22e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x01
0x22f2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22f8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x22fb: mov_imm:
	regs[5] = 0x82dcc1fa, opcode= 0x00
0x2301: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2304: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2307: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x230a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x230d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2310: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2313: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2316: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2319: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2322: mov_imm:
	regs[5] = 0xbd31360c, opcode= 0x00
0x2328: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x232b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x232e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2334: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x233a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x233d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2340: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2349: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x234c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x234f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2352: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2355: mov_imm:
	regs[5] = 0xea8b65c6, opcode= 0x00
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2361: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2364: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2367: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x236a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x236d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2376: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x237a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x237f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2382: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2388: mov_imm:
	regs[5] = 0xd7290fa0, opcode= 0x00
0x238e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2391: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2394: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x239a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x23ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x23bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x23c1: mov_imm:
	regs[5] = 0xcd77b28c, opcode= 0x00
0x23c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23ca: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x23cd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x23d0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x23d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23d9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x23dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23df: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x23e2: mov_imm:
	regs[5] = 0x8ca40535, opcode= 0x00
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x23f7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2400: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x01
0x240c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2412: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2415: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2419: jmp_imm:
	pc += 0x1, opcode= 0x01
0x241e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2421: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2424: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x01
0x242d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2436: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2439: mov_imm:
	regs[5] = 0xac60b48a, opcode= 0x00
0x2440: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2445: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2448: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x244b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x244e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2452: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2457: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x245a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x245d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2460: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2463: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2466: mov_imm:
	regs[5] = 0x7170ccda, opcode= 0x00
0x246c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2475: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2478: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x247e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2484: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2487: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x248a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x248d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2490: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2493: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2496: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2499: mov_imm:
	regs[5] = 0xeca1da03, opcode= 0x00
0x249f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24a2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x24a5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x24a8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x24ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24b7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24c3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24cc: mov_imm:
	regs[5] = 0x3c22e947, opcode= 0x00
0x24d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24d5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24de: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x24e4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x24ea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x24ed: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x24f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24fc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2502: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2505: mov_imm:
	regs[5] = 0x75882344, opcode= 0x00
0x250c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2511: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x01
0x251a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2523: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x01
0x252c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x252f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2532: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x01
0x253b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x253e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2541: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2544: mov_imm:
	regs[5] = 0xecfbef6, opcode= 0x00
0x254a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2553: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2556: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2562: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x01
0x256e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2577: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2580: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2589: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x258d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2592: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2595: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2599: jmp_imm:
	pc += 0x1, opcode= 0x01
0x259e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x25a1: mov_imm:
	regs[5] = 0xda15c7db, opcode= 0x00
0x25a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25b0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x25b3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25bc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x25bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25cb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x25ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25d1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x25d4: mov_imm:
	regs[5] = 0x1278f169, opcode= 0x00
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25e3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x25e6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x25ec: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x25f2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x25f5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x25fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2601: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x01
0x260a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x260d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2616: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2619: mov_imm:
	regs[5] = 0x9eb78821, opcode= 0x00
0x261f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2622: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2625: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2628: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2631: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2634: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x01
0x263d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2646: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x264a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2658: mov_imm:
	regs[5] = 0x29bf9fd5, opcode= 0x00
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2664: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x01
0x266d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2670: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2676: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x267c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2685: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2688: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2691: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2694: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x01
0x269d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26a6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x26a9: mov_imm:
	regs[5] = 0x66044b06, opcode= 0x00
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26b8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x26bc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26c1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x26c4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x26c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26cd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x26d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26d3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26dc: mov_imm:
	regs[5] = 0xcba26af6, opcode= 0x00
0x26e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26e5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x26ee: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x26f4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x26fa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x26fe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2703: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2706: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x270f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2712: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2715: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x01
0x271e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2721: mov_imm:
	regs[5] = 0xb72bf022, opcode= 0x00
0x2728: jmp_imm:
	pc += 0x1, opcode= 0x01
0x272d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2730: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2734: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2739: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x273c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x273f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2742: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2745: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x01
0x274e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2752: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2757: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x275a: mov_imm:
	regs[5] = 0x8a6c5448, opcode= 0x00
0x2760: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2769: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x276c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2772: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2778: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x277c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2781: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2784: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2787: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x278b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2790: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2793: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2796: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2799: mov_imm:
	regs[5] = 0x868f271b, opcode= 0x00
0x279f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27a2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x27a5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x27a8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x27ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27b7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27bd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x27c0: mov_imm:
	regs[5] = 0x5bb0008d, opcode= 0x00
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27cf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x27d2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27de: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x27e4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x27e7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x27ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27f0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x01
0x27ff: mov_imm:
	regs[5] = 0x4a38f622, opcode= 0x00
0x2805: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2809: jmp_imm:
	pc += 0x1, opcode= 0x01
0x280e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2817: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x281a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x281e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2823: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2826: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2829: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x282c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x282f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2832: mov_imm:
	regs[5] = 0x1692863a, opcode= 0x00
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x01
0x283e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2841: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2844: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x284a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2850: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2853: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2856: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2859: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x285c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2865: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x01
0x286e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2871: mov_imm:
	regs[5] = 0x72eb51c, opcode= 0x00
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x01
0x287d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2880: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2883: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2886: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2889: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x288c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x288f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2892: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2895: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2898: mov_imm:
	regs[5] = 0xb2aab7b8, opcode= 0x00
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x28a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28a7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x28aa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x28b1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x28b6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x28c2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x28c5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28ce: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28d4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x28d7: mov_imm:
	regs[5] = 0x38b53a35, opcode= 0x00
0x28dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x28e3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x28e6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x28e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x28f5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x28fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2901: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2904: mov_imm:
	regs[5] = 0xcf5a6880, opcode= 0x00
0x290a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x290d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2916: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x291c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2922: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2925: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2928: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x292b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x292e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2931: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2934: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2937: mov_imm:
	regs[5] = 0xf5830516, opcode= 0x00
0x293d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2940: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2943: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2946: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2949: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x294c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x294f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2952: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2955: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x01
0x295e: mov_imm:
	regs[5] = 0x17450426, opcode= 0x00
0x2964: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2967: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x296a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2970: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x01
0x297c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x297f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2982: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x01
0x298b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2994: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2997: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x299a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x299d: mov_imm:
	regs[5] = 0xf16924e2, opcode= 0x00
0x29a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29a6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x29a9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x29ac: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x29af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29b5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29b9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x29be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29c1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x29c4: mov_imm:
	regs[5] = 0x5a9c19f4, opcode= 0x00
0x29ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29cd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x29d0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x29d6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x29e2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x29e5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x29e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x01
0x29f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x29fa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a00: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a03: mov_imm:
	regs[5] = 0xda170886, opcode= 0x00
0x2a0a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a18: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2a1b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a1e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a33: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a39: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2a3c: mov_imm:
	regs[5] = 0x48e0679, opcode= 0x00
0x2a42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a4b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a4e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2a54: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a60: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2a63: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a72: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a78: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a7b: mov_imm:
	regs[5] = 0x40e19c2c, opcode= 0x00
0x2a82: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2a87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a8a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2a8d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a90: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2a93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a99: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2aa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2aa5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2aa8: mov_imm:
	regs[5] = 0x942025a, opcode= 0x00
0x2aae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ab1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ab4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2aba: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2ac0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ac3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2ac6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2aca: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2acf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ad8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2adb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ade: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ae1: mov_imm:
	regs[5] = 0xef924c26, opcode= 0x00
0x2ae7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2aea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2af3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2af6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2af9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2afc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2aff: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b05: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b08: mov_imm:
	regs[5] = 0x4538b65c, opcode= 0x00
0x2b0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b11: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b14: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2b1a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2b20: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2b24: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b29: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2b2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b32: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b36: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b3b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b3e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2b41: mov_imm:
	regs[5] = 0x51dedab9, opcode= 0x00
0x2b47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b50: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b53: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b56: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b66: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b6b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b77: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b7a: mov_imm:
	regs[5] = 0xad356bed, opcode= 0x00
0x2b80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b83: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b86: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2b8c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2b92: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2b9b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2b9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ba7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2baa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2bad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bb0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2bb3: mov_imm:
	regs[5] = 0xe29141c2, opcode= 0x00
0x2bb9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bbc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2bc5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2bc8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2bcb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bcf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2bd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bd7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2be0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2be3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2be6: mov_imm:
	regs[5] = 0xd6551639, opcode= 0x00
0x2bec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2bf5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2bfe: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c16: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c1f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2c22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c28: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c2e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c31: mov_imm:
	regs[5] = 0x98fcf678, opcode= 0x00
0x2c37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c3a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2c3d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2c40: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2c43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c4f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c55: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2c58: mov_imm:
	regs[5] = 0xb813166e, opcode= 0x00
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c6d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2c70: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2c76: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2c7c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2c80: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c85: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2c88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2c94: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c9a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c9d: mov_imm:
	regs[5] = 0x1deae315, opcode= 0x00
0x2ca3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2cac: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2caf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2cb2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2cbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2cc1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2cc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cc7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2cca: mov_imm:
	regs[5] = 0xff85272c, opcode= 0x00
0x2cd1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2cd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cd9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2ce8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2cf1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2cfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d06: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d0c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d15: mov_imm:
	regs[5] = 0xa9696a23, opcode= 0x00
0x2d1c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d24: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2d27: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d30: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2d33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d37: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d3f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d4b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d4e: mov_imm:
	regs[5] = 0x84ba891b, opcode= 0x00
0x2d54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d57: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d60: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2d66: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d72: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2d75: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2d78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d7c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d84: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d8a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d8d: mov_imm:
	regs[5] = 0x88ef117f, opcode= 0x00
0x2d94: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2d99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d9c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2d9f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2da2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2dab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2dae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2db7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2dba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2dbd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2dc0: mov_imm:
	regs[5] = 0x3ed14ee3, opcode= 0x00
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dcf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2dd2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2dde: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2de4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2de8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ded: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2df0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2df9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2dfc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e00: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e08: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e0b: mov_imm:
	regs[5] = 0x77039d88, opcode= 0x00
0x2e11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e15: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e1a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e1d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e20: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e2f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e36: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e3b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e44: mov_imm:
	regs[5] = 0x6da86faa, opcode= 0x00
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e53: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2e56: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e62: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2e68: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2e6b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e7a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2e83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e86: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e89: mov_imm:
	regs[5] = 0x3983aa9e, opcode= 0x00
0x2e8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e92: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e95: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e98: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ea1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ea4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ead: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2eb0: mov_imm:
	regs[5] = 0x1953fdd2, opcode= 0x00
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ebc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ebf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ec2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2ec8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2ece: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ed1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2ed4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ed8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2edd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ee1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ee6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ee9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2ef2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2efb: mov_imm:
	regs[5] = 0x6f591526, opcode= 0x00
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f10: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2f13: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2f16: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2f19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f20: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f25: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f2b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f2f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f34: mov_imm:
	regs[5] = 0x3f3fcb1, opcode= 0x00
0x2f3b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f43: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f46: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2f4c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2f52: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f5b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2f5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f64: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f6a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2f6d: mov_imm:
	regs[5] = 0xc0098c87, opcode= 0x00
0x2f73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f76: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2f79: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2f7c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2f7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2f88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f8b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f91: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f94: mov_imm:
	regs[5] = 0xfbc4ef76, opcode= 0x00
0x2f9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f9d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2fa0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2fa6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2fac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2faf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2fb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fb8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2fbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fbe: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2fc1: mov_imm:
	regs[5] = 0x2355644c, opcode= 0x00
0x2fc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fca: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2fcd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2fd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fe5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2fe8: mov_imm:
	regs[5] = 0x3e2d3f51, opcode= 0x00
0x2fee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ff1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ff4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2ffa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3000: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3003: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3006: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3009: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x300c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x300f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3013: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3018: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x301b: mov_imm:
	regs[5] = 0x585e1259, opcode= 0x00
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3027: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x302a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x302d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3030: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3045: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3051: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3054: mov_imm:
	regs[5] = 0x622190d4, opcode= 0x00
0x305a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3063: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3066: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x306c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3072: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3075: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x307b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3084: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x308a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3093: mov_imm:
	regs[5] = 0xc62b47b2, opcode= 0x00
0x3099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x309c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x309f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x30a3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30a8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x30ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30bd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30c9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30d2: mov_imm:
	regs[5] = 0x2017b8d9, opcode= 0x00
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30e1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x30ea: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x30f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x30f6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x30f9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x30fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3102: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3108: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x310b: mov_imm:
	regs[5] = 0x9dfc2509, opcode= 0x00
0x3111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x01
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x311d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3120: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3129: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x312c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3135: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x01
0x313e: mov_imm:
	regs[5] = 0xa31a753b, opcode= 0x00
0x3144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x01
0x314d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3162: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3165: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x316c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3174: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x317a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x317d: mov_imm:
	regs[5] = 0x1395d04d, opcode= 0x00
0x3183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3186: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3189: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x318c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x318f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3193: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x319b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x319f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31a7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x31aa: mov_imm:
	regs[5] = 0x1fc18f1e, opcode= 0x00
0x31b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31b3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x31b6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x31bc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31c8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x31cb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x31cf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31d8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x31e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31e6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x31e9: mov_imm:
	regs[5] = 0xa62fe89b, opcode= 0x00
0x31ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31f2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x31fb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3204: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x320a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x320d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3213: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3216: mov_imm:
	regs[5] = 0x9ec1e15a, opcode= 0x00
0x321c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x321f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3228: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x322e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3234: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x01
0x323d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3249: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3252: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3255: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3258: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3261: mov_imm:
	regs[5] = 0xefdb9396, opcode= 0x00
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x01
0x326d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3270: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3273: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3276: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3279: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x327c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x327f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3282: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3286: jmp_imm:
	pc += 0x1, opcode= 0x01
0x328b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x328e: mov_imm:
	regs[5] = 0xed03dfc5, opcode= 0x00
0x3294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x01
0x329d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x32a0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x32a6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x32ac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32b5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x32b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32c4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x32c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x32d3: mov_imm:
	regs[5] = 0xb0ce06af, opcode= 0x00
0x32d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32e2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x32e6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32eb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x32ef: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32f4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x01
0x32fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x330a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x330f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3315: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3318: mov_imm:
	regs[5] = 0x2a19b1f6, opcode= 0x00
0x331f: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3327: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x332a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3336: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3342: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3345: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x334c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3351: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x01
0x335d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3360: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3363: mov_imm:
	regs[5] = 0x2bcda561, opcode= 0x00
0x3369: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x336c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3375: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3378: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x337b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x337e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3381: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3387: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x338a: mov_imm:
	regs[5] = 0x4374ea27, opcode= 0x00
0x3390: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3393: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x01
0x339c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x33a2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x33a8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x33ab: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x33ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33b4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33c0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x33c3: mov_imm:
	regs[5] = 0x320fd717, opcode= 0x00
0x33c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33d2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x33d5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x33d8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x33db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33e1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x01
0x33ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33ed: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x33f0: mov_imm:
	regs[5] = 0x66aaaec2, opcode= 0x00
0x33f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33f9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3402: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x01
0x340e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3414: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3417: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3420: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3423: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x01
0x342c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x342f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3438: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3441: mov_imm:
	regs[5] = 0xe6b4bdcb, opcode= 0x00
0x3447: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x344a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x344e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3453: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3456: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3465: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3468: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x346b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x346e: mov_imm:
	regs[5] = 0x81c84723, opcode= 0x00
0x3475: jmp_imm:
	pc += 0x1, opcode= 0x01
0x347a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x347d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3480: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3486: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x348c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3495: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3498: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x349b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x349e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34a4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x34a7: mov_imm:
	regs[5] = 0x495072fb, opcode= 0x00
0x34ae: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34b6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x34b9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x34bc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x34c0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34d1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34d7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34e0: mov_imm:
	regs[5] = 0xc7e11685, opcode= 0x00
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x34ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x34f8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x34fe: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3501: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x350a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x01
0x351c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3520: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3525: mov_imm:
	regs[5] = 0x390c6e06, opcode= 0x00
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3537: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3540: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x01
0x354c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3555: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3558: mov_imm:
	regs[5] = 0x748ec3a7, opcode= 0x00
0x355e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3567: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x356a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3570: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x01
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x357f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3588: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x358b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x358e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3592: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x359a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35a3: mov_imm:
	regs[5] = 0x99249853, opcode= 0x00
0x35a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35ac: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x35af: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x35b2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x35b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35bc: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35c1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35c7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x35ca: mov_imm:
	regs[5] = 0xcca369d5, opcode= 0x00
0x35d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35d3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x35d7: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35dc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x35e2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x35e9: jmp_imm:
	pc += 0x1, opcode= 0x01
0x35ee: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x35f1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x35f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35fb: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3600: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x360c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x360f: mov_imm:
	regs[5] = 0xa3eb2c0a, opcode= 0x00
0x3615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3618: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x361e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3624: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3627: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x362a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x362e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x01
0x363c: mov_imm:
	regs[5] = 0x509b96, opcode= 0x00
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3645: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3649: jmp_imm:
	pc += 0x1, opcode= 0x01
0x364e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3654: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x365a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3663: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x366a: jmp_imm:
	pc += 0x1, opcode= 0x01
0x366f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3673: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3678: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x367b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x367e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3682: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3687: mov_imm:
	regs[5] = 0xaaf192e6, opcode= 0x00
0x368d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3690: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3693: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3696: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x369c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x369f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36ab: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x36ae: mov_imm:
	regs[5] = 0x9ae3e83c, opcode= 0x00
0x36b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36b7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x36ba: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x36c0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x36c6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x36c9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x36d6: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36e4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x36e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36ea: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x36ed: mov_imm:
	regs[5] = 0x99278f27, opcode= 0x00
0x36f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36f6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x36fa: jmp_imm:
	pc += 0x1, opcode= 0x01
0x36ff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3702: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3706: jmp_imm:
	pc += 0x1, opcode= 0x01
0x370b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x370e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3711: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3714: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3717: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x371a: mov_imm:
	regs[5] = 0x2ba21209, opcode= 0x00
0x3720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3723: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3726: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x372c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3732: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3735: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3739: jmp_imm:
	pc += 0x1, opcode= 0x01
0x373e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3741: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3744: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3750: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3753: mov_imm:
	regs[5] = 0x6435ebcc, opcode= 0x00
0x3759: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x375d: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3762: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3765: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3768: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x376b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x376e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3771: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3774: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3777: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x377a: mov_imm:
	regs[5] = 0x40789e18, opcode= 0x00
0x3780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3783: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3786: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x378c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3793: jmp_imm:
	pc += 0x1, opcode= 0x01
0x3798: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x379b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x379e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x37a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x37a4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x37a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x37aa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x37ae: jmp_imm:
	pc += 0x1, opcode= 0x01
0x37b3: mov_imm:
	regs[5] = 0x122752d2, opcode= 0x00
0x37b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x37bc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x37c0: jmp_imm:
	pc += 0x1, opcode= 0x01
0x37c5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x37c8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x37cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x37ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x37d1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x37d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x37d7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x37da: mov_imm:
	regs[5] = 0x38a98c85, opcode= 0x00
0x37e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x37e3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x37e6: mov_imm:
	regs[30] = 0xf4ec8f00, opcode= 0x00
0x37ec: mov_imm:
	regs[31] = 0x5aa3e321, opcode= 0x00
0x37f2: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x37f5: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
