Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "E:\School\University of Illinois\ECE 385\ECE_385\Lab07\Lab07_soc.qsys" --block-symbol-file --output-directory="E:\School\University of Illinois\ECE 385\ECE_385\Lab07\Lab07_soc" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab07/Lab07_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab07_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Lab07_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: Lab07_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: Lab07_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: Lab07_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "E:\School\University of Illinois\ECE 385\ECE_385\Lab07\Lab07_soc.qsys" --synthesis=VERILOG --output-directory="E:\School\University of Illinois\ECE 385\ECE_385\Lab07\Lab07_soc\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab07/Lab07_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab07_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Lab07_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: Lab07_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: Lab07_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: Lab07_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: Lab07_soc: Generating Lab07_soc "Lab07_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4
Info: led: Starting RTL generation for module 'Lab07_soc_led'
Info: led:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab07_soc_led --dir=C:/Users/Andrew/AppData/Local/Temp/alt7082_6154384602928849150.dir/0001_led_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7082_6154384602928849150.dir/0001_led_gen//Lab07_soc_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'Lab07_soc_led'
Info: led: "Lab07_soc" instantiated altera_avalon_pio "led"
Info: nios2_qsys_0: "Lab07_soc" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Lab07_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab07_soc_onchip_memory2_0 --dir=C:/Users/Andrew/AppData/Local/Temp/alt7082_6154384602928849150.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7082_6154384602928849150.dir/0002_onchip_memory2_0_gen//Lab07_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Lab07_soc_onchip_memory2_0'
Info: onchip_memory2_0: "Lab07_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'Lab07_soc_sdram'
Info: sdram:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Lab07_soc_sdram --dir=C:/Users/Andrew/AppData/Local/Temp/alt7082_6154384602928849150.dir/0003_sdram_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7082_6154384602928849150.dir/0003_sdram_gen//Lab07_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'Lab07_soc_sdram'
Info: sdram: "Lab07_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "Lab07_soc" instantiated altpll "sdram_pll"
Info: sysid_qsys_0: "Lab07_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Lab07_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Lab07_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Lab07_soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Lab07_soc_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/quartus/bin64/eperlcmd.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab07_soc_nios2_qsys_0_cpu --dir=C:/Users/Andrew/AppData/Local/Temp/alt7082_6154384602928849150.dir/0009_cpu_gen/ --quartus_bindir=C:/altera/quartus/bin64 --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7082_6154384602928849150.dir/0009_cpu_gen//Lab07_soc_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.10.08 14:28:19 (*) Starting Nios II generation
Info: cpu: # 2016.10.08 14:28:19 (*)   Checking for plaintext license.
Info: cpu: # 2016.10.08 14:28:20 (*)   Couldn't query license setup in Quartus directory C:/altera/quartus/bin64
Info: cpu: # 2016.10.08 14:28:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.10.08 14:28:20 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.10.08 14:28:20 (*)   Plaintext license not found.
Info: cpu: # 2016.10.08 14:28:20 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.10.08 14:28:20 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.10.08 14:28:20 (*)   Creating all objects for CPU
Info: cpu: # 2016.10.08 14:28:22 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.10.08 14:28:22 (*)   Creating plain-text RTL
Info: cpu: # 2016.10.08 14:28:24 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Lab07_soc_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Error: Generation stopped, 60 or more modules remaining
Info: Lab07_soc: Done "Lab07_soc" with 34 modules, 22 files
Error: ip-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
