INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/UART_project/UART_project.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/UART_project/UART_project.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/UART_project/UART_project.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/UART_project/UART_project.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/UART_project/UART_project.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/UART_project/UART_project.srcs/sources_1/new/uart_txrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txrx
