Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 58f6c554504b44afb3cd2680b94e687d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dffa_tb_behav xil_defaultlib.dffa_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffa_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dffa_tb_behav
