Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 22 19:06:17 2025
| Host         : stud209-6 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk_div_inst1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.457        0.000                      0                   24        0.150        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              6.457        0.000                      0                   24        0.150        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100                      
(none)                      clk100        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 2.082ns (57.722%)  route 1.525ns (42.278%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.478     6.057 r  clk_div_inst2/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.759    clk_div_inst2/counter_reg_n_0_[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.586 r  clk_div_inst2/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk_div_inst2/counter_reg[4]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  clk_div_inst2/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.700    clk_div_inst2/counter_reg[8]_i_2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  clk_div_inst2/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.814    clk_div_inst2/counter_reg[12]_i_2_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.036 r  clk_div_inst2/counter_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.824     8.859    clk_div_inst2/counter_reg[13]_i_3_n_7
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.327     9.186 r  clk_div_inst2/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.186    clk_div_inst2/counter[13]
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.644    15.127    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[13]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.118    15.643    clk_div_inst2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 2.056ns (57.687%)  route 1.508ns (42.313%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.478     6.057 r  clk_div_inst2/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.759    clk_div_inst2/counter_reg_n_0_[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.586 r  clk_div_inst2/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk_div_inst2/counter_reg[4]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  clk_div_inst2/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.700    clk_div_inst2/counter_reg[8]_i_2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.034 r  clk_div_inst2/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.807     8.840    clk_div_inst2/counter_reg[12]_i_2_n_6
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.303     9.143 r  clk_div_inst2/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.143    clk_div_inst2/counter[10]
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.644    15.127    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[10]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.077    15.602    clk_div_inst2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.968ns (56.343%)  route 1.525ns (43.657%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.478     6.057 r  clk_div_inst2/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.759    clk_div_inst2/counter_reg_n_0_[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.586 r  clk_div_inst2/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk_div_inst2/counter_reg[4]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  clk_div_inst2/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.700    clk_div_inst2/counter_reg[8]_i_2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.922 r  clk_div_inst2/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.824     8.745    clk_div_inst2/counter_reg[12]_i_2_n_7
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.327     9.072 r  clk_div_inst2/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.072    clk_div_inst2/counter[9]
    SLICE_X0Y27          FDCE                                         r  clk_div_inst2/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.642    15.125    clk_div_inst2/CLK
    SLICE_X0Y27          FDCE                                         r  clk_div_inst2/counter_reg[9]/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.118    15.641    clk_div_inst2/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.641    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.942ns (56.289%)  route 1.508ns (43.711%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.478     6.057 r  clk_div_inst2/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.759    clk_div_inst2/counter_reg_n_0_[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.586 r  clk_div_inst2/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk_div_inst2/counter_reg[4]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.920 r  clk_div_inst2/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.807     8.726    clk_div_inst2/counter_reg[8]_i_2_n_6
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.303     9.029 r  clk_div_inst2/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.029    clk_div_inst2/counter[6]
    SLICE_X0Y27          FDCE                                         r  clk_div_inst2/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.642    15.125    clk_div_inst2/CLK
    SLICE_X0Y27          FDCE                                         r  clk_div_inst2/counter_reg[6]/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.077    15.600    clk_div_inst2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 2.038ns (60.023%)  route 1.357ns (39.977%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.478     6.057 r  clk_div_inst2/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.759    clk_div_inst2/counter_reg_n_0_[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.586 r  clk_div_inst2/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk_div_inst2/counter_reg[4]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  clk_div_inst2/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.700    clk_div_inst2/counter_reg[8]_i_2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.013 r  clk_div_inst2/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.656     8.669    clk_div_inst2/counter_reg[12]_i_2_n_4
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.306     8.975 r  clk_div_inst2/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.975    clk_div_inst2/counter[12]
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.644    15.127    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[12]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    15.606    clk_div_inst2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.855ns (55.275%)  route 1.501ns (44.725%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.478     6.057 r  clk_div_inst2/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.759    clk_div_inst2/counter_reg_n_0_[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.586 r  clk_div_inst2/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk_div_inst2/counter_reg[4]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.808 r  clk_div_inst2/counter_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.800     8.607    clk_div_inst2/counter_reg[8]_i_2_n_7
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.328     8.935 r  clk_div_inst2/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.935    clk_div_inst2/counter[5]
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641    15.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[5]/C
                         clock pessimism              0.455    15.579    
                         clock uncertainty           -0.035    15.544    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.118    15.662    clk_div_inst2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.662    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.986ns (59.612%)  route 1.346ns (40.388%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.478     6.057 r  clk_div_inst2/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.759    clk_div_inst2/counter_reg_n_0_[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.586 r  clk_div_inst2/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk_div_inst2/counter_reg[4]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  clk_div_inst2/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.700    clk_div_inst2/counter_reg[8]_i_2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.939 r  clk_div_inst2/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.644     8.583    clk_div_inst2/counter_reg[12]_i_2_n_5
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.328     8.911 r  clk_div_inst2/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.911    clk_div_inst2/counter[11]
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.644    15.127    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[11]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.118    15.643    clk_div_inst2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.924ns (58.635%)  route 1.357ns (41.365%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.478     6.057 r  clk_div_inst2/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.759    clk_div_inst2/counter_reg_n_0_[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.586 r  clk_div_inst2/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    clk_div_inst2/counter_reg[4]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.899 r  clk_div_inst2/counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.656     8.555    clk_div_inst2/counter_reg[8]_i_2_n_4
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.306     8.861 r  clk_div_inst2/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.861    clk_div_inst2/counter[8]
    SLICE_X0Y27          FDCE                                         r  clk_div_inst2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.642    15.125    clk_div_inst2/CLK
    SLICE_X0Y27          FDCE                                         r  clk_div_inst2/counter_reg[8]/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.081    15.604    clk_div_inst2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.604    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.890ns (28.879%)  route 2.192ns (71.121%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.821     5.583    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518     6.101 f  clk_div_inst2/counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.972    clk_div_inst2/counter_reg_n_0_[12]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  clk_div_inst2/counter[13]_i_5/O
                         net (fo=1, routed)           0.607     7.703    clk_div_inst2/counter[13]_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  clk_div_inst2/counter[13]_i_2/O
                         net (fo=14, routed)          0.714     8.541    clk_div_inst2/counter[13]_i_2_n_0
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     8.665 r  clk_div_inst2/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     8.665    clk_div_inst2/clk_out_i_1__0_n_0
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641    15.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/clk_out_reg/C
                         clock pessimism              0.433    15.557    
                         clock uncertainty           -0.035    15.522    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.077    15.599    clk_div_inst2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 clk_div_inst2/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.890ns (28.973%)  route 2.182ns (71.027%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.821     5.583    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518     6.101 f  clk_div_inst2/counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.972    clk_div_inst2/counter_reg_n_0_[12]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  clk_div_inst2/counter[13]_i_5/O
                         net (fo=1, routed)           0.607     7.703    clk_div_inst2/counter[13]_i_5_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  clk_div_inst2/counter[13]_i_2/O
                         net (fo=14, routed)          0.704     8.531    clk_div_inst2/counter[13]_i_2_n_0
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  clk_div_inst2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.655    clk_div_inst2/counter[2]
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641    15.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[2]/C
                         clock pessimism              0.433    15.557    
                         clock uncertainty           -0.035    15.522    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.081    15.603    clk_div_inst2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.603    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_div_inst1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.616     1.563    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.704 f  clk_div_inst1/counter_reg[4]/Q
                         net (fo=5, routed)           0.098     1.802    clk_div_inst1/counter[4]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  clk_div_inst1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    clk_div_inst1/counter[0]_i_1__0_n_0
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/counter_reg[0]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.121     1.697    clk_div_inst1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_div_inst1/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.616     1.563    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.704 r  clk_div_inst1/counter_reg[5]/Q
                         net (fo=5, routed)           0.098     1.802    clk_div_inst1/counter[5]
    SLICE_X0Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  clk_div_inst1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    clk_div_inst1/counter_0[3]
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/counter_reg[3]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.121     1.697    clk_div_inst1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_div_inst1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.616     1.563    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  clk_div_inst1/counter_reg[3]/Q
                         net (fo=5, routed)           0.082     1.809    clk_div_inst1/counter[3]
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  clk_div_inst1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    clk_div_inst1/counter_0[5]
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[5]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092     1.668    clk_div_inst1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clk_div_inst1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.616     1.563    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128     1.691 r  clk_div_inst1/counter_reg[2]/Q
                         net (fo=6, routed)           0.068     1.758    clk_div_inst1/counter[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.099     1.857 r  clk_div_inst1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.857    clk_div_inst1/counter_0[4]
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[4]/C
                         clock pessimism             -0.515     1.563    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092     1.655    clk_div_inst1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_div_inst1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.616     1.563    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.704 r  clk_div_inst1/counter_reg[1]/Q
                         net (fo=7, routed)           0.213     1.916    clk_div_inst1/counter[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.042     1.958 r  clk_div_inst1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.958    clk_div_inst1/counter_0[2]
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[2]/C
                         clock pessimism             -0.515     1.563    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.107     1.670    clk_div_inst1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clk_div_inst2/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst2/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.611     1.558    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.164     1.722 r  clk_div_inst2/clk_out_reg/Q
                         net (fo=4, routed)           0.204     1.926    clk_div_inst2/spi_sync_2_OBUF
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  clk_div_inst2/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.971    clk_div_inst2/clk_out_i_1__0_n_0
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.878     2.072    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/clk_out_reg/C
                         clock pessimism             -0.514     1.558    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.120     1.678    clk_div_inst2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 spi_inst/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/FSM_sequential_state_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.071%)  route 0.208ns (49.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 f  spi_inst/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=22, routed)          0.208     1.932    spi_inst/bit_count
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.977 r  spi_inst/FSM_sequential_state[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.977    spi_inst/next_state[0]
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.881     2.075    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
                         clock pessimism             -0.515     1.560    
    SLICE_X2Y28          FDPE (Hold_fdpe_C_D)         0.121     1.681    spi_inst/FSM_sequential_state_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 spi_inst/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/FSM_sequential_state_reg[1]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.071%)  route 0.208ns (49.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 f  spi_inst/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=22, routed)          0.208     1.932    spi_inst/bit_count
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  spi_inst/FSM_sequential_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.977    spi_inst/next_state[1]
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.881     2.075    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
                         clock pessimism             -0.515     1.560    
    SLICE_X2Y28          FDPE (Hold_fdpe_C_D)         0.120     1.680    spi_inst/FSM_sequential_state_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_div_inst1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst1/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.409%)  route 0.214ns (50.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.616     1.563    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  clk_div_inst1/clk_out_reg/Q
                         net (fo=23, routed)          0.214     1.941    clk_div_inst1/spi_sclk_2_OBUF
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.045     1.986 r  clk_div_inst1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.986    clk_div_inst1/clk_out_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/clk_out_reg/C
                         clock pessimism             -0.515     1.563    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.120     1.683    clk_div_inst1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_div_inst1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.269%)  route 0.199ns (48.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.616     1.563    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  clk_div_inst1/counter_reg[0]/Q
                         net (fo=7, routed)           0.199     1.925    clk_div_inst1/counter[0]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.970 r  clk_div_inst1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.970    clk_div_inst1/counter_0[1]
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[1]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.091     1.667    clk_div_inst1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    clk_div_inst1/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    clk_div_inst1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    clk_div_inst1/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    clk_div_inst1/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    clk_div_inst1/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    clk_div_inst1/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    clk_div_inst1/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    clk_div_inst2/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    clk_div_inst2/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div_inst1/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div_inst1/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div_inst1/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div_inst1/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div_inst1/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div_inst1/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div_inst1/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    clk_div_inst1/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    clk_div_inst1/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/led_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.149ns  (logic 4.151ns (40.900%)  route 5.998ns (59.100%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE                         0.000     0.000 r  spi_inst/led_reg[7]/C
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  spi_inst/led_reg[7]/Q
                         net (fo=1, routed)           5.998     6.476    led_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.673    10.149 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.149    led[7]
    U14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/led_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.861ns  (logic 4.030ns (40.870%)  route 5.831ns (59.130%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE                         0.000     0.000 r  spi_inst/led_reg[6]/C
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spi_inst/led_reg[6]/Q
                         net (fo=1, routed)           5.831     6.349    led_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512     9.861 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.861    led[6]
    U19                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/led_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.805ns  (logic 4.181ns (42.644%)  route 5.624ns (57.356%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE                         0.000     0.000 r  spi_inst/led_reg[5]/C
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  spi_inst/led_reg[5]/Q
                         net (fo=1, routed)           5.624     6.102    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.703     9.805 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.805    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.040ns (41.339%)  route 5.733ns (58.661%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE                         0.000     0.000 r  spi_inst/led_reg[0]/C
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spi_inst/led_reg[0]/Q
                         net (fo=1, routed)           5.733     6.251    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     9.774 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.774    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/led_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 4.055ns (41.830%)  route 5.639ns (58.170%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE                         0.000     0.000 r  spi_inst/led_reg[4]/C
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spi_inst/led_reg[4]/Q
                         net (fo=1, routed)           5.639     6.157    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     9.694 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.694    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 4.163ns (43.172%)  route 5.479ns (56.828%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE                         0.000     0.000 r  spi_inst/led_reg[1]/C
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  spi_inst/led_reg[1]/Q
                         net (fo=1, routed)           5.479     5.957    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.685     9.642 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.642    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.584ns  (logic 4.049ns (42.248%)  route 5.535ns (57.752%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE                         0.000     0.000 r  spi_inst/led_reg[2]/C
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  spi_inst/led_reg[2]/Q
                         net (fo=1, routed)           5.535     6.053    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     9.584 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.584    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 4.185ns (48.936%)  route 4.367ns (51.064%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE                         0.000     0.000 r  spi_inst/led_reg[3]/C
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  spi_inst/led_reg[3]/Q
                         net (fo=1, routed)           4.367     4.845    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.707     8.552 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.552    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_miso_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 5.146ns (61.262%)  route 3.254ns (38.738%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    AB6                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  spi_miso_IBUF_inst/O
                         net (fo=9, routed)           3.254     4.741    spi_miso_2_OBUF
    W11                  OBUF (Prop_obuf_I_O)         3.660     8.401 r  spi_miso_2_OBUF_inst/O
                         net (fo=0)                   0.000     8.401    spi_miso_2
    W11                                                               r  spi_miso_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            spi_inst/rx_data_full_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 0.933ns (14.086%)  route 5.691ns (85.914%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          5.691     6.624    spi_inst/AR[0]
    SLICE_X3Y28          FDCE                                         f  spi_inst/rx_data_full_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/rx_data_full_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.583%)  route 0.161ns (46.417%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE                         0.000     0.000 r  spi_inst/rx_data_full_reg[8]/C
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/rx_data_full_reg[8]/Q
                         net (fo=2, routed)           0.161     0.302    spi_inst/rx_data_full_reg_n_0_[8]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.045     0.347 r  spi_inst/led[4]_i_1/O
                         net (fo=1, routed)           0.000     0.347    spi_inst/led0_in[4]
    SLICE_X4Y30          FDCE                                         r  spi_inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_full_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/rx_data_full_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE                         0.000     0.000 r  spi_inst/rx_data_full_reg[4]/C
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/rx_data_full_reg[4]/Q
                         net (fo=2, routed)           0.168     0.309    spi_inst/rx_data_full_reg_n_0_[4]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  spi_inst/rx_data_full[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    spi_inst/rx_data_full[4]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  spi_inst/rx_data_full_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_full_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/rx_data_full_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE                         0.000     0.000 r  spi_inst/rx_data_full_reg[9]/C
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/rx_data_full_reg[9]/Q
                         net (fo=2, routed)           0.170     0.311    spi_inst/rx_data_full_reg_n_0_[9]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  spi_inst/rx_data_full[9]_i_1/O
                         net (fo=1, routed)           0.000     0.356    spi_inst/rx_data_full[9]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  spi_inst/rx_data_full_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_full_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.180%)  route 0.208ns (52.820%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE                         0.000     0.000 r  spi_inst/rx_data_full_reg[10]/C
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/rx_data_full_reg[10]/Q
                         net (fo=2, routed)           0.208     0.349    spi_inst/rx_data_full_reg_n_0_[10]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.045     0.394 r  spi_inst/led[6]_i_1/O
                         net (fo=1, routed)           0.000     0.394    spi_inst/led0_in[6]
    SLICE_X4Y28          FDCE                                         r  spi_inst/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_full_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.190ns (47.951%)  route 0.206ns (52.049%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE                         0.000     0.000 r  spi_inst/rx_data_full_reg[9]/C
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/rx_data_full_reg[9]/Q
                         net (fo=2, routed)           0.206     0.347    spi_inst/rx_data_full_reg_n_0_[9]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.049     0.396 r  spi_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.396    spi_inst/led0_in[5]
    SLICE_X4Y30          FDCE                                         r  spi_inst/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_full_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.188ns (47.287%)  route 0.210ns (52.713%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE                         0.000     0.000 r  spi_inst/rx_data_full_reg[7]/C
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/rx_data_full_reg[7]/Q
                         net (fo=2, routed)           0.210     0.351    spi_inst/rx_data_full_reg_n_0_[7]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.047     0.398 r  spi_inst/led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.398    spi_inst/led0_in[3]
    SLICE_X4Y30          FDCE                                         r  spi_inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/rx_data_full_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.719%)  route 0.212ns (53.281%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE                         0.000     0.000 r  spi_inst/rx_data_full_reg[4]/C
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spi_inst/rx_data_full_reg[4]/Q
                         net (fo=2, routed)           0.212     0.353    spi_inst/rx_data_full_reg_n_0_[4]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.045     0.398 r  spi_inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    spi_inst/led0_in[0]
    SLICE_X4Y30          FDCE                                         r  spi_inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/bit_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  spi_inst/bit_count_reg[0]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  spi_inst/bit_count_reg[0]/Q
                         net (fo=9, routed)           0.197     0.361    spi_inst/bit_count_reg_n_0_[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.043     0.404 r  spi_inst/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    spi_inst/bit_count[1]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  spi_inst/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/bit_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  spi_inst/bit_count_reg[0]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  spi_inst/bit_count_reg[0]/Q
                         net (fo=9, routed)           0.197     0.361    spi_inst/bit_count_reg_n_0_[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.043     0.404 r  spi_inst/bit_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.404    spi_inst/bit_count[3]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  spi_inst/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/bit_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  spi_inst/bit_count_reg[0]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  spi_inst/bit_count_reg[0]/Q
                         net (fo=9, routed)           0.197     0.361    spi_inst/bit_count_reg_n_0_[0]
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.406 r  spi_inst/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    spi_inst/bit_count[0]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  spi_inst/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.052ns (61.649%)  route 2.520ns (38.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.824     5.586    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518     6.104 r  clk_div_inst1/clk_out_reg/Q
                         net (fo=23, routed)          2.520     8.625    spi_sclk_2_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534    12.158 r  spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.158    spi_sclk
    AA4                                                               r  spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst2/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sync_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 4.244ns (66.458%)  route 2.142ns (33.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.518     6.097 r  clk_div_inst2/clk_out_reg/Q
                         net (fo=4, routed)           2.142     8.240    spi_sync_2_OBUF
    W12                  OBUF (Prop_obuf_I_O)         3.726    11.966 r  spi_sync_2_OBUF_inst/O
                         net (fo=0)                   0.000    11.966    spi_sync_2
    W12                                                               r  spi_sync_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sclk_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.364ns  (logic 4.072ns (63.980%)  route 2.292ns (36.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.824     5.586    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518     6.104 r  clk_div_inst1/clk_out_reg/Q
                         net (fo=23, routed)          2.292     8.397    spi_sclk_2_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.554    11.950 r  spi_sclk_2_OBUF_inst/O
                         net (fo=0)                   0.000    11.950    spi_sclk_2
    V10                                                               r  spi_sclk_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst2/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.206ns  (logic 4.068ns (65.551%)  route 2.138ns (34.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.817     5.579    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.518     6.097 r  clk_div_inst2/clk_out_reg/Q
                         net (fo=4, routed)           2.138     8.235    spi_sync_2_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    11.785 r  spi_sync_OBUF_inst/O
                         net (fo=0)                   0.000    11.785    spi_sync
    AB7                                                               r  spi_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/rx_data_full_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.888ns  (logic 0.642ns (34.008%)  route 1.246ns (65.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.821     5.583    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.101 r  spi_inst/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=22, routed)          1.246     7.347    spi_inst/bit_count
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.471 r  spi_inst/rx_data_full[9]_i_1/O
                         net (fo=1, routed)           0.000     7.471    spi_inst/rx_data_full[9]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  spi_inst/rx_data_full_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/rx_data_full_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.816ns  (logic 0.642ns (35.351%)  route 1.174ns (64.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.821     5.583    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.101 f  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          1.174     7.275    spi_inst/state[0]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.399 r  spi_inst/rx_data_full[11]_i_1/O
                         net (fo=1, routed)           0.000     7.399    spi_inst/rx_data_full[11]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  spi_inst/rx_data_full_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.737ns  (logic 0.671ns (38.628%)  route 1.066ns (61.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.821     5.583    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.101 f  spi_inst/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=22, routed)          1.066     7.168    spi_inst/bit_count
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     7.321 r  spi_inst/led[5]_i_1/O
                         net (fo=1, routed)           0.000     7.321    spi_inst/led0_in[5]
    SLICE_X4Y30          FDCE                                         r  spi_inst/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.642ns (37.586%)  route 1.066ns (62.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.821     5.583    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.101 f  spi_inst/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=22, routed)          1.066     7.168    spi_inst/bit_count
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     7.292 r  spi_inst/led[4]_i_1/O
                         net (fo=1, routed)           0.000     7.292    spi_inst/led0_in[4]
    SLICE_X4Y30          FDCE                                         r  spi_inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/rx_data_full_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.684ns  (logic 0.642ns (38.127%)  route 1.042ns (61.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.821     5.583    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.101 f  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          1.042     7.143    spi_inst/state[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.267 r  spi_inst/rx_data_full[8]_i_1/O
                         net (fo=1, routed)           0.000     7.267    spi_inst/rx_data_full[8]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  spi_inst/rx_data_full_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/rx_data_full_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.650ns  (logic 0.642ns (38.914%)  route 1.008ns (61.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.821     5.583    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.518     6.101 r  spi_inst/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=22, routed)          1.008     7.109    spi_inst/bit_count
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.233 r  spi_inst/rx_data_full[4]_i_1/O
                         net (fo=1, routed)           0.000     7.233    spi_inst/rx_data_full[4]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  spi_inst/rx_data_full_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/rx_data_full_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.209ns (65.977%)  route 0.108ns (34.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 f  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          0.108     1.832    spi_inst/state[0]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  spi_inst/rx_data_full[10]_i_1/O
                         net (fo=1, routed)           0.000     1.877    spi_inst/rx_data_full[10]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  spi_inst/rx_data_full_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/rx_data_full_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (61.943%)  route 0.128ns (38.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 r  spi_inst/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=22, routed)          0.128     1.852    spi_inst/bit_count
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  spi_inst/rx_data_full[11]_i_1/O
                         net (fo=1, routed)           0.000     1.897    spi_inst/rx_data_full[11]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  spi_inst/rx_data_full_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/led_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.164ns (40.743%)  route 0.239ns (59.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 r  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          0.239     1.962    spi_inst/state[0]
    SLICE_X4Y28          FDCE                                         r  spi_inst/led_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/led_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.164ns (40.743%)  route 0.239ns (59.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 r  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          0.239     1.962    spi_inst/state[0]
    SLICE_X4Y28          FDCE                                         r  spi_inst/led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.209ns (48.977%)  route 0.218ns (51.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 f  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          0.218     1.942    spi_inst/state[0]
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.987 r  spi_inst/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.987    spi_inst/bit_count[0]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  spi_inst/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.212ns (49.333%)  route 0.218ns (50.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 f  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          0.218     1.942    spi_inst/state[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.048     1.990 r  spi_inst/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.990    spi_inst/bit_count[1]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  spi_inst/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/rx_data_full_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.209ns (44.975%)  route 0.256ns (55.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 r  spi_inst/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=22, routed)          0.256     1.980    spi_inst/bit_count
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.045     2.025 r  spi_inst/rx_data_full[7]_i_1/O
                         net (fo=1, routed)           0.000     2.025    spi_inst/rx_data_full[7]_i_1_n_0
    SLICE_X3Y29          FDCE                                         r  spi_inst/rx_data_full_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.209ns (44.413%)  route 0.262ns (55.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 f  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          0.262     1.985    spi_inst/state[0]
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.045     2.030 r  spi_inst/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.030    spi_inst/bit_count[2]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  spi_inst/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/led_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.164ns (34.772%)  route 0.308ns (65.228%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 r  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          0.308     2.031    spi_inst/state[0]
    SLICE_X4Y30          FDCE                                         r  spi_inst/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/led_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.164ns (34.772%)  route 0.308ns (65.228%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.613     1.560    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.164     1.724 r  spi_inst/FSM_sequential_state_reg[0]_inv/Q
                         net (fo=22, routed)          0.308     2.031    spi_inst/state[0]
    SLICE_X4Y30          FDCE                                         r  spi_inst/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/clk_out_reg/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.005ns  (logic 0.933ns (13.319%)  route 6.072ns (86.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          6.072     7.005    clk_div_inst2/AR[0]
    SLICE_X0Y26          FDCE                                         f  clk_div_inst2/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641     5.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/clk_out_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.005ns  (logic 0.933ns (13.319%)  route 6.072ns (86.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          6.072     7.005    clk_div_inst2/AR[0]
    SLICE_X0Y26          FDCE                                         f  clk_div_inst2/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641     5.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.005ns  (logic 0.933ns (13.319%)  route 6.072ns (86.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          6.072     7.005    clk_div_inst2/AR[0]
    SLICE_X0Y26          FDCE                                         f  clk_div_inst2/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641     5.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.005ns  (logic 0.933ns (13.319%)  route 6.072ns (86.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          6.072     7.005    clk_div_inst2/AR[0]
    SLICE_X0Y26          FDCE                                         f  clk_div_inst2/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641     5.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.005ns  (logic 0.933ns (13.319%)  route 6.072ns (86.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          6.072     7.005    clk_div_inst2/AR[0]
    SLICE_X0Y26          FDCE                                         f  clk_div_inst2/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641     5.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.005ns  (logic 0.933ns (13.319%)  route 6.072ns (86.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          6.072     7.005    clk_div_inst2/AR[0]
    SLICE_X0Y26          FDCE                                         f  clk_div_inst2/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.641     5.124    clk_div_inst2/CLK
    SLICE_X0Y26          FDCE                                         r  clk_div_inst2/counter_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 0.933ns (13.810%)  route 5.823ns (86.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          5.823     6.756    clk_div_inst2/AR[0]
    SLICE_X0Y28          FDCE                                         f  clk_div_inst2/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.644     5.127    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 0.933ns (13.810%)  route 5.823ns (86.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          5.823     6.756    clk_div_inst2/AR[0]
    SLICE_X0Y28          FDCE                                         f  clk_div_inst2/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.644     5.127    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 0.933ns (13.810%)  route 5.823ns (86.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          5.823     6.756    clk_div_inst2/AR[0]
    SLICE_X0Y28          FDCE                                         f  clk_div_inst2/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.644     5.127    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst2/counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 0.933ns (13.810%)  route 5.823ns (86.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          5.823     6.756    clk_div_inst2/AR[0]
    SLICE_X0Y28          FDCE                                         f  clk_div_inst2/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.644     5.127    clk_div_inst2/CLK
    SLICE_X0Y28          FDCE                                         r  clk_div_inst2/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/bit_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/FSM_sequential_state_reg[1]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.317%)  route 0.136ns (35.683%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  spi_inst/bit_count_reg[1]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  spi_inst/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.136     0.284    spi_inst/bit_count_reg_n_0_[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.098     0.382 r  spi_inst/FSM_sequential_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.382    spi_inst/next_state[1]
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.881     2.075    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[1]_inv/C

Slack:                    inf
  Source:                 spi_inst/bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_inst/FSM_sequential_state_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.244%)  route 0.224ns (51.756%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  spi_inst/bit_count_reg[2]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  spi_inst/bit_count_reg[2]/Q
                         net (fo=6, routed)           0.224     0.388    spi_inst/bit_count_reg_n_0_[2]
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.433 r  spi_inst/FSM_sequential_state[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.433    spi_inst/next_state[0]
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.881     2.075    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst1/clk_out_reg/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.162ns (5.943%)  route 2.567ns (94.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          2.567     2.729    clk_div_inst1/AR[0]
    SLICE_X0Y31          FDCE                                         f  clk_div_inst1/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/clk_out_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst1/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.162ns (5.943%)  route 2.567ns (94.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          2.567     2.729    clk_div_inst1/AR[0]
    SLICE_X0Y31          FDCE                                         f  clk_div_inst1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/counter_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst1/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.162ns (5.943%)  route 2.567ns (94.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          2.567     2.729    clk_div_inst1/AR[0]
    SLICE_X1Y31          FDCE                                         f  clk_div_inst1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst1/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.162ns (5.943%)  route 2.567ns (94.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          2.567     2.729    clk_div_inst1/AR[0]
    SLICE_X1Y31          FDCE                                         f  clk_div_inst1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst1/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.162ns (5.943%)  route 2.567ns (94.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          2.567     2.729    clk_div_inst1/AR[0]
    SLICE_X0Y31          FDCE                                         f  clk_div_inst1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X0Y31          FDCE                                         r  clk_div_inst1/counter_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst1/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.162ns (5.943%)  route 2.567ns (94.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          2.567     2.729    clk_div_inst1/AR[0]
    SLICE_X1Y31          FDCE                                         f  clk_div_inst1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            clk_div_inst1/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.162ns (5.943%)  route 2.567ns (94.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          2.567     2.729    clk_div_inst1/AR[0]
    SLICE_X1Y31          FDCE                                         f  clk_div_inst1/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.884     2.078    clk_div_inst1/CLK
    SLICE_X1Y31          FDCE                                         r  clk_div_inst1/counter_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            spi_inst/FSM_sequential_state_reg[0]_inv/PRE
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.795ns  (logic 0.162ns (5.803%)  route 2.633ns (94.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  resetn_IBUF_inst/O
                         net (fo=44, routed)          2.633     2.795    spi_inst/AR[0]
    SLICE_X2Y28          FDPE                                         f  spi_inst/FSM_sequential_state_reg[0]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.881     2.075    spi_inst/CLK
    SLICE_X2Y28          FDPE                                         r  spi_inst/FSM_sequential_state_reg[0]_inv/C





