$date
	Thu Aug 08 23:45:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux4way16 $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 16 $ c [15:0] $end
$var reg 16 % d [15:0] $end
$var reg 2 & sel [1:0] $end
$var integer 32 ' file [31:0] $end
$scope module uut $end
$var wire 16 ( a [15:0] $end
$var wire 16 ) b [15:0] $end
$var wire 16 * c [15:0] $end
$var wire 16 + d [15:0] $end
$var wire 2 , sel [1:0] $end
$var wire 16 - out [15:0] $end
$upscope $end
$scope task test_case $end
$var reg 16 . a_input [15:0] $end
$var reg 16 / b_input [15:0] $end
$var reg 16 0 c_input [15:0] $end
$var reg 16 1 d_input [15:0] $end
$var reg 2 2 sel_input [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b10000000000000000000000000000011 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b1 &
b1 ,
b1 2
#20000
b10 &
b10 ,
b10 2
#30000
b11 &
b11 ,
b11 2
#40000
b1001000110100 !
b1001000110100 -
b0 &
b0 ,
b101010101010101 %
b101010101010101 +
b1010101010101010 $
b1010101010101010 *
b1001100001110110 #
b1001100001110110 )
b1001000110100 "
b1001000110100 (
b0 2
b101010101010101 1
b1010101010101010 0
b1001100001110110 /
b1001000110100 .
#50000
b1001100001110110 !
b1001100001110110 -
b1 &
b1 ,
b1 2
#60000
b1010101010101010 !
b1010101010101010 -
b10 &
b10 ,
b10 2
#70000
b101010101010101 !
b101010101010101 -
b11 &
b11 ,
b11 2
#80000
