Week 8 - Post Synthesis, Floorplanning, use of OpenLane, Magic

This task involved synthesis, timing analysis and use of opensource tools like Openlane and Magic for post synthesis steps like floorplanning, layout, optimsations, analyses etc. Each step is labelled and according to modules 15-19 from [This](https://vsdiat.vlsisystemdesign.com/) under the "RISC-V SoC Design: From RTL & Mixed-Signal to Physical Implementation & Board Boot" course. 

  <details>   <Summary> Section 1 - Inception of Open-source EDA, OpenLANE and Sky130 PDK</Summary>






  <\details>
  
  <details>   <Summary> Section 2 - Good Floorplan Vs Bad Floorplan and introduction to library cells </Summary>






  <\details>
  
  <details>   <Summary> Section 3 - </Summary>






  <\details>
  
  <details>   <Summary> Section 4 - </Summary>






  <\details>

  <details>   <Summary> Section 4 - </Summary>






  <\details>
