<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|wait_gen|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|wait_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|hi_ber_resync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|block_lock_resync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber_latch|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber_latch</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock_latch|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock_latch</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_errored_block_cnt|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_errored_block_cnt</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_ber_cnt|o_narrow</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_ber_cnt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_scrambler_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_scrambler_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_sync_head_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_sync_head_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_fifo_full|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_fifo_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_tx_fifo_full|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_tx_fifo_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_data_ready|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_data_ready</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_pcs_status|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|mux_pcs_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_ber_cnt|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_ber_cnt</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_errblk_cnt|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_errblk_cnt</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|pcs_map</TD>
<TD >68</TD>
<TD >15</TD>
<TD >29</TD>
<TD >15</TD>
<TD >34</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|sv_reconfig_bundle_merger_inst</TD>
<TD >232</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|csr</TD>
<TD >54</TD>
<TD >1</TD>
<TD >29</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].avmm.sv_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].avmm.sv_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].avmm.sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >50</TD>
<TD >23</TD>
<TD >11</TD>
<TD >23</TD>
<TD >35</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_xcvr_avmm|avmm_interface_insts[0].sv_reconfig_bundle_to_xcvr_inst</TD>
<TD >110</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >94</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_xcvr_avmm</TD>
<TD >577</TD>
<TD >74</TD>
<TD >66</TD>
<TD >74</TD>
<TD >100</TD>
<TD >74</TD>
<TD >74</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_rx_pcs_pma_interface</TD>
<TD >139</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >174</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_rx_pld_pcs_interface</TD>
<TD >298</TD>
<TD >93</TD>
<TD >0</TD>
<TD >93</TD>
<TD >326</TD>
<TD >93</TD>
<TD >93</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_common_pld_pcs_interface</TD>
<TD >242</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
<TD >189</TD>
<TD >70</TD>
<TD >70</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >272</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface</TD>
<TD >282</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >219</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_tx_pcs_pma_interface</TD>
<TD >174</TD>
<TD >53</TD>
<TD >0</TD>
<TD >53</TD>
<TD >105</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs</TD>
<TD >284</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_common_pcs_pma_interface</TD>
<TD >223</TD>
<TD >90</TD>
<TD >0</TD>
<TD >90</TD>
<TD >192</TD>
<TD >90</TD>
<TD >90</TD>
<TD >90</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch</TD>
<TD >697</TD>
<TD >198</TD>
<TD >22</TD>
<TD >198</TD>
<TD >909</TD>
<TD >198</TD>
<TD >198</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs</TD>
<TD >633</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >845</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst</TD>
<TD >163</TD>
<TD >6</TD>
<TD >8</TD>
<TD >6</TD>
<TD >66</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst</TD>
<TD >157</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma</TD>
<TD >162</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >218</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst</TD>
<TD >185</TD>
<TD >27</TD>
<TD >0</TD>
<TD >27</TD>
<TD >140</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst</TD>
<TD >227</TD>
<TD >33</TD>
<TD >1</TD>
<TD >33</TD>
<TD >211</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst</TD>
<TD >265</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst</TD>
<TD >270</TD>
<TD >10</TD>
<TD >1</TD>
<TD >10</TD>
<TD >202</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst</TD>
<TD >120</TD>
<TD >43</TD>
<TD >0</TD>
<TD >43</TD>
<TD >76</TD>
<TD >43</TD>
<TD >43</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_004|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_004|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_004</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_003|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_003|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_003</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_006|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_006</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_005|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_005</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_003|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_003</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_002|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_002</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_mux|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_mux|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_mux</TD>
<TD >689</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_demux_006</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_demux_005</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_demux_004</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_demux_003</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_demux_002</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_demux_001</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rsp_demux</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|cmd_mux_006</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|cmd_mux_005</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|cmd_mux_004</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|cmd_mux_003</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|cmd_mux_002</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|cmd_mux_001</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|cmd_mux</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|cmd_demux</TD>
<TD >113</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >687</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_bridge_m0_limiter</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >204</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_007</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_006</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_005</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_004</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_003</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_002</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|router</TD>
<TD >94</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_lane_decoder_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_lane_decoder_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_lane_decoder_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_crc_checker_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_crc_checker_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_crc_checker_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_default_slave_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_default_slave_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_default_slave_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_bridge_m0_agent</TD>
<TD >158</TD>
<TD >35</TD>
<TD >67</TD>
<TD >35</TD>
<TD >126</TD>
<TD >35</TD>
<TD >35</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_lane_decoder_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_packet_overflow_control_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >12</TD>
<TD >6</TD>
<TD >37</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >8</TD>
<TD >6</TD>
<TD >74</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_crc_checker_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_crc_pad_rem_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >12</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_eth_default_slave_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2|rx_bridge_m0_translator</TD>
<TD >98</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >91</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_2</TD>
<TD >280</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >253</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_006|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_006</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_005|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_005</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_003|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_003</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_002|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_002</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_mux|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_mux|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_mux</TD>
<TD >689</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_demux_006</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_demux_005</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_demux_004</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_demux_003</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_demux_002</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_demux_001</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|rsp_demux</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|cmd_mux_006</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|cmd_mux_005</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|cmd_mux_004</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|cmd_mux_003</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|cmd_mux_002</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|cmd_mux_001</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|cmd_mux</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|cmd_demux</TD>
<TD >113</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >687</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_bridge_m0_limiter</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >204</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_007</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_006</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_005</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_004</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_003</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_002</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|router</TD>
<TD >94</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_crc_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_crc_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_crc_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_address_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_address_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_address_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pad_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pad_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pad_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_default_slave_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_default_slave_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_default_slave_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_bridge_m0_agent</TD>
<TD >158</TD>
<TD >35</TD>
<TD >67</TD>
<TD >35</TD>
<TD >126</TD>
<TD >35</TD>
<TD >35</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_crc_inserter_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >36</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_address_inserter_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >12</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >12</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pad_inserter_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_eth_default_slave_csr_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1|tx_bridge_m0_translator</TD>
<TD >98</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >91</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_1</TD>
<TD >280</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >248</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_003|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_003</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_002|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_002</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser_001</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|crosser</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rsp_mux</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rsp_demux_001</TD>
<TD >93</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >91</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rsp_demux</TD>
<TD >93</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >91</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|cmd_mux_001</TD>
<TD >93</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|cmd_mux</TD>
<TD >93</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|cmd_demux</TD>
<TD >95</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >181</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_limiter</TD>
<TD >184</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|router_002</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|router_001</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|router</TD>
<TD >91</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rx_bridge_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rx_bridge_s0_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rx_bridge_s0_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rx_bridge_s0_agent</TD>
<TD >257</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >273</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|tx_bridge_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|tx_bridge_s0_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|tx_bridge_s0_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|tx_bridge_s0_agent</TD>
<TD >257</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >273</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_agent</TD>
<TD >151</TD>
<TD >31</TD>
<TD >59</TD>
<TD >31</TD>
<TD >123</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|rx_bridge_s0_translator</TD>
<TD >98</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >88</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|tx_bridge_s0_translator</TD>
<TD >98</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >88</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_translator</TD>
<TD >101</TD>
<TD >7</TD>
<TD >2</TD>
<TD >7</TD>
<TD >92</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|mm_interconnect_0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_timing_adapter_pauselen_tx</TD>
<TD >19</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|read_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|write_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_pauselen</TD>
<TD >97</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >18</TD>
<TD >75</TD>
<TD >75</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_timing_adapter_pauselen_rx</TD>
<TD >20</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_timing_adapter_link_fault_status_tx</TD>
<TD >5</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|read_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|write_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rxtx_dc_fifo_link_fault_status</TD>
<TD >83</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >4</TD>
<TD >75</TD>
<TD >75</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|txrx_timing_adapter_link_fault_status_export</TD>
<TD >5</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|txrx_st_splitter_link_fault_status</TD>
<TD >26</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >7</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|txrx_timing_adapter_link_fault_status_rx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_error_adapter_stat</TD>
<TD >48</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >48</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_status_output_delay|DELAY_PORT[1].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_status_output_delay|DELAY_PORT[0].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_status_output_delay</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >48</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_packet_overflow_control</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_crc_pad_rem</TD>
<TD >138</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_frame_status_merger</TD>
<TD >347</TD>
<TD >137</TD>
<TD >74</TD>
<TD >137</TD>
<TD >138</TD>
<TD >137</TD>
<TD >137</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_timing_adapter_frame_status_out_crc_checker</TD>
<TD >73</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_timing_adapter_frame_status_out_frame_decoder</TD>
<TD >73</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_crc_checker</TD>
<TD >111</TD>
<TD >2</TD>
<TD >30</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_frame_decoder</TD>
<TD >115</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >192</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_frame_status_splitter</TD>
<TD >90</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >143</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_timing_adapter_frame_status_in</TD>
<TD >74</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_pkt_backpressure_control</TD>
<TD >143</TD>
<TD >34</TD>
<TD >31</TD>
<TD >34</TD>
<TD >103</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_lane_decoder</TD>
<TD >110</TD>
<TD >31</TD>
<TD >32</TD>
<TD >31</TD>
<TD >103</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_link_fault_detection</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_timing_adapter_link_fault_detection</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_timing_adapter_lane_decoder</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_splitter_xgmii</TD>
<TD >98</TD>
<TD >21</TD>
<TD >2</TD>
<TD >21</TD>
<TD >147</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_st_timing_adapter_interface_conversion</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_register_map</TD>
<TD >44</TD>
<TD >40</TD>
<TD >2</TD>
<TD >40</TD>
<TD >0</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_eth_default_slave</TD>
<TD >37</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|rx_bridge</TD>
<TD >92</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_link_fault_generation</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_st_timing_adapter_splitter_out_0</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_st_splitter_xgmii</TD>
<TD >98</TD>
<TD >22</TD>
<TD >2</TD>
<TD >22</TD>
<TD >74</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_st_timing_adapter_splitter_in</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_xgmii_termination</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_packet_formatter</TD>
<TD >141</TD>
<TD >65</TD>
<TD >0</TD>
<TD >65</TD>
<TD >79</TD>
<TD >65</TD>
<TD >65</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_st_pipeline_stage_rs|core</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_st_pipeline_stage_rs</TD>
<TD >77</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >74</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_crc_inserter</TD>
<TD >112</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_address_inserter</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_st_mux_flow_control_user_frame|outpipe</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_st_mux_flow_control_user_frame</TD>
<TD >147</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_st_pause_ctrl_error_adapter</TD>
<TD >74</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_pause_ctrl_gen</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_pause_beat_conversion</TD>
<TD >21</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_pkt_backpressure_control</TD>
<TD >144</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_pad_inserter</TD>
<TD >111</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_packet_underflow_control</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_register_map</TD>
<TD >44</TD>
<TD >40</TD>
<TD >2</TD>
<TD >40</TD>
<TD >0</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_eth_default_slave</TD>
<TD >37</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|tx_bridge</TD>
<TD >92</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst|merlin_master_translator</TD>
<TD >97</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >91</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst|eth_10gmac_inst</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gmac_inst</TD>
<TD >199</TD>
<TD >47</TD>
<TD >0</TD>
<TD >47</TD>
<TD >149</TD>
<TD >47</TD>
<TD >47</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_10g_mac_inst</TD>
<TD >78</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >79</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_top_inst|Eth_10g_send_to_10gmac_inst|arp_send_to_10gmac_inst</TD>
<TD >181</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >74</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_top_inst|Eth_10g_send_to_10gmac_inst|udp_send_to_10gmac_inst</TD>
<TD >260</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >75</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_top_inst|Eth_10g_send_to_10gmac_inst</TD>
<TD >261</TD>
<TD >112</TD>
<TD >0</TD>
<TD >112</TD>
<TD >75</TD>
<TD >112</TD>
<TD >112</TD>
<TD >112</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_top_inst|Eth_10g_receive_from_10gmac_inst</TD>
<TD >190</TD>
<TD >112</TD>
<TD >3</TD>
<TD >112</TD>
<TD >132</TD>
<TD >112</TD>
<TD >112</TD>
<TD >112</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst|Eth_top_inst</TD>
<TD >160</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >142</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >Eth_10g_top_inst</TD>
<TD >85</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe18</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe15</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rs_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rs_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|fifo_ram</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst|dcfifo_component|auto_generated</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_fifo_inst</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx_src_inst</TD>
<TD >70</TD>
<TD >16</TD>
<TD >1</TD>
<TD >16</TD>
<TD >82</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SPI_LMK04906_Config_inst</TD>
<TD >6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >3</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_inst|pll_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
