Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date             : Thu Mar  2 19:16:50 2023
| Host             : eric-pc running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file ./23Mar02_power.rpt
| Design           : top_wrapper
| Device           : xcvu19p-fsva3824-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.994        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.174        |
| Device Static (W)        | 5.820        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 97.4         |
| Junction Temperature (C) | 27.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        7 |       --- |             --- |
| CLB Logic                |     0.004 |     3367 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1103 |   4085760 |            0.03 |
|   LUT as Distributed RAM |     0.001 |       64 |    956160 |           <0.01 |
|   LUT as Shift Register  |    <0.001 |       82 |    956160 |           <0.01 |
|   Register               |    <0.001 |     1088 |   8171520 |            0.01 |
|   CARRY8                 |    <0.001 |       23 |    510720 |           <0.01 |
|   Others                 |    <0.001 |      516 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      108 |   4085760 |           <0.01 |
| Signals                  |     0.015 |     6879 |       --- |             --- |
| Block RAM                |     0.044 |      128 |      2160 |            5.93 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| I/O                      |     0.002 |        3 |      2072 |            0.14 |
| Static Power             |     5.820 |          |           |                 |
| Total                    |     5.994 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     2.816 |       0.087 |      2.729 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.281 |       0.000 |      0.281 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     1.611 |       0.054 |      1.557 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.217 |       0.001 |      0.216 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------+-----------------------------------------------+-----------------+
| Clock                                                 | Domain                                        | Constraint (ns) |
+-------------------------------------------------------+-----------------------------------------------+-----------------+
| CLK_clk_p                                             | CLK_clk_p                                     |            10.0 |
| clk_out1_top_clk_wiz_1_0                              | top_i/clk_wiz_1/inst/clk_out1_top_clk_wiz_1_0 |            10.0 |
| top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | top_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK            |            33.3 |
| top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0    |            66.7 |
+-------------------------------------------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| top_wrapper                   |     0.174 |
|   top_i                       |     0.174 |
|     clk_wiz_1                 |     0.100 |
|       inst                    |     0.100 |
|     mdm_1                     |     0.001 |
|       U0                      |     0.001 |
|     microblaze_0              |     0.026 |
|       U0                      |     0.026 |
|     microblaze_0_local_memory |     0.046 |
|       lmb_bram                |     0.046 |
+-------------------------------+-----------+


