# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Carry_testbench_func_impl.v" \
"../../../../../Carry_adder 8.srcs/sim_1/new/Carry_testbench.v" \

# Do not sort compile order
nosort
