module Procesador(input logic clk, reset)
						
	logic [31:0] PC, Instr, ReadData, ReadRamData;
	
	logic [31:0]  WriteData, DataAdr;
	logic [15:0]  address;
	logic MemWrite;

	 arm arm(clk, reset, PC, Instr, MemWrite, DataAdr,
					WriteData, ReadData);
					
				
	 imem imem(PC, Instr);
	
	 dmem dmem(clk, MemWrite, DataAdr, WriteData, ReadData);
endmodule
