
*** Running vivado
    with args -log TestInborad.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TestInborad.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TestInborad.tcl -notrace
Command: synth_design -top TestInborad -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 889.766 ; gain = 235.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TestInborad' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Sorting_Lcd_Module.v:3]
INFO: [Synth 8-6157] synthesizing module 'Sorting_16' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Sorting_Module.v:3]
INFO: [Synth 8-6157] synthesizing module 'Bitonic_Sequence_4' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Bitonic_Sequence_Module.v:3]
INFO: [Synth 8-6157] synthesizing module 'Swap' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Swap_Module.v:3]
INFO: [Synth 8-6157] synthesizing module 'Comparator_32bit' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Comparator_Module.v:153]
INFO: [Synth 8-6157] synthesizing module 'Comparator_16bit' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Comparator_Module.v:59]
INFO: [Synth 8-6157] synthesizing module 'Comparator_4bit' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Comparator_Module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Comparator_4bit' (1#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Comparator_Module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Comparator_16bit' (2#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Comparator_Module.v:59]
INFO: [Synth 8-6157] synthesizing module 'Comparator_2bit' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Comparator_Module.v:111]
INFO: [Synth 8-6155] done synthesizing module 'Comparator_2bit' (3#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Comparator_Module.v:111]
INFO: [Synth 8-6155] done synthesizing module 'Comparator_32bit' (4#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Comparator_Module.v:153]
INFO: [Synth 8-6157] synthesizing module 'And_1bit' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Logic_Module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'And_1bit' (5#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Logic_Module.v:3]
INFO: [Synth 8-6157] synthesizing module 'And_32bit' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Logic_Module.v:43]
INFO: [Synth 8-6155] done synthesizing module 'And_32bit' (6#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Logic_Module.v:43]
INFO: [Synth 8-6157] synthesizing module 'Or_3_32bit' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Logic_Module.v:84]
INFO: [Synth 8-6155] done synthesizing module 'Or_3_32bit' (7#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Logic_Module.v:84]
INFO: [Synth 8-6155] done synthesizing module 'Swap' (8#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Swap_Module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Bitonic_Sequence_4' (9#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Bitonic_Sequence_Module.v:3]
INFO: [Synth 8-6157] synthesizing module 'Bitonic_Sequence_8' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Bitonic_Sequence_Module.v:66]
INFO: [Synth 8-6157] synthesizing module 'ascendingSort_4' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/ascendingSort_Module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ascendingSort_4' (10#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/ascendingSort_Module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Bitonic_Sequence_8' (11#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Bitonic_Sequence_Module.v:66]
INFO: [Synth 8-6157] synthesizing module 'Bitonic_Sequence_16' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Bitonic_Sequence_Module.v:117]
INFO: [Synth 8-6157] synthesizing module 'ascendingSort_8' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/ascendingSort_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ascendingSort_8' (12#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/ascendingSort_Module.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Bitonic_Sequence_16' (13#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Bitonic_Sequence_Module.v:117]
INFO: [Synth 8-6157] synthesizing module 'ascendingSort_16' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/ascendingSort_Module.v:100]
INFO: [Synth 8-6155] done synthesizing module 'ascendingSort_16' (14#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/ascendingSort_Module.v:100]
INFO: [Synth 8-6155] done synthesizing module 'Sorting_16' (15#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Sorting_Module.v:3]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.runs/synth_1/.Xil/Vivado-18480-BEAKCOo/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (16#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.runs/synth_1/.Xil/Vivado-18480-BEAKCOo/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TestInborad' (17#1) [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/sources_1/new/Sorting_Lcd_Module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 962.988 ; gain = 308.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 962.988 ; gain = 308.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 962.988 ; gain = 308.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 962.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/constrs_1/new/Sorting_Lcd_cons.xdc]
Finished Parsing XDC File [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/constrs_1/new/Sorting_Lcd_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.srcs/constrs_1/new/Sorting_Lcd_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TestInborad_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TestInborad_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1161.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1161.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.125 ; gain = 506.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.125 ; gain = 506.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1161.125 ; gain = 506.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1161.125 ; gain = 506.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3360  
+---Registers : 
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	                1 Bit    Registers := 1     
+---Muxes : 
	  33 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TestInborad 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	                1 Bit    Registers := 1     
+---Muxes : 
	  33 Input      1 Bit        Muxes := 1     
Module Comparator_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Comparator_2bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'display_name_reg[4]' (FD) to 'display_name_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[5]' (FD) to 'display_name_reg[22]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[6]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[7]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[8]' (FD) to 'display_name_reg[13]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[9]' (FD) to 'display_name_reg[11]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[10]' (FD) to 'display_name_reg[14]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[12]' (FD) to 'display_name_reg[18]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[14]' (FD) to 'display_name_reg[16]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[15]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[18]' (FD) to 'display_name_reg[24]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[20]' (FD) to 'display_name_reg[26]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[21]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[23]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[24]' (FD) to 'display_name_reg[30]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[28]' (FD) to 'display_name_reg[32]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[29]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[31]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[32]' (FD) to 'display_name_reg[33]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[33]' (FD) to 'display_name_reg[34]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[34]' (FD) to 'display_name_reg[35]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[35]' (FD) to 'display_name_reg[38]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[36]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[37] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1178.934 ; gain = 524.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1208.914 ; gain = 554.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1225.582 ; gain = 571.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'display_name_reg[22]' (FD) to 'display_valid_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2060.727 ; gain = 1406.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 2060.727 ; gain = 1406.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 2060.727 ; gain = 1406.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 2060.727 ; gain = 1406.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 2060.727 ; gain = 1406.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2060.727 ; gain = 1406.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2060.727 ; gain = 1406.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |LUT1       |     1|
|4     |LUT2       |    74|
|5     |LUT3       |   484|
|6     |LUT4       |  2016|
|7     |LUT5       |  2540|
|8     |LUT6       |  7755|
|9     |MUXF7      |   246|
|10    |MUXF8      |   123|
|11    |FDRE       |   559|
|12    |IBUF       |     6|
|13    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+----------+-------------------+------+
|      |Instance  |Module             |Cells |
+------+----------+-------------------+------+
|1     |top       |                   | 13860|
|2     |  bitsort |Sorting_16         | 12982|
|3     |    u2    |Bitonic_Sequence_8 | 12982|
|4     |      u1  |ascendingSort_4    |  5999|
|5     |      u2  |ascendingSort_4_0  |  1508|
|6     |      u3  |ascendingSort_4_1  |  1656|
|7     |      u4  |ascendingSort_4_2  |  3819|
+------+----------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2060.727 ; gain = 1406.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 2060.727 ; gain = 1208.023
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2060.727 ; gain = 1406.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 2060.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2060.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 2060.727 ; gain = 1750.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2060.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MyProgramme/Vivado/Sorting_Module/Sorting_Module.runs/synth_1/TestInborad.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TestInborad_utilization_synth.rpt -pb TestInborad_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 10:01:43 2021...
