
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.520 ; gain = 5.938 ; free physical = 387974 ; free virtual = 796706
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2600.711 ; gain = 0.000 ; free physical = 389057 ; free virtual = 797789
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2666.547 ; gain = 0.000 ; free physical = 387960 ; free virtual = 796694
Restored from archive | CPU: 0.110000 secs | Memory: 1.444702 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2666.547 ; gain = 0.000 ; free physical = 387953 ; free virtual = 796687
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.547 ; gain = 0.000 ; free physical = 387659 ; free virtual = 796393
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.547 ; gain = 75.902 ; free physical = 387752 ; free virtual = 796487
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2751.391 ; gain = 84.844 ; free physical = 387916 ; free virtual = 796650

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: eca1a129

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2824.203 ; gain = 72.812 ; free physical = 387878 ; free virtual = 796612

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/controller_inst/ALUConE_reg/q[24]_i_1__7 into driver instance design_1_i/rv_pl_0/inst/controller_inst/ALUConE_reg/q[24]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry__0_i_2 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry__0_i_9, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry__4_i_4 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry__4_i_9, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry_i_4 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry_i_11, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__0_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__0_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__0_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__0_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_8 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_8 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__4_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__4_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__4_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__4_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__5_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__5_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__5_i_8 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__5_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__1_i_8 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__1_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__3_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__3_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__4_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__4_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__5_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__5_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__5_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__5_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/rdWflop/i__carry__6_i_4 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/rdWflop/i__carry__6_i_8, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 30 inverter(s) to 1184 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 121be8635

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3112.309 ; gain = 56.027 ; free physical = 388002 ; free virtual = 796737
INFO: [Opt 31-389] Phase Retarget created 58 cells and removed 162 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: cbbb786d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3112.309 ; gain = 56.027 ; free physical = 388084 ; free virtual = 796818
INFO: [Opt 31-389] Phase Constant propagation created 233 cells and removed 534 cells
INFO: [Opt 31-1021] In phase Constant propagation, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9f47627d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.309 ; gain = 56.027 ; free physical = 387544 ; free virtual = 796279
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2003 cells
INFO: [Opt 31-1021] In phase Sweep, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9f47627d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.309 ; gain = 56.027 ; free physical = 387786 ; free virtual = 796521
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9f47627d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.309 ; gain = 56.027 ; free physical = 387860 ; free virtual = 796595
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9f47627d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.309 ; gain = 56.027 ; free physical = 387624 ; free virtual = 796359
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              58  |             162  |                                             81  |
|  Constant propagation         |             233  |             534  |                                            108  |
|  Sweep                        |               0  |            2003  |                                            135  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             81  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.309 ; gain = 0.000 ; free physical = 387824 ; free virtual = 796559
Ending Logic Optimization Task | Checksum: 1cd7907cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.309 ; gain = 56.027 ; free physical = 387794 ; free virtual = 796529

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1646a5df8

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3505.695 ; gain = 0.000 ; free physical = 387394 ; free virtual = 796129
Ending Power Optimization Task | Checksum: 1646a5df8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3505.695 ; gain = 393.387 ; free physical = 387283 ; free virtual = 796018

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1efd76b2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3505.695 ; gain = 0.000 ; free physical = 387520 ; free virtual = 796256
Ending Final Cleanup Task | Checksum: 1efd76b2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3505.695 ; gain = 0.000 ; free physical = 387711 ; free virtual = 796447

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.695 ; gain = 0.000 ; free physical = 387697 ; free virtual = 796433
Ending Netlist Obfuscation Task | Checksum: 1efd76b2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.695 ; gain = 0.000 ; free physical = 387681 ; free virtual = 796417
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3505.695 ; gain = 839.148 ; free physical = 387618 ; free virtual = 796353
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3505.695 ; gain = 0.000 ; free physical = 387504 ; free virtual = 796243
INFO: [Common 17-1381] The checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387604 ; free virtual = 796347
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ba297be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387627 ; free virtual = 796370
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387615 ; free virtual = 796357

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: de75d8c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387761 ; free virtual = 796504

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 238fabdd1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387697 ; free virtual = 796440

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 238fabdd1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387696 ; free virtual = 796439
Phase 1 Placer Initialization | Checksum: 238fabdd1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387703 ; free virtual = 796446

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 29d94f83b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387611 ; free virtual = 796354

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2877e6697

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387440 ; free virtual = 796183

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2877e6697

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387570 ; free virtual = 796313

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 604 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 242 nets or LUTs. Breaked 0 LUT, combined 242 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388033 ; free virtual = 796777

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            242  |                   242  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            242  |                   242  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 6cd4f08a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388028 ; free virtual = 796772
Phase 2.4 Global Placement Core | Checksum: cf00bef3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387779 ; free virtual = 796522
Phase 2 Global Placement | Checksum: cf00bef3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387832 ; free virtual = 796576

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: efe17c94

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387999 ; free virtual = 796743

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1c664ee

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388131 ; free virtual = 796876

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae72f0ba

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388131 ; free virtual = 796876

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 193c1332d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387904 ; free virtual = 796648

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ff720e18

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387927 ; free virtual = 796671

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ac463b10

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387845 ; free virtual = 796590

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1357878a9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387932 ; free virtual = 796677
Phase 3 Detail Placement | Checksum: 1357878a9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387794 ; free virtual = 796538

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1ef4bd4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.621 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bd3a94fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388083 ; free virtual = 796828
INFO: [Place 46-33] Processed net design_1_i/rv_pl_0/inst/RF/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18b7dc8ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387952 ; free virtual = 796697
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b1ef4bd4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388045 ; free virtual = 796790

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.621. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15287c408

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387995 ; free virtual = 796740

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388011 ; free virtual = 796756
Phase 4.1 Post Commit Optimization | Checksum: 15287c408

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388119 ; free virtual = 796864

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15287c408

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388174 ; free virtual = 796919

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15287c408

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388013 ; free virtual = 796758
Phase 4.3 Placer Reporting | Checksum: 15287c408

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387910 ; free virtual = 796656

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387837 ; free virtual = 796582

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387836 ; free virtual = 796581
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20e2c3352

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387888 ; free virtual = 796633
Ending Placer Task | Checksum: 192ed64c7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387679 ; free virtual = 796424
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387841 ; free virtual = 796586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388144 ; free virtual = 796916
INFO: [Common 17-1381] The checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388097 ; free virtual = 796851
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388240 ; free virtual = 796994
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388177 ; free virtual = 796949
INFO: [Common 17-1381] The checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a8e98a44 ConstDB: 0 ShapeSum: ea03da83 RouteDB: 0
Post Restoration Checksum: NetGraph: 9a0da443 NumContArr: bb24118e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15531b5d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388037 ; free virtual = 796792

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15531b5d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388046 ; free virtual = 796801

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15531b5d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 388061 ; free virtual = 796816

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15531b5d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3529.707 ; gain = 0.000 ; free physical = 387921 ; free virtual = 796677
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b8addac2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3558.469 ; gain = 28.762 ; free physical = 388095 ; free virtual = 796851
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.043  | TNS=0.000  | WHS=-0.358 | THS=-496.078|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14288
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14288
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13c63a9bd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3558.469 ; gain = 28.762 ; free physical = 387852 ; free virtual = 796608

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13c63a9bd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3558.469 ; gain = 28.762 ; free physical = 387904 ; free virtual = 796660
Phase 3 Initial Routing | Checksum: 1bb6ba4c8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387636 ; free virtual = 796392

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2074
 Number of Nodes with overlaps = 371
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.506  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d1f163f8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387180 ; free virtual = 795938

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.506  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dcb606ab

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387065 ; free virtual = 795823
Phase 4 Rip-up And Reroute | Checksum: 1dcb606ab

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387164 ; free virtual = 795921

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10a73420b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387302 ; free virtual = 796059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.537  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10a73420b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387064 ; free virtual = 795822

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10a73420b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387153 ; free virtual = 795910
Phase 5 Delay and Skew Optimization | Checksum: 10a73420b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387212 ; free virtual = 795970

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 108c1e1cb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387251 ; free virtual = 796009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.537  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 103db5afb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 386900 ; free virtual = 795657
Phase 6 Post Hold Fix | Checksum: 103db5afb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 386970 ; free virtual = 795728

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.7157 %
  Global Horizontal Routing Utilization  = 3.45242 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f8d27f60

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 387006 ; free virtual = 795764

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f8d27f60

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3590.484 ; gain = 60.777 ; free physical = 386996 ; free virtual = 795753

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f6658651

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3638.508 ; gain = 108.801 ; free physical = 386590 ; free virtual = 795349

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.537  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f6658651

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3638.508 ; gain = 108.801 ; free physical = 387011 ; free virtual = 795769
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3638.508 ; gain = 108.801 ; free physical = 387007 ; free virtual = 795765

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3638.508 ; gain = 108.801 ; free physical = 387007 ; free virtual = 795765
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3638.508 ; gain = 0.000 ; free physical = 387298 ; free virtual = 796088
INFO: [Common 17-1381] The checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
144 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 06:32:56 2026...
