// Seed: 3435047063
module module_0 (
    input wire id_0,
    output wire id_1
    , id_7,
    output supply1 id_2,
    output tri id_3,
    output tri module_0,
    input supply0 id_5
);
  assign id_4 = id_5;
  assign id_7[-1] = 1 | id_5;
endmodule
module module_1 (
    output supply0 id_0,
    inout logic id_1,
    input tri0 id_2
);
  always id_1 = @(id_1) id_1;
  wire id_4;
  always @(posedge id_4) begin : LABEL_0
    id_1 <= -1'd0;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
  wire id_5;
endmodule
