# //  ModelSim SE-64 10.5b May 20 2016Linux 3.10.0-1160.76.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim mouse_tb_behav_cfg -lib work -L TSMCLib -do "/data/public/common/software/opprog/do_files/init_simulator.do" 
# Start time: 11:25:34 on Dec 20,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mouse_tb_behav_cfg#1
# Loading work.mouse_tb(behav)#1
# Loading work.mouse_behav_cfg#1
# Loading work.mouse(behav)#1
# Loading work.counter25mhz_behav_cfg#1
# Loading work.counter25mhz(behav)#1
# Loading work.edge_detector_behav_cfg#1
# Loading work.edge_detector(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
# Loading work.sendfsm_behav_cfg#1
# Loading work.sendfsm(behav)#1
# Loading work.mux_behav_cfg#1
# Loading work.mux(behav)#1
# Loading work.timebase_behav_cfg#1
# Loading work.timebase(behav)#1
# Loading work.main_fsm_behav_cfg#1
# Loading work.main_fsm(behav)#1
# Loading work.flipflop_behav_cfg#1
# Loading work.flipflop(behav)#1
# Loading work.shiftregister_11bit_behav_cfg#1
# Loading work.shiftregister_11bit(behav)#1
# do /data/public/common/software/opprog/do_files/init_simulator.do
run
add wave -position insertpoint sim:/mouse_tb/test/mx/*
add wave -position insertpoint sim:/mouse_tb/test/sr/*
add wave -position insertpoint  \
sim:/mouse_tb/test/sfsm/state
add wave -position insertpoint  \
sim:/mouse_tb/test/sfsm/datamux
add wave -position insertpoint  \
sim:/mouse_tb/test/sfsm/datatoreg
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# End time: 11:28:11 on Dec 20,2022, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim mouse_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 11:28:12 on Dec 20,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-1512) Configuration "config" requires native code of architecture "work.flipflop(behav)".
# ** Error: (vopt-7) Failed to open asm file "/home/ghpdohmen/epo3/epo3/gwtf/work/flipflop/behav.asm64" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: VHDL/flipflop_behav_cfg.vhd(4): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 7.
# Error loading design
# End time: 11:28:14 on Dec 20,2022, Elapsed time: 0:00:02
# Errors: 4, Warnings: 0
vsim -novopt work.mouse_tb
# vsim -novopt work.mouse_tb 
# Start time: 11:28:22 on Dec 20,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/ghpdohmen/epo3/epo3/gwtf/work.mouse_tb(behav)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mouse_tb(behav)
# Loading work.mouse(behav)
# Loading work.counter25mhz(synthesised)
# ** Warning: (vsim-3473) Component instance "g213 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g216 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_7 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_6 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g219 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g221 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_5 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g222 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g224 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g225 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_4 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g227 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_3 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g228 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g230 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_2 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_1 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g231 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g233 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g234 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g239 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g236 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g237 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g240 : nd2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g250 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g241 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g242 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g246 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g243 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g244 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g248 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g247 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g245 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g2 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g264 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g265 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g266 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs267 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs273 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs279 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs285 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_8 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_9 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_10 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_11 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# Loading work.edge_detector(synthesised)
# ** Warning: (vsim-3473) Component instance "g12 : an2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg2_reg : dfd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg1_reg : dfqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# Refreshing /home/ghpdohmen/epo3/epo3/gwtf/work.shiftregister_9bit(behav)
# Loading ieee.numeric_std(body)
# Loading work.shiftregister_9bit(behav)
# Loading work.sendfsm(behav)
# Loading work.mux(synthesised)
# ** Warning: (vsim-3473) Component instance "g21 : nd2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : nd2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g23 : ind2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# Loading work.timebase(behav)
# Loading work.main_fsm(behav)
# Loading work.flipflop(synthesised)
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# Loading work.shiftregister_11bit(synthesised)
# ** Warning: (vsim-3473) Component instance "g4 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_10 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g6 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_9 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g8 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_8 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g10 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_7 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_6 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g14 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_5 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g16 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_4 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g18 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_3 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g20 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_2 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_1 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g24 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g25 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/ed/edges, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/test/output_edgedet.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mx/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop1/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop2/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop3/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop4/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop5/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop6/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop7/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop8/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop9/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop10/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop11/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
add wave -position insertpoint sim:/mouse_tb/*
run
add wave -position insertpoint sim:/mouse_tb/test/mx/*
add wave -position insertpoint  \
sim:/mouse_tb/test/sfsm/state
add wave -position insertpoint  \
sim:/mouse_tb/test/sfsm/datamux
add wave -position insertpoint  \
sim:/mouse_tb/test/sfsm/regrst
add wave -position insertpoint  \
sim:/mouse_tb/test/sfsm/datatoreg
add wave -position insertpoint sim:/mouse_tb/test/sr/*
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Warning: (vsim-3473) Component instance "g213 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g216 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_7 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_6 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g219 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g221 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_5 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g222 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g224 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g225 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_4 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g227 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_3 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g228 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g230 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_2 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_1 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g231 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g233 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g234 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g239 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g236 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g237 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g240 : nd2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g250 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g241 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g242 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g246 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g243 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g244 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g248 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g247 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g245 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g2 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g264 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g265 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g266 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs267 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs273 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs279 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs285 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_8 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_9 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_10 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_11 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : an2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg2_reg : dfd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg1_reg : dfqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g21 : nd2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : nd2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g23 : ind2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g4 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_10 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g6 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_9 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g8 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_8 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g10 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_7 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_6 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g14 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_5 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g16 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_4 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g18 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_3 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g20 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_2 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_1 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g24 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g25 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/ed/edges, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/test/output_edgedet.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mx/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop1/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop2/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop3/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop4/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop5/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop6/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop7/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop8/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop9/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop10/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop11/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
run
run
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Warning: (vsim-3473) Component instance "g213 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g216 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_7 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_6 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g219 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g221 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_5 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g222 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g224 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g225 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_4 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g227 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_3 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g228 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g230 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_2 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_1 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g231 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g233 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g234 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g239 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g236 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g237 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g240 : nd2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g250 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g241 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g242 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g246 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g243 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g244 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g248 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g247 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g245 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g2 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g264 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g265 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g266 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs267 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs273 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs279 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs285 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_8 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_9 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_10 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_11 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : an2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg2_reg : dfd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg1_reg : dfqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g21 : nd2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : nd2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g23 : ind2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g4 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_10 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g6 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_9 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g8 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_8 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g10 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_7 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_6 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g14 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_5 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g16 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_4 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g18 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_3 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g20 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_2 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_1 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g24 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g25 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/ed/edges, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/test/output_edgedet.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mx/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop1/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop2/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop3/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop4/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop5/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop6/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop7/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop8/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop9/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop10/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop11/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
run
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/mouse_tb/test/mfsm/state
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Warning: (vsim-3473) Component instance "g213 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g216 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_7 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_6 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g219 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g221 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_5 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g222 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g224 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g225 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_4 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g227 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_3 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g228 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g230 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_2 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_1 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g231 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g233 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g234 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g239 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g236 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g237 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g240 : nd2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g250 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g241 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g242 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g246 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g243 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g244 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g248 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g247 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g245 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g2 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g264 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g265 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g266 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs267 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs273 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs279 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs285 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_8 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_9 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_10 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_11 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : an2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg2_reg : dfd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg1_reg : dfqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g21 : nd2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : nd2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g23 : ind2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g4 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_10 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g6 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_9 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g8 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_8 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g10 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_7 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_6 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g14 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_5 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g16 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_4 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g18 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_3 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g20 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_2 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_1 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g24 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g25 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/ed/edges, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/test/output_edgedet.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mx/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop1/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop2/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop3/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop4/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop5/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop6/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop7/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop8/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop9/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop10/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop11/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
run
add wave -position insertpoint sim:/mouse_tb/test/tb/*
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Warning: (vsim-3473) Component instance "g213 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g216 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_7 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_6 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g219 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g221 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_5 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g222 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g224 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g225 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_4 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g227 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_3 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g228 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g230 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_2 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_1 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g231 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g233 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g234 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g239 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g236 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g237 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g240 : nd2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g250 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g241 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g242 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g246 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g243 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g244 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g248 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g247 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g245 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g2 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g264 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g265 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g266 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs267 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs273 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs279 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs285 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_8 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_9 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_10 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_11 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : an2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg2_reg : dfd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg1_reg : dfqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g21 : nd2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : nd2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g23 : ind2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g4 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_10 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g6 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_9 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g8 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_8 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g10 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_7 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_6 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g14 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_5 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g16 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_4 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g18 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_3 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g20 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_2 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_1 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g24 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g25 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/ed/edges, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/test/output_edgedet.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mx/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop1/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop2/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop3/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop4/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop5/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop6/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop7/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop8/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop9/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop10/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop11/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
run
add wave -position insertpoint sim:/mouse_tb/test/ed/*
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Warning: (vsim-3473) Component instance "g213 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g216 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_7 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_6 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g219 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g221 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_5 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g222 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g224 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g225 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_4 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g227 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_3 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g228 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g230 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_2 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_1 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g231 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g233 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g234 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g239 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g236 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g237 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g240 : nd2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g250 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g241 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g242 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g246 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g243 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g244 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g248 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g247 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g245 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g2 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g264 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g265 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g266 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs267 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs273 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs279 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs285 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_8 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_9 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_10 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_11 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : an2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg2_reg : dfd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg1_reg : dfqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g21 : nd2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : nd2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g23 : ind2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g4 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_10 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g6 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_9 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g8 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_8 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g10 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_7 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_6 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g14 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_5 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g16 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_4 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g18 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_3 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g20 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_2 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_1 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g24 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g25 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/ed/edges, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/test/output_edgedet.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mx/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop1/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop2/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop3/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop4/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop5/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop6/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop7/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop8/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop9/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop10/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop11/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
run -continue
run
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Warning: (vsim-3473) Component instance "g213 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g216 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_7 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_6 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g219 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g221 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_5 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g222 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g224 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g225 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_4 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g227 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_3 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g228 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g230 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_2 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_1 : dfkcnqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g231 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g233 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g234 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g239 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g236 : moai22d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g237 : ind2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g240 : nd2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g250 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g241 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g242 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g246 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g243 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g244 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g248 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g247 : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g245 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g2 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g264 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g265 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g266 : xnr2d1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs267 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs273 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs279 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs285 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_8 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_9 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_10 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "count_reg_11 : dfkcnd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/cnt File: VHDL/counter25mhz_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : an2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg2_reg : dfd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "reg1_reg : dfqd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/ed File: VHDL/edge_detector_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g21 : nd2d4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : nd2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g23 : ind2d0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/mx File: VHDL/mux_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop1 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop2 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop3 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop4 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop5 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop6 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop7 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop8 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop9 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop10 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "q_reg : edfqd0bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "drc_bufs : buffd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/flipflop11 File: VHDL/flipflop_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g4 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_10 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g6 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_9 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g8 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_8 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g10 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_7 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g12 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_6 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g14 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_5 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g16 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_4 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g18 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_3 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g20 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_2 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g22 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_1 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g24 : invd4bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "data_out_reg_0 : dfkcnd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-3473) Component instance "g25 : invd1bwp7t" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /mouse_tb/test/sr11 File: VHDL/shiftregister_11bit_SYN.vhd
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/cnt/count_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/ed/edges, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/test/output_edgedet.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mx/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop1/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop2/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop3/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop4/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop5/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop6/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop7/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop8/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop9/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop10/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/flipflop11/q, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /mouse_tb/test/sr11/data_out(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousex(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousex(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(4).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(3).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/buttons(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/buttons(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(2).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(1).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/mousey(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/mousey(0).
# ** Warning: (vsim-8684) No drivers exist on out port /mouse_tb/test/dataswitch, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /mouse_tb/dataswitch.
run
# End time: 11:34:56 on Dec 20,2022, Elapsed time: 0:06:34
# Errors: 0, Warnings: 1023
# reading modelsim.ini
# vsim mouse_tb_behav_cfg -lib work -L TSMCLib 
# Start time: 11:34:56 on Dec 20,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mouse_tb_behav_cfg#1
# Loading work.mouse_tb(behav)#1
# Loading work.mouse_behav_cfg#1
# Loading work.mouse(behav)#1
# Loading work.counter25mhz_behav_cfg#1
# Loading work.counter25mhz(behav)#1
# Loading work.edge_detector_behav_cfg#1
# Loading work.edge_detector(behav)#1
# Loading work.shiftregister_9bit_behav_cfg#1
# Loading work.shiftregister_9bit(behav)#1
# Loading work.sendfsm_behav_cfg#1
# Loading work.sendfsm(behav)#1
# Loading work.mux_behav_cfg#1
# Loading work.mux(behav)#1
# Loading work.timebase_behav_cfg#1
# Loading work.timebase(behav)#1
# Loading work.main_fsm_behav_cfg#1
# Loading work.main_fsm(behav)#1
# Loading work.flipflop_behav_cfg#1
# Loading work.flipflop(behav)#1
# Loading work.shiftregister_11bit_behav_cfg#1
# Loading work.shiftregister_11bit(behav)#1
run
