Analysis & Synthesis report for Proyecto
Fri Feb 02 16:05:39 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Proyecto|mssfinal:inst29|y
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Signal Tap Logic Analyzer Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Connections to In-System Debugging Instance "auto_signaltap_0"
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Feb 02 16:05:39 2024       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Proyecto                                    ;
; Top-level Entity Name           ; Proyecto                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2515                                        ;
; Total pins                      ; 89                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 11,264                                      ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Proyecto           ; Proyecto           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; ANTIREBOTE.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/ANTIREBOTE.vhd                                                     ;             ;
; multiplicador.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/multiplicador.vhd                                                  ;             ;
; CLOCK_DIV_50.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_50.vhd                                                   ;             ;
; contador_up.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/contador_up.vhd                                                    ;             ;
; RAM.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RAM.vhd                                                            ;             ;
; sumador8.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/sumador8.vhd                                                       ;             ;
; Proyecto.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Proyecto.bdf                                                       ;             ;
; Comparador_16Bits.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Comparador_16Bits.vhd                                              ;             ;
; Reg_sost.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Reg_sost.vhd                                                       ;             ;
; concatenacion.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/concatenacion.vhd                                                  ;             ;
; BCD_to_7Seg.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/BCD_to_7Seg.vhd                                                    ;             ;
; mssfinal.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/mssfinal.vhd                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                  ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                ;             ;
; db/altsyncram_6c84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/altsyncram_6c84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                             ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                     ;             ;
; db/cntr_d9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_d9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                 ; altera_sld  ;
; db/ip/sld94cb748c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1488                          ;
;                                             ;                               ;
; Combinational ALUT usage for logic          ; 951                           ;
;     -- 7 input functions                    ; 1                             ;
;     -- 6 input functions                    ; 442                           ;
;     -- 5 input functions                    ; 146                           ;
;     -- 4 input functions                    ; 96                            ;
;     -- <=3 input functions                  ; 266                           ;
;                                             ;                               ;
; Dedicated logic registers                   ; 2515                          ;
;                                             ;                               ;
; I/O pins                                    ; 89                            ;
; Total MLAB memory bits                      ; 0                             ;
; Total block memory bits                     ; 11264                         ;
;                                             ;                               ;
; Total DSP Blocks                            ; 3                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; CLOCK_DIV_50:inst4|CLOCK_10Hz ;
; Maximum fan-out                             ; 1950                          ;
; Total fan-out                               ; 14730                         ;
; Average fan-out                             ; 3.93                          ;
+---------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Proyecto                                                                                                                               ; 951 (5)             ; 2515 (0)                  ; 11264             ; 3          ; 89   ; 0            ; |Proyecto                                                                                                                                                                                                                                                                                                                                            ; Proyecto                          ; work         ;
;    |ANTIREBOTE:inst38|                                                                                                                  ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|ANTIREBOTE:inst38                                                                                                                                                                                                                                                                                                                          ; ANTIREBOTE                        ; work         ;
;    |BCD_to_7Seg:inst50|                                                                                                                 ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|BCD_to_7Seg:inst50                                                                                                                                                                                                                                                                                                                         ; BCD_to_7Seg                       ; work         ;
;    |BCD_to_7Seg:inst51|                                                                                                                 ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|BCD_to_7Seg:inst51                                                                                                                                                                                                                                                                                                                         ; BCD_to_7Seg                       ; work         ;
;    |BCD_to_7Seg:inst52|                                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|BCD_to_7Seg:inst52                                                                                                                                                                                                                                                                                                                         ; BCD_to_7Seg                       ; work         ;
;    |CLOCK_DIV_50:inst4|                                                                                                                 ; 31 (31)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|CLOCK_DIV_50:inst4                                                                                                                                                                                                                                                                                                                         ; CLOCK_DIV_50                      ; work         ;
;    |Comparador_16Bits:inst44|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|Comparador_16Bits:inst44                                                                                                                                                                                                                                                                                                                   ; Comparador_16Bits                 ; work         ;
;    |Comparador_16Bits:inst45|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|Comparador_16Bits:inst45                                                                                                                                                                                                                                                                                                                   ; Comparador_16Bits                 ; work         ;
;    |Reg_sost:inst18|                                                                                                                    ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|Reg_sost:inst18                                                                                                                                                                                                                                                                                                                            ; Reg_sost                          ; work         ;
;    |Reg_sost:inst26|                                                                                                                    ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|Reg_sost:inst26                                                                                                                                                                                                                                                                                                                            ; Reg_sost                          ; work         ;
;    |Reg_sost:inst28|                                                                                                                    ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|Reg_sost:inst28                                                                                                                                                                                                                                                                                                                            ; Reg_sost                          ; work         ;
;    |contador_up:inst27|                                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|contador_up:inst27                                                                                                                                                                                                                                                                                                                         ; contador_up                       ; work         ;
;    |contador_up:inst35|                                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|contador_up:inst35                                                                                                                                                                                                                                                                                                                         ; contador_up                       ; work         ;
;    |contador_up:inst7|                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|contador_up:inst7                                                                                                                                                                                                                                                                                                                          ; contador_up                       ; work         ;
;    |contador_up:inst8|                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|contador_up:inst8                                                                                                                                                                                                                                                                                                                          ; contador_up                       ; work         ;
;    |contador_up:inst9|                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|contador_up:inst9                                                                                                                                                                                                                                                                                                                          ; contador_up                       ; work         ;
;    |mssfinal:inst29|                                                                                                                    ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|mssfinal:inst29                                                                                                                                                                                                                                                                                                                            ; mssfinal                          ; work         ;
;    |multiplicador:inst39|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Proyecto|multiplicador:inst39                                                                                                                                                                                                                                                                                                                       ; multiplicador                     ; work         ;
;    |multiplicador:inst40|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Proyecto|multiplicador:inst40                                                                                                                                                                                                                                                                                                                       ; multiplicador                     ; work         ;
;    |multiplicador:inst41|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Proyecto|multiplicador:inst41                                                                                                                                                                                                                                                                                                                       ; multiplicador                     ; work         ;
;    |ram:inst|                                                                                                                           ; 408 (408)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|ram:inst                                                                                                                                                                                                                                                                                                                                   ; ram                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 315 (2)             ; 1330 (176)                ; 11264             ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 313 (0)             ; 1154 (0)                  ; 11264             ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 313 (67)            ; 1154 (426)                ; 11264             ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 11264             ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6c84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 11264             ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6c84:auto_generated                                                                                                                                                 ; altsyncram_6c84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 108 (1)             ; 456 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 88 (0)              ; 440 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 264 (264)                 ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 88 (0)              ; 176 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 19 (19)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (10)             ; 137 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_d9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated                                                             ; cntr_d9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sumador8:inst12|                                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sumador8:inst12                                                                                                                                                                                                                                                                                                                            ; sumador8                          ; work         ;
;    |sumador8:inst17|                                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sumador8:inst17                                                                                                                                                                                                                                                                                                                            ; sumador8                          ; work         ;
;    |sumador8:inst5|                                                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto|sumador8:inst5                                                                                                                                                                                                                                                                                                                             ; sumador8                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6c84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 88           ; 128          ; 88           ; 11264 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |Proyecto|mssfinal:inst29|y                                      ;
+-------+------+------+------+-------+-------+-------+-------+------+-------+------+
; Name  ; y.Tg ; y.Tf ; y.Te ; y.Td2 ; y.Td1 ; y.Tc2 ; y.Tc1 ; y.Tb ; y.Taa ; y.Ta ;
+-------+------+------+------+-------+-------+-------+-------+------+-------+------+
; y.Ta  ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0    ; 0     ; 0    ;
; y.Taa ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0    ; 1     ; 1    ;
; y.Tb  ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 1    ; 0     ; 1    ;
; y.Tc1 ; 0    ; 0    ; 0    ; 0     ; 0     ; 0     ; 1     ; 0    ; 0     ; 1    ;
; y.Tc2 ; 0    ; 0    ; 0    ; 0     ; 0     ; 1     ; 0     ; 0    ; 0     ; 1    ;
; y.Td1 ; 0    ; 0    ; 0    ; 0     ; 1     ; 0     ; 0     ; 0    ; 0     ; 1    ;
; y.Td2 ; 0    ; 0    ; 0    ; 1     ; 0     ; 0     ; 0     ; 0    ; 0     ; 1    ;
; y.Te  ; 0    ; 0    ; 1    ; 0     ; 0     ; 0     ; 0     ; 0    ; 0     ; 1    ;
; y.Tf  ; 0    ; 1    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0    ; 0     ; 1    ;
; y.Tg  ; 1    ; 0    ; 0    ; 0     ; 0     ; 0     ; 0     ; 0    ; 0     ; 1    ;
+-------+------+------+------+-------+-------+-------+-------+------+-------+------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; ram:inst|RAM[0][13]                     ; Merged with ram:inst|RAM[0][12]        ;
; ram:inst|RAM[0][24]                     ; Merged with ram:inst|RAM[0][12]        ;
; ram:inst|RAM[0][26]                     ; Merged with ram:inst|RAM[0][12]        ;
; ram:inst|RAM[0][27]                     ; Merged with ram:inst|RAM[0][12]        ;
; ram:inst|RAM[0][39]                     ; Merged with ram:inst|RAM[0][12]        ;
; ram:inst|RAM[0][40]                     ; Merged with ram:inst|RAM[0][12]        ;
; ram:inst|RAM[0][41]                     ; Merged with ram:inst|RAM[0][12]        ;
; ram:inst|RAM[1][13]                     ; Merged with ram:inst|RAM[1][12]        ;
; ram:inst|RAM[1][24]                     ; Merged with ram:inst|RAM[1][12]        ;
; ram:inst|RAM[1][26]                     ; Merged with ram:inst|RAM[1][12]        ;
; ram:inst|RAM[1][27]                     ; Merged with ram:inst|RAM[1][12]        ;
; ram:inst|RAM[1][39]                     ; Merged with ram:inst|RAM[1][12]        ;
; ram:inst|RAM[1][40]                     ; Merged with ram:inst|RAM[1][12]        ;
; ram:inst|RAM[1][41]                     ; Merged with ram:inst|RAM[1][12]        ;
; ram:inst|RAM[2][13]                     ; Merged with ram:inst|RAM[2][12]        ;
; ram:inst|RAM[2][24]                     ; Merged with ram:inst|RAM[2][12]        ;
; ram:inst|RAM[2][26]                     ; Merged with ram:inst|RAM[2][12]        ;
; ram:inst|RAM[2][27]                     ; Merged with ram:inst|RAM[2][12]        ;
; ram:inst|RAM[2][39]                     ; Merged with ram:inst|RAM[2][12]        ;
; ram:inst|RAM[2][40]                     ; Merged with ram:inst|RAM[2][12]        ;
; ram:inst|RAM[2][41]                     ; Merged with ram:inst|RAM[2][12]        ;
; ram:inst|RAM[3][13]                     ; Merged with ram:inst|RAM[3][12]        ;
; ram:inst|RAM[3][24]                     ; Merged with ram:inst|RAM[3][12]        ;
; ram:inst|RAM[3][26]                     ; Merged with ram:inst|RAM[3][12]        ;
; ram:inst|RAM[3][27]                     ; Merged with ram:inst|RAM[3][12]        ;
; ram:inst|RAM[3][39]                     ; Merged with ram:inst|RAM[3][12]        ;
; ram:inst|RAM[3][40]                     ; Merged with ram:inst|RAM[3][12]        ;
; ram:inst|RAM[3][41]                     ; Merged with ram:inst|RAM[3][12]        ;
; ram:inst|RAM[4][13]                     ; Merged with ram:inst|RAM[4][12]        ;
; ram:inst|RAM[4][24]                     ; Merged with ram:inst|RAM[4][12]        ;
; ram:inst|RAM[4][26]                     ; Merged with ram:inst|RAM[4][12]        ;
; ram:inst|RAM[4][27]                     ; Merged with ram:inst|RAM[4][12]        ;
; ram:inst|RAM[4][39]                     ; Merged with ram:inst|RAM[4][12]        ;
; ram:inst|RAM[4][40]                     ; Merged with ram:inst|RAM[4][12]        ;
; ram:inst|RAM[4][41]                     ; Merged with ram:inst|RAM[4][12]        ;
; ram:inst|RAM[5][13]                     ; Merged with ram:inst|RAM[5][12]        ;
; ram:inst|RAM[5][24]                     ; Merged with ram:inst|RAM[5][12]        ;
; ram:inst|RAM[5][26]                     ; Merged with ram:inst|RAM[5][12]        ;
; ram:inst|RAM[5][27]                     ; Merged with ram:inst|RAM[5][12]        ;
; ram:inst|RAM[5][39]                     ; Merged with ram:inst|RAM[5][12]        ;
; ram:inst|RAM[5][40]                     ; Merged with ram:inst|RAM[5][12]        ;
; ram:inst|RAM[5][41]                     ; Merged with ram:inst|RAM[5][12]        ;
; ram:inst|RAM[6][13]                     ; Merged with ram:inst|RAM[6][12]        ;
; ram:inst|RAM[6][24]                     ; Merged with ram:inst|RAM[6][12]        ;
; ram:inst|RAM[6][26]                     ; Merged with ram:inst|RAM[6][12]        ;
; ram:inst|RAM[6][27]                     ; Merged with ram:inst|RAM[6][12]        ;
; ram:inst|RAM[6][39]                     ; Merged with ram:inst|RAM[6][12]        ;
; ram:inst|RAM[6][40]                     ; Merged with ram:inst|RAM[6][12]        ;
; ram:inst|RAM[6][41]                     ; Merged with ram:inst|RAM[6][12]        ;
; ram:inst|RAM[7][13]                     ; Merged with ram:inst|RAM[7][12]        ;
; ram:inst|RAM[7][24]                     ; Merged with ram:inst|RAM[7][12]        ;
; ram:inst|RAM[7][26]                     ; Merged with ram:inst|RAM[7][12]        ;
; ram:inst|RAM[7][27]                     ; Merged with ram:inst|RAM[7][12]        ;
; ram:inst|RAM[7][39]                     ; Merged with ram:inst|RAM[7][12]        ;
; ram:inst|RAM[7][40]                     ; Merged with ram:inst|RAM[7][12]        ;
; ram:inst|RAM[7][41]                     ; Merged with ram:inst|RAM[7][12]        ;
; ram:inst|RAM[8][13]                     ; Merged with ram:inst|RAM[8][12]        ;
; ram:inst|RAM[8][24]                     ; Merged with ram:inst|RAM[8][12]        ;
; ram:inst|RAM[8][26]                     ; Merged with ram:inst|RAM[8][12]        ;
; ram:inst|RAM[8][27]                     ; Merged with ram:inst|RAM[8][12]        ;
; ram:inst|RAM[8][39]                     ; Merged with ram:inst|RAM[8][12]        ;
; ram:inst|RAM[8][40]                     ; Merged with ram:inst|RAM[8][12]        ;
; ram:inst|RAM[8][41]                     ; Merged with ram:inst|RAM[8][12]        ;
; ram:inst|RAM[9][13]                     ; Merged with ram:inst|RAM[9][12]        ;
; ram:inst|RAM[9][24]                     ; Merged with ram:inst|RAM[9][12]        ;
; ram:inst|RAM[9][26]                     ; Merged with ram:inst|RAM[9][12]        ;
; ram:inst|RAM[9][27]                     ; Merged with ram:inst|RAM[9][12]        ;
; ram:inst|RAM[9][39]                     ; Merged with ram:inst|RAM[9][12]        ;
; ram:inst|RAM[9][40]                     ; Merged with ram:inst|RAM[9][12]        ;
; ram:inst|RAM[9][41]                     ; Merged with ram:inst|RAM[9][12]        ;
; ram:inst|RAM[10][13]                    ; Merged with ram:inst|RAM[10][12]       ;
; ram:inst|RAM[10][24]                    ; Merged with ram:inst|RAM[10][12]       ;
; ram:inst|RAM[10][26]                    ; Merged with ram:inst|RAM[10][12]       ;
; ram:inst|RAM[10][27]                    ; Merged with ram:inst|RAM[10][12]       ;
; ram:inst|RAM[10][39]                    ; Merged with ram:inst|RAM[10][12]       ;
; ram:inst|RAM[10][40]                    ; Merged with ram:inst|RAM[10][12]       ;
; ram:inst|RAM[10][41]                    ; Merged with ram:inst|RAM[10][12]       ;
; ram:inst|RAM[11][13]                    ; Merged with ram:inst|RAM[11][12]       ;
; ram:inst|RAM[11][24]                    ; Merged with ram:inst|RAM[11][12]       ;
; ram:inst|RAM[11][26]                    ; Merged with ram:inst|RAM[11][12]       ;
; ram:inst|RAM[11][27]                    ; Merged with ram:inst|RAM[11][12]       ;
; ram:inst|RAM[11][39]                    ; Merged with ram:inst|RAM[11][12]       ;
; ram:inst|RAM[11][40]                    ; Merged with ram:inst|RAM[11][12]       ;
; ram:inst|RAM[11][41]                    ; Merged with ram:inst|RAM[11][12]       ;
; ram:inst|RAM[12][13]                    ; Merged with ram:inst|RAM[12][12]       ;
; ram:inst|RAM[12][24]                    ; Merged with ram:inst|RAM[12][12]       ;
; ram:inst|RAM[12][26]                    ; Merged with ram:inst|RAM[12][12]       ;
; ram:inst|RAM[12][27]                    ; Merged with ram:inst|RAM[12][12]       ;
; ram:inst|RAM[12][39]                    ; Merged with ram:inst|RAM[12][12]       ;
; ram:inst|RAM[12][40]                    ; Merged with ram:inst|RAM[12][12]       ;
; ram:inst|RAM[12][41]                    ; Merged with ram:inst|RAM[12][12]       ;
; ram:inst|RAM[13][13]                    ; Merged with ram:inst|RAM[13][12]       ;
; ram:inst|RAM[13][24]                    ; Merged with ram:inst|RAM[13][12]       ;
; ram:inst|RAM[13][26]                    ; Merged with ram:inst|RAM[13][12]       ;
; ram:inst|RAM[13][27]                    ; Merged with ram:inst|RAM[13][12]       ;
; ram:inst|RAM[13][39]                    ; Merged with ram:inst|RAM[13][12]       ;
; ram:inst|RAM[13][40]                    ; Merged with ram:inst|RAM[13][12]       ;
; ram:inst|RAM[13][41]                    ; Merged with ram:inst|RAM[13][12]       ;
; ram:inst|RAM[14][13]                    ; Merged with ram:inst|RAM[14][12]       ;
; ram:inst|RAM[14][24]                    ; Merged with ram:inst|RAM[14][12]       ;
; ram:inst|RAM[14][26]                    ; Merged with ram:inst|RAM[14][12]       ;
; ram:inst|RAM[14][27]                    ; Merged with ram:inst|RAM[14][12]       ;
; ram:inst|RAM[14][39]                    ; Merged with ram:inst|RAM[14][12]       ;
; ram:inst|RAM[14][40]                    ; Merged with ram:inst|RAM[14][12]       ;
; ram:inst|RAM[14][41]                    ; Merged with ram:inst|RAM[14][12]       ;
; ram:inst|RAM[15][13]                    ; Merged with ram:inst|RAM[15][12]       ;
; ram:inst|RAM[15][24]                    ; Merged with ram:inst|RAM[15][12]       ;
; ram:inst|RAM[15][26]                    ; Merged with ram:inst|RAM[15][12]       ;
; ram:inst|RAM[15][27]                    ; Merged with ram:inst|RAM[15][12]       ;
; ram:inst|RAM[15][39]                    ; Merged with ram:inst|RAM[15][12]       ;
; ram:inst|RAM[15][40]                    ; Merged with ram:inst|RAM[15][12]       ;
; ram:inst|RAM[15][41]                    ; Merged with ram:inst|RAM[15][12]       ;
; ram:inst|RAM[16][13]                    ; Merged with ram:inst|RAM[16][12]       ;
; ram:inst|RAM[16][24]                    ; Merged with ram:inst|RAM[16][12]       ;
; ram:inst|RAM[16][26]                    ; Merged with ram:inst|RAM[16][12]       ;
; ram:inst|RAM[16][27]                    ; Merged with ram:inst|RAM[16][12]       ;
; ram:inst|RAM[16][39]                    ; Merged with ram:inst|RAM[16][12]       ;
; ram:inst|RAM[16][40]                    ; Merged with ram:inst|RAM[16][12]       ;
; ram:inst|RAM[16][41]                    ; Merged with ram:inst|RAM[16][12]       ;
; ram:inst|RAM[17][13]                    ; Merged with ram:inst|RAM[17][12]       ;
; ram:inst|RAM[17][24]                    ; Merged with ram:inst|RAM[17][12]       ;
; ram:inst|RAM[17][26]                    ; Merged with ram:inst|RAM[17][12]       ;
; ram:inst|RAM[17][27]                    ; Merged with ram:inst|RAM[17][12]       ;
; ram:inst|RAM[17][39]                    ; Merged with ram:inst|RAM[17][12]       ;
; ram:inst|RAM[17][40]                    ; Merged with ram:inst|RAM[17][12]       ;
; ram:inst|RAM[17][41]                    ; Merged with ram:inst|RAM[17][12]       ;
; ram:inst|RAM[18][13]                    ; Merged with ram:inst|RAM[18][12]       ;
; ram:inst|RAM[18][24]                    ; Merged with ram:inst|RAM[18][12]       ;
; ram:inst|RAM[18][26]                    ; Merged with ram:inst|RAM[18][12]       ;
; ram:inst|RAM[18][27]                    ; Merged with ram:inst|RAM[18][12]       ;
; ram:inst|RAM[18][39]                    ; Merged with ram:inst|RAM[18][12]       ;
; ram:inst|RAM[18][40]                    ; Merged with ram:inst|RAM[18][12]       ;
; ram:inst|RAM[18][41]                    ; Merged with ram:inst|RAM[18][12]       ;
; ram:inst|RAM[19][13]                    ; Merged with ram:inst|RAM[19][12]       ;
; ram:inst|RAM[19][24]                    ; Merged with ram:inst|RAM[19][12]       ;
; ram:inst|RAM[19][26]                    ; Merged with ram:inst|RAM[19][12]       ;
; ram:inst|RAM[19][27]                    ; Merged with ram:inst|RAM[19][12]       ;
; ram:inst|RAM[19][39]                    ; Merged with ram:inst|RAM[19][12]       ;
; ram:inst|RAM[19][40]                    ; Merged with ram:inst|RAM[19][12]       ;
; ram:inst|RAM[19][41]                    ; Merged with ram:inst|RAM[19][12]       ;
; ram:inst|RAM[20][13]                    ; Merged with ram:inst|RAM[20][12]       ;
; ram:inst|RAM[20][24]                    ; Merged with ram:inst|RAM[20][12]       ;
; ram:inst|RAM[20][26]                    ; Merged with ram:inst|RAM[20][12]       ;
; ram:inst|RAM[20][27]                    ; Merged with ram:inst|RAM[20][12]       ;
; ram:inst|RAM[20][39]                    ; Merged with ram:inst|RAM[20][12]       ;
; ram:inst|RAM[20][40]                    ; Merged with ram:inst|RAM[20][12]       ;
; ram:inst|RAM[20][41]                    ; Merged with ram:inst|RAM[20][12]       ;
; ram:inst|RAM[21][13]                    ; Merged with ram:inst|RAM[21][12]       ;
; ram:inst|RAM[21][24]                    ; Merged with ram:inst|RAM[21][12]       ;
; ram:inst|RAM[21][26]                    ; Merged with ram:inst|RAM[21][12]       ;
; ram:inst|RAM[21][27]                    ; Merged with ram:inst|RAM[21][12]       ;
; ram:inst|RAM[21][39]                    ; Merged with ram:inst|RAM[21][12]       ;
; ram:inst|RAM[21][40]                    ; Merged with ram:inst|RAM[21][12]       ;
; ram:inst|RAM[21][41]                    ; Merged with ram:inst|RAM[21][12]       ;
; ram:inst|RAM[22][13]                    ; Merged with ram:inst|RAM[22][12]       ;
; ram:inst|RAM[22][24]                    ; Merged with ram:inst|RAM[22][12]       ;
; ram:inst|RAM[22][26]                    ; Merged with ram:inst|RAM[22][12]       ;
; ram:inst|RAM[22][27]                    ; Merged with ram:inst|RAM[22][12]       ;
; ram:inst|RAM[22][39]                    ; Merged with ram:inst|RAM[22][12]       ;
; ram:inst|RAM[22][40]                    ; Merged with ram:inst|RAM[22][12]       ;
; ram:inst|RAM[22][41]                    ; Merged with ram:inst|RAM[22][12]       ;
; ram:inst|RAM[23][13]                    ; Merged with ram:inst|RAM[23][12]       ;
; ram:inst|RAM[23][24]                    ; Merged with ram:inst|RAM[23][12]       ;
; ram:inst|RAM[23][26]                    ; Merged with ram:inst|RAM[23][12]       ;
; ram:inst|RAM[23][27]                    ; Merged with ram:inst|RAM[23][12]       ;
; ram:inst|RAM[23][39]                    ; Merged with ram:inst|RAM[23][12]       ;
; ram:inst|RAM[23][40]                    ; Merged with ram:inst|RAM[23][12]       ;
; ram:inst|RAM[23][41]                    ; Merged with ram:inst|RAM[23][12]       ;
; ram:inst|RAM[24][13]                    ; Merged with ram:inst|RAM[24][12]       ;
; ram:inst|RAM[24][24]                    ; Merged with ram:inst|RAM[24][12]       ;
; ram:inst|RAM[24][26]                    ; Merged with ram:inst|RAM[24][12]       ;
; ram:inst|RAM[24][27]                    ; Merged with ram:inst|RAM[24][12]       ;
; ram:inst|RAM[24][39]                    ; Merged with ram:inst|RAM[24][12]       ;
; ram:inst|RAM[24][40]                    ; Merged with ram:inst|RAM[24][12]       ;
; ram:inst|RAM[24][41]                    ; Merged with ram:inst|RAM[24][12]       ;
; ram:inst|RAM[25][13]                    ; Merged with ram:inst|RAM[25][12]       ;
; ram:inst|RAM[25][24]                    ; Merged with ram:inst|RAM[25][12]       ;
; ram:inst|RAM[25][26]                    ; Merged with ram:inst|RAM[25][12]       ;
; ram:inst|RAM[25][27]                    ; Merged with ram:inst|RAM[25][12]       ;
; ram:inst|RAM[25][39]                    ; Merged with ram:inst|RAM[25][12]       ;
; ram:inst|RAM[25][40]                    ; Merged with ram:inst|RAM[25][12]       ;
; ram:inst|RAM[25][41]                    ; Merged with ram:inst|RAM[25][12]       ;
; ram:inst|RAM[26][13]                    ; Merged with ram:inst|RAM[26][12]       ;
; ram:inst|RAM[26][24]                    ; Merged with ram:inst|RAM[26][12]       ;
; ram:inst|RAM[26][26]                    ; Merged with ram:inst|RAM[26][12]       ;
; ram:inst|RAM[26][27]                    ; Merged with ram:inst|RAM[26][12]       ;
; ram:inst|RAM[26][39]                    ; Merged with ram:inst|RAM[26][12]       ;
; ram:inst|RAM[26][40]                    ; Merged with ram:inst|RAM[26][12]       ;
; ram:inst|RAM[26][41]                    ; Merged with ram:inst|RAM[26][12]       ;
; ram:inst|RAM[27][13]                    ; Merged with ram:inst|RAM[27][12]       ;
; ram:inst|RAM[27][24]                    ; Merged with ram:inst|RAM[27][12]       ;
; ram:inst|RAM[27][26]                    ; Merged with ram:inst|RAM[27][12]       ;
; ram:inst|RAM[27][27]                    ; Merged with ram:inst|RAM[27][12]       ;
; ram:inst|RAM[27][39]                    ; Merged with ram:inst|RAM[27][12]       ;
; ram:inst|RAM[27][40]                    ; Merged with ram:inst|RAM[27][12]       ;
; ram:inst|RAM[27][41]                    ; Merged with ram:inst|RAM[27][12]       ;
; ram:inst|RAM[28][13]                    ; Merged with ram:inst|RAM[28][12]       ;
; ram:inst|RAM[28][24]                    ; Merged with ram:inst|RAM[28][12]       ;
; ram:inst|RAM[28][26]                    ; Merged with ram:inst|RAM[28][12]       ;
; ram:inst|RAM[28][27]                    ; Merged with ram:inst|RAM[28][12]       ;
; ram:inst|RAM[28][39]                    ; Merged with ram:inst|RAM[28][12]       ;
; ram:inst|RAM[28][40]                    ; Merged with ram:inst|RAM[28][12]       ;
; ram:inst|RAM[28][41]                    ; Merged with ram:inst|RAM[28][12]       ;
; ram:inst|RAM[29][13]                    ; Merged with ram:inst|RAM[29][12]       ;
; ram:inst|RAM[29][24]                    ; Merged with ram:inst|RAM[29][12]       ;
; ram:inst|RAM[29][26]                    ; Merged with ram:inst|RAM[29][12]       ;
; ram:inst|RAM[29][27]                    ; Merged with ram:inst|RAM[29][12]       ;
; ram:inst|RAM[29][39]                    ; Merged with ram:inst|RAM[29][12]       ;
; ram:inst|RAM[29][40]                    ; Merged with ram:inst|RAM[29][12]       ;
; ram:inst|RAM[29][41]                    ; Merged with ram:inst|RAM[29][12]       ;
; ram:inst|RAM[30][13]                    ; Merged with ram:inst|RAM[30][12]       ;
; ram:inst|RAM[30][24]                    ; Merged with ram:inst|RAM[30][12]       ;
; ram:inst|RAM[30][26]                    ; Merged with ram:inst|RAM[30][12]       ;
; ram:inst|RAM[30][27]                    ; Merged with ram:inst|RAM[30][12]       ;
; ram:inst|RAM[30][39]                    ; Merged with ram:inst|RAM[30][12]       ;
; ram:inst|RAM[30][40]                    ; Merged with ram:inst|RAM[30][12]       ;
; ram:inst|RAM[30][41]                    ; Merged with ram:inst|RAM[30][12]       ;
; ram:inst|RAM[31][13]                    ; Merged with ram:inst|RAM[31][12]       ;
; ram:inst|RAM[31][24]                    ; Merged with ram:inst|RAM[31][12]       ;
; ram:inst|RAM[31][26]                    ; Merged with ram:inst|RAM[31][12]       ;
; ram:inst|RAM[31][27]                    ; Merged with ram:inst|RAM[31][12]       ;
; ram:inst|RAM[31][39]                    ; Merged with ram:inst|RAM[31][12]       ;
; ram:inst|RAM[31][40]                    ; Merged with ram:inst|RAM[31][12]       ;
; ram:inst|RAM[31][41]                    ; Merged with ram:inst|RAM[31][12]       ;
; ram:inst|RAM[0][11]                     ; Merged with ram:inst|RAM[0][10]        ;
; ram:inst|RAM[0][25]                     ; Merged with ram:inst|RAM[0][10]        ;
; ram:inst|RAM[0][38]                     ; Merged with ram:inst|RAM[0][10]        ;
; ram:inst|RAM[1][11]                     ; Merged with ram:inst|RAM[1][10]        ;
; ram:inst|RAM[1][25]                     ; Merged with ram:inst|RAM[1][10]        ;
; ram:inst|RAM[1][38]                     ; Merged with ram:inst|RAM[1][10]        ;
; ram:inst|RAM[2][11]                     ; Merged with ram:inst|RAM[2][10]        ;
; ram:inst|RAM[2][25]                     ; Merged with ram:inst|RAM[2][10]        ;
; ram:inst|RAM[2][38]                     ; Merged with ram:inst|RAM[2][10]        ;
; ram:inst|RAM[3][11]                     ; Merged with ram:inst|RAM[3][10]        ;
; ram:inst|RAM[3][25]                     ; Merged with ram:inst|RAM[3][10]        ;
; ram:inst|RAM[3][38]                     ; Merged with ram:inst|RAM[3][10]        ;
; ram:inst|RAM[4][11]                     ; Merged with ram:inst|RAM[4][10]        ;
; ram:inst|RAM[4][25]                     ; Merged with ram:inst|RAM[4][10]        ;
; ram:inst|RAM[4][38]                     ; Merged with ram:inst|RAM[4][10]        ;
; ram:inst|RAM[5][11]                     ; Merged with ram:inst|RAM[5][10]        ;
; ram:inst|RAM[5][25]                     ; Merged with ram:inst|RAM[5][10]        ;
; ram:inst|RAM[5][38]                     ; Merged with ram:inst|RAM[5][10]        ;
; ram:inst|RAM[6][11]                     ; Merged with ram:inst|RAM[6][10]        ;
; ram:inst|RAM[6][25]                     ; Merged with ram:inst|RAM[6][10]        ;
; ram:inst|RAM[6][38]                     ; Merged with ram:inst|RAM[6][10]        ;
; ram:inst|RAM[7][11]                     ; Merged with ram:inst|RAM[7][10]        ;
; ram:inst|RAM[7][25]                     ; Merged with ram:inst|RAM[7][10]        ;
; ram:inst|RAM[7][38]                     ; Merged with ram:inst|RAM[7][10]        ;
; ram:inst|RAM[8][11]                     ; Merged with ram:inst|RAM[8][10]        ;
; ram:inst|RAM[8][25]                     ; Merged with ram:inst|RAM[8][10]        ;
; ram:inst|RAM[8][38]                     ; Merged with ram:inst|RAM[8][10]        ;
; ram:inst|RAM[9][11]                     ; Merged with ram:inst|RAM[9][10]        ;
; ram:inst|RAM[9][25]                     ; Merged with ram:inst|RAM[9][10]        ;
; ram:inst|RAM[9][38]                     ; Merged with ram:inst|RAM[9][10]        ;
; ram:inst|RAM[10][11]                    ; Merged with ram:inst|RAM[10][10]       ;
; ram:inst|RAM[10][25]                    ; Merged with ram:inst|RAM[10][10]       ;
; ram:inst|RAM[10][38]                    ; Merged with ram:inst|RAM[10][10]       ;
; ram:inst|RAM[11][11]                    ; Merged with ram:inst|RAM[11][10]       ;
; ram:inst|RAM[11][25]                    ; Merged with ram:inst|RAM[11][10]       ;
; ram:inst|RAM[11][38]                    ; Merged with ram:inst|RAM[11][10]       ;
; ram:inst|RAM[12][11]                    ; Merged with ram:inst|RAM[12][10]       ;
; ram:inst|RAM[12][25]                    ; Merged with ram:inst|RAM[12][10]       ;
; ram:inst|RAM[12][38]                    ; Merged with ram:inst|RAM[12][10]       ;
; ram:inst|RAM[13][11]                    ; Merged with ram:inst|RAM[13][10]       ;
; ram:inst|RAM[13][25]                    ; Merged with ram:inst|RAM[13][10]       ;
; ram:inst|RAM[13][38]                    ; Merged with ram:inst|RAM[13][10]       ;
; ram:inst|RAM[14][11]                    ; Merged with ram:inst|RAM[14][10]       ;
; ram:inst|RAM[14][25]                    ; Merged with ram:inst|RAM[14][10]       ;
; ram:inst|RAM[14][38]                    ; Merged with ram:inst|RAM[14][10]       ;
; ram:inst|RAM[15][11]                    ; Merged with ram:inst|RAM[15][10]       ;
; ram:inst|RAM[15][25]                    ; Merged with ram:inst|RAM[15][10]       ;
; ram:inst|RAM[15][38]                    ; Merged with ram:inst|RAM[15][10]       ;
; ram:inst|RAM[16][11]                    ; Merged with ram:inst|RAM[16][10]       ;
; ram:inst|RAM[16][25]                    ; Merged with ram:inst|RAM[16][10]       ;
; ram:inst|RAM[16][38]                    ; Merged with ram:inst|RAM[16][10]       ;
; ram:inst|RAM[17][11]                    ; Merged with ram:inst|RAM[17][10]       ;
; ram:inst|RAM[17][25]                    ; Merged with ram:inst|RAM[17][10]       ;
; ram:inst|RAM[17][38]                    ; Merged with ram:inst|RAM[17][10]       ;
; ram:inst|RAM[18][11]                    ; Merged with ram:inst|RAM[18][10]       ;
; ram:inst|RAM[18][25]                    ; Merged with ram:inst|RAM[18][10]       ;
; ram:inst|RAM[18][38]                    ; Merged with ram:inst|RAM[18][10]       ;
; ram:inst|RAM[19][11]                    ; Merged with ram:inst|RAM[19][10]       ;
; ram:inst|RAM[19][25]                    ; Merged with ram:inst|RAM[19][10]       ;
; ram:inst|RAM[19][38]                    ; Merged with ram:inst|RAM[19][10]       ;
; ram:inst|RAM[20][11]                    ; Merged with ram:inst|RAM[20][10]       ;
; ram:inst|RAM[20][25]                    ; Merged with ram:inst|RAM[20][10]       ;
; ram:inst|RAM[20][38]                    ; Merged with ram:inst|RAM[20][10]       ;
; ram:inst|RAM[21][11]                    ; Merged with ram:inst|RAM[21][10]       ;
; ram:inst|RAM[21][25]                    ; Merged with ram:inst|RAM[21][10]       ;
; ram:inst|RAM[21][38]                    ; Merged with ram:inst|RAM[21][10]       ;
; ram:inst|RAM[22][11]                    ; Merged with ram:inst|RAM[22][10]       ;
; ram:inst|RAM[22][25]                    ; Merged with ram:inst|RAM[22][10]       ;
; ram:inst|RAM[22][38]                    ; Merged with ram:inst|RAM[22][10]       ;
; ram:inst|RAM[23][11]                    ; Merged with ram:inst|RAM[23][10]       ;
; ram:inst|RAM[23][25]                    ; Merged with ram:inst|RAM[23][10]       ;
; ram:inst|RAM[23][38]                    ; Merged with ram:inst|RAM[23][10]       ;
; ram:inst|RAM[24][11]                    ; Merged with ram:inst|RAM[24][10]       ;
; ram:inst|RAM[24][25]                    ; Merged with ram:inst|RAM[24][10]       ;
; ram:inst|RAM[24][38]                    ; Merged with ram:inst|RAM[24][10]       ;
; ram:inst|RAM[25][11]                    ; Merged with ram:inst|RAM[25][10]       ;
; ram:inst|RAM[25][25]                    ; Merged with ram:inst|RAM[25][10]       ;
; ram:inst|RAM[25][38]                    ; Merged with ram:inst|RAM[25][10]       ;
; ram:inst|RAM[26][11]                    ; Merged with ram:inst|RAM[26][10]       ;
; ram:inst|RAM[26][25]                    ; Merged with ram:inst|RAM[26][10]       ;
; ram:inst|RAM[26][38]                    ; Merged with ram:inst|RAM[26][10]       ;
; ram:inst|RAM[27][11]                    ; Merged with ram:inst|RAM[27][10]       ;
; ram:inst|RAM[27][25]                    ; Merged with ram:inst|RAM[27][10]       ;
; ram:inst|RAM[27][38]                    ; Merged with ram:inst|RAM[27][10]       ;
; ram:inst|RAM[28][11]                    ; Merged with ram:inst|RAM[28][10]       ;
; ram:inst|RAM[28][25]                    ; Merged with ram:inst|RAM[28][10]       ;
; ram:inst|RAM[28][38]                    ; Merged with ram:inst|RAM[28][10]       ;
; ram:inst|RAM[29][11]                    ; Merged with ram:inst|RAM[29][10]       ;
; ram:inst|RAM[29][25]                    ; Merged with ram:inst|RAM[29][10]       ;
; ram:inst|RAM[29][38]                    ; Merged with ram:inst|RAM[29][10]       ;
; ram:inst|RAM[30][11]                    ; Merged with ram:inst|RAM[30][10]       ;
; ram:inst|RAM[30][25]                    ; Merged with ram:inst|RAM[30][10]       ;
; ram:inst|RAM[30][38]                    ; Merged with ram:inst|RAM[30][10]       ;
; ram:inst|RAM[31][11]                    ; Merged with ram:inst|RAM[31][10]       ;
; ram:inst|RAM[31][25]                    ; Merged with ram:inst|RAM[31][10]       ;
; ram:inst|RAM[31][38]                    ; Merged with ram:inst|RAM[31][10]       ;
; ram:inst|RAM[31][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[30][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[29][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[28][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[27][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[26][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[25][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[24][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[23][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[22][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[21][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[20][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[19][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[18][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[17][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[16][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[15][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[14][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[13][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[12][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[11][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[10][12]                    ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[9][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[8][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[7][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[6][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[5][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[4][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[3][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[2][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[1][12]                     ; Stuck at GND due to stuck port data_in ;
; ram:inst|RAM[0][12]                     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 352 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2515  ;
; Number of registers using Synchronous Clear  ; 1092  ;
; Number of registers using Synchronous Load   ; 198   ;
; Number of registers using Asynchronous Clear ; 545   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1520  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[0][9]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[1][22]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[2][6]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[3][9]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[4][32]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[5][15]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[6][1]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[7][18]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[8][4]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[9][1]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[10][32] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[11][4]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[12][0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[13][36] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[14][33] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[15][9]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[16][29] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[17][36] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[18][19] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[19][8]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[20][35] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[21][8]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[22][33] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[23][33] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[24][35] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[25][17] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[26][37] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[27][36] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[28][21] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[29][0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[30][30] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Proyecto|ram:inst|RAM[31][18] ;
; 32:1               ; 31 bits   ; 651 LEs       ; 651 LEs              ; 0 LEs                  ; No         ; |Proyecto|ram:inst|Mux38       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 88                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 88                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 285                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 88                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 88                  ; 88               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1095                        ;
;     CLR               ; 35                          ;
;     ENA CLR           ; 30                          ;
;     ENA SCLR          ; 960                         ;
;     SCLR              ; 32                          ;
;     plain             ; 38                          ;
; arriav_lcell_comb     ; 544                         ;
;     arith             ; 30                          ;
;         4 data inputs ; 30                          ;
;     normal            ; 514                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 28                          ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 356                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 89                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 3.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                               ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                          ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+
; BStart               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BStart                                     ; N/A     ;
; BStart               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BStart                                     ; N/A     ;
; FIN                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Comparador_16Bits:inst44|result~0_wirecell ; N/A     ;
; FIN                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Comparador_16Bits:inst44|result~0_wirecell ; N/A     ;
; Hora                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_DIV_50:inst4|CLOCK_1Hz               ; N/A     ;
; Hora                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_DIV_50:inst4|CLOCK_1Hz               ; N/A     ;
; P1[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[0]                    ; N/A     ;
; P1[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[0]                    ; N/A     ;
; P1[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[1]                    ; N/A     ;
; P1[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[1]                    ; N/A     ;
; P1[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[2]                    ; N/A     ;
; P1[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[2]                    ; N/A     ;
; P1[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[3]                    ; N/A     ;
; P1[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[3]                    ; N/A     ;
; P1[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[4]                    ; N/A     ;
; P1[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[4]                    ; N/A     ;
; P1[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[5]                    ; N/A     ;
; P1[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[5]                    ; N/A     ;
; P1[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[6]                    ; N/A     ;
; P1[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[6]                    ; N/A     ;
; P1[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[7]                    ; N/A     ;
; P1[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[7]                    ; N/A     ;
; P1[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[8]                    ; N/A     ;
; P1[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[8]                    ; N/A     ;
; P1[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[9]                    ; N/A     ;
; P1[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst28|temp[9]                    ; N/A     ;
; P2[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[0]                    ; N/A     ;
; P2[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[0]                    ; N/A     ;
; P2[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[1]                    ; N/A     ;
; P2[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[1]                    ; N/A     ;
; P2[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[2]                    ; N/A     ;
; P2[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[2]                    ; N/A     ;
; P2[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[3]                    ; N/A     ;
; P2[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[3]                    ; N/A     ;
; P2[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[4]                    ; N/A     ;
; P2[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[4]                    ; N/A     ;
; P2[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[5]                    ; N/A     ;
; P2[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[5]                    ; N/A     ;
; P2[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[6]                    ; N/A     ;
; P2[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[6]                    ; N/A     ;
; P2[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[7]                    ; N/A     ;
; P2[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[7]                    ; N/A     ;
; P2[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[8]                    ; N/A     ;
; P2[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[8]                    ; N/A     ;
; P2[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[9]                    ; N/A     ;
; P2[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst26|temp[9]                    ; N/A     ;
; P3[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[0]                    ; N/A     ;
; P3[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[0]                    ; N/A     ;
; P3[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[1]                    ; N/A     ;
; P3[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[1]                    ; N/A     ;
; P3[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[2]                    ; N/A     ;
; P3[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[2]                    ; N/A     ;
; P3[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[3]                    ; N/A     ;
; P3[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[3]                    ; N/A     ;
; P3[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[4]                    ; N/A     ;
; P3[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[4]                    ; N/A     ;
; P3[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[5]                    ; N/A     ;
; P3[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[5]                    ; N/A     ;
; P3[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[6]                    ; N/A     ;
; P3[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[6]                    ; N/A     ;
; P3[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[7]                    ; N/A     ;
; P3[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[7]                    ; N/A     ;
; P3[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[8]                    ; N/A     ;
; P3[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[8]                    ; N/A     ;
; P3[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[9]                    ; N/A     ;
; P3[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[9]                    ; N/A     ;
; PISO1[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10                          ; N/A     ;
; PISO1[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10                          ; N/A     ;
; PISO1[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO1[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO1[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO1[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO1[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO1[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO1[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO1[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO1[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO1[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO1[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO1[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO2[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10                          ; N/A     ;
; PISO2[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10                          ; N/A     ;
; PISO2[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO2[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO2[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO2[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO2[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO2[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO2[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO2[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO2[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO2[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO2[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO2[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO3[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                       ; N/A     ;
; PISO3[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                       ; N/A     ;
; PISO3[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO3[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO3[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO3[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO3[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO3[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO3[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO3[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO3[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO3[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; PISO3[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; PISO3[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:inst|Mux30~10_wirecell                 ; N/A     ;
; SL1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL1                                        ; N/A     ;
; SL1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL1                                        ; N/A     ;
; SL2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL2                                        ; N/A     ;
; SL2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL2                                        ; N/A     ;
; SL3                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL3                                        ; N/A     ;
; SL3                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SL3                                        ; N/A     ;
; SM1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SM1                                        ; N/A     ;
; SM1                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SM1                                        ; N/A     ;
; SM2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SM2                                        ; N/A     ;
; SM2                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SM2                                        ; N/A     ;
; SM3                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SM3                                        ; N/A     ;
; SM3                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SM3                                        ; N/A     ;
; centenaP1[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[9]                    ; N/A     ;
; centenaP1[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[9]                    ; N/A     ;
; centenaP1[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst52|Mux5~0_wirecell         ; N/A     ;
; centenaP1[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst52|Mux5~0_wirecell         ; N/A     ;
; centenaP1[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[8]~_wirecell          ; N/A     ;
; centenaP1[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reg_sost:inst18|temp[8]~_wirecell          ; N/A     ;
; centenaP1[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst52|Mux0~0                  ; N/A     ;
; centenaP1[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst52|Mux0~0                  ; N/A     ;
; centenaP1[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst52|Mux2~0                  ; N/A     ;
; centenaP1[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst52|Mux2~0                  ; N/A     ;
; centenaP1[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; centenaP1[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                       ; N/A     ;
; centenaP1[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst52|Mux0~0                  ; N/A     ;
; centenaP1[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst52|Mux0~0                  ; N/A     ;
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_DIV_50:inst4|CLOCK_10Hz              ; N/A     ;
; clock                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                                      ; N/A     ;
; clock                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                                      ; N/A     ;
; decenaP1[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux6~0                  ; N/A     ;
; decenaP1[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux6~0                  ; N/A     ;
; decenaP1[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux5~0_wirecell         ; N/A     ;
; decenaP1[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux5~0_wirecell         ; N/A     ;
; decenaP1[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux4~0_wirecell         ; N/A     ;
; decenaP1[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux4~0_wirecell         ; N/A     ;
; decenaP1[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux3~0_wirecell         ; N/A     ;
; decenaP1[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux3~0_wirecell         ; N/A     ;
; decenaP1[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux2~0_wirecell         ; N/A     ;
; decenaP1[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux2~0_wirecell         ; N/A     ;
; decenaP1[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux1~0_wirecell         ; N/A     ;
; decenaP1[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux1~0_wirecell         ; N/A     ;
; decenaP1[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux0~0_wirecell         ; N/A     ;
; decenaP1[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst51|Mux0~0_wirecell         ; N/A     ;
; enCont               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mssfinal:inst29|enCont                     ; N/A     ;
; enCont               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mssfinal:inst29|enCont                     ; N/A     ;
; en_piso1             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst31                                     ; N/A     ;
; en_piso1             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst31                                     ; N/A     ;
; en_piso2             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst32                                     ; N/A     ;
; en_piso2             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst32                                     ; N/A     ;
; en_piso3             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst33                                     ; N/A     ;
; en_piso3             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst33                                     ; N/A     ;
; igual_a_24           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Comparador_16Bits:inst45|result~0_wirecell ; N/A     ;
; igual_a_24           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Comparador_16Bits:inst45|result~0_wirecell ; N/A     ;
; resetP               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; resetP                                     ; N/A     ;
; resetP               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; resetP                                     ; N/A     ;
; unidadP1[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux6~0                  ; N/A     ;
; unidadP1[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux6~0                  ; N/A     ;
; unidadP1[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux5~0_wirecell         ; N/A     ;
; unidadP1[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux5~0_wirecell         ; N/A     ;
; unidadP1[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux4~0_wirecell         ; N/A     ;
; unidadP1[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux4~0_wirecell         ; N/A     ;
; unidadP1[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux3~0_wirecell         ; N/A     ;
; unidadP1[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux3~0_wirecell         ; N/A     ;
; unidadP1[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux2~0_wirecell         ; N/A     ;
; unidadP1[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux2~0_wirecell         ; N/A     ;
; unidadP1[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux1~0_wirecell         ; N/A     ;
; unidadP1[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux1~0_wirecell         ; N/A     ;
; unidadP1[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux0~0_wirecell         ; N/A     ;
; unidadP1[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BCD_to_7Seg:inst50|Mux0~0_wirecell         ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Feb 02 16:05:22 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file antirebote.vhd
    Info (12022): Found design unit 1: ANTIREBOTE-a File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/ANTIREBOTE.vhd Line: 12
    Info (12023): Found entity 1: ANTIREBOTE File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/ANTIREBOTE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mss3.vhd
    Info (12022): Found design unit 1: MSS3-Behavioral File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS3.vhd Line: 14
    Info (12023): Found entity 1: MSS3 File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS3.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mss2.vhd
    Info (12022): Found design unit 1: MSS2-Behavioral File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS2.vhd Line: 15
    Info (12023): Found entity 1: MSS2 File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_10_mhz.vhd
    Info (12022): Found design unit 1: CLOCK_DIV_10_MHz-a File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_10_MHz.vhd Line: 18
    Info (12023): Found entity 1: CLOCK_DIV_10_MHz File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_10_MHz.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reloj1hz.vhd
    Info (12022): Found design unit 1: RELOJ1HZ-Behavioral File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RELOJ1HZ.vhd Line: 12
    Info (12023): Found entity 1: RELOJ1HZ File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RELOJ1HZ.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file multiplicador.vhd
    Info (12022): Found design unit 1: multiplicador-behav File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/multiplicador.vhd Line: 13
    Info (12023): Found entity 1: multiplicador File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/multiplicador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_50.vhd
    Info (12022): Found design unit 1: CLOCK_DIV_50-a File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_50.vhd Line: 18
    Info (12023): Found entity 1: CLOCK_DIV_50 File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/CLOCK_DIV_50.vhd Line: 6
Warning (12019): Can't analyze file -- file div.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file contador_up.vhd
    Info (12022): Found design unit 1: contador_up-behavior File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/contador_up.vhd Line: 10
    Info (12023): Found entity 1: contador_up File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/contador_up.vhd Line: 5
Warning (12019): Can't analyze file -- file mux4a1.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-beh File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RAM.vhd Line: 16
    Info (12023): Found entity 1: ram File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registro.vhd
    Info (12022): Found design unit 1: registro-comportamiento File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/registro.vhd Line: 10
    Info (12023): Found entity 1: registro File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/registro.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sumador8.vhd
    Info (12022): Found design unit 1: sumador8-Behavioral File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/sumador8.vhd Line: 11
    Info (12023): Found entity 1: sumador8 File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/sumador8.vhd Line: 6
Warning (12019): Can't analyze file -- file Contador.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file proyecto.bdf
    Info (12023): Found entity 1: Proyecto
Info (12021): Found 2 design units, including 1 entities, in source file comparador_16bits.vhd
    Info (12022): Found design unit 1: Comparador_16Bits-Behavioral File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Comparador_16Bits.vhd Line: 12
    Info (12023): Found entity 1: Comparador_16Bits File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Comparador_16Bits.vhd Line: 6
Warning (12019): Can't analyze file -- file restador_16bits.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file reg_sost.vhd
    Info (12022): Found design unit 1: Reg_sost-desarrollo File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Reg_sost.vhd Line: 14
    Info (12023): Found entity 1: Reg_sost File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Reg_sost.vhd Line: 4
Warning (12019): Can't analyze file -- file sumador3E.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file mss.vhd
    Info (12022): Found design unit 1: MSS-Behavioral File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS.vhd Line: 15
    Info (12023): Found entity 1: MSS File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/MSS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file concatenacion.vhd
    Info (12022): Found design unit 1: concatenacion-solucion File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/concatenacion.vhd Line: 12
    Info (12023): Found entity 1: concatenacion File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/concatenacion.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd
    Info (12022): Found design unit 1: BCD_to_7Seg-Behavioral File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/BCD_to_7Seg.vhd Line: 13
    Info (12023): Found entity 1: BCD_to_7Seg File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/BCD_to_7Seg.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12021): Found 1 design units, including 1 entities, in source file block3.bdf
    Info (12023): Found entity 1: Block3
Info (12021): Found 1 design units, including 1 entities, in source file block4.bdf
    Info (12023): Found entity 1: Block4
Info (12021): Found 1 design units, including 1 entities, in source file block5.bdf
    Info (12023): Found entity 1: Block5
Info (12021): Found 2 design units, including 1 entities, in source file mssfinal.vhd
    Info (12022): Found design unit 1: mssfinal-Behavioral File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/mssfinal.vhd Line: 15
    Info (12023): Found entity 1: mssfinal File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/mssfinal.vhd Line: 6
Info (12127): Elaborating entity "Proyecto" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "inst54" not used
Warning (275008): Primitive "GND" of instance "inst55" not used
Info (12128): Elaborating entity "Comparador_16Bits" for hierarchy "Comparador_16Bits:inst44"
Info (12128): Elaborating entity "contador_up" for hierarchy "contador_up:inst9"
Info (12128): Elaborating entity "CLOCK_DIV_50" for hierarchy "CLOCK_DIV_50:inst4"
Info (12128): Elaborating entity "mssfinal" for hierarchy "mssfinal:inst29"
Info (12128): Elaborating entity "ANTIREBOTE" for hierarchy "ANTIREBOTE:inst38"
Info (12128): Elaborating entity "BCD_to_7Seg" for hierarchy "BCD_to_7Seg:inst52"
Info (12128): Elaborating entity "Reg_sost" for hierarchy "Reg_sost:inst18"
Warning (10492): VHDL Process Statement warning at Reg_sost.vhd(19): signal "Resetn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Reg_sost.vhd Line: 19
Info (12128): Elaborating entity "sumador8" for hierarchy "sumador8:inst5"
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst"
Info (12128): Elaborating entity "concatenacion" for hierarchy "concatenacion:inst61"
Info (12128): Elaborating entity "multiplicador" for hierarchy "multiplicador:inst39"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6c84.tdf
    Info (12023): Found entity 1: altsyncram_6c84 File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/altsyncram_6c84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d9i.tdf
    Info (12023): Found entity 1: cntr_d9i File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_d9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.02.02.16:05:33 Progress: Loading sld94cb748c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/db/ip/sld94cb748c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "centenaP1[5]" is stuck at VCC
    Warning (13410): Pin "PISO1[6]" is stuck at VCC
    Warning (13410): Pin "PISO1[5]" is stuck at VCC
    Warning (13410): Pin "PISO1[4]" is stuck at VCC
    Warning (13410): Pin "PISO1[3]" is stuck at VCC
    Warning (13410): Pin "PISO2[6]" is stuck at VCC
    Warning (13410): Pin "PISO2[5]" is stuck at VCC
    Warning (13410): Pin "PISO2[3]" is stuck at VCC
    Warning (13410): Pin "PISO2[2]" is stuck at VCC
    Warning (13410): Pin "PISO3[5]" is stuck at VCC
    Warning (13410): Pin "PISO3[4]" is stuck at VCC
    Warning (13410): Pin "PISO3[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 209 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 3088 logic cells
    Info (21064): Implemented 88 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4986 megabytes
    Info: Processing ended: Fri Feb 02 16:05:39 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:30


