strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd3d87b5390>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd3d86d6910>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:AL" -> "18:IF"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd3d86d6810>",
		fillcolor=firebrick,
		label="19:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd3d86d6810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"19:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"18:IF" -> "19:NS"	[cond="['slowena']",
		label=slowena,
		lineno=18];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd3d8723790>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:IF" -> "20:IF"	[cond="['slowena']",
		label="!(slowena)",
		lineno=18];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd3d8723210>",
		fillcolor=firebrick,
		label="21:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd3d8723210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"Leaf_17:AL" -> "17:AL";
	"21:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
