##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for EMITE_IntClock
		4.3::Critical Path Report for RECIBE_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. RECIBE_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. EMITE_IntClock:R)
		5.3::Critical Path Report for (RECIBE_IntClock:R vs. RECIBE_IntClock:R)
		5.4::Critical Path Report for (EMITE_IntClock:R vs. EMITE_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK        | Frequency: 54.65 MHz  | Target: 24.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz  | 
Clock: EMITE_IntClock   | Frequency: 45.12 MHz  | Target: 0.08 MHz   | 
Clock: RECIBE_IntClock  | Frequency: 43.25 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        EMITE_IntClock   41666.7          24300       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        RECIBE_IntClock  41666.7          23368       N/A              N/A         N/A              N/A         N/A              N/A         
EMITE_IntClock   EMITE_IntClock   1.30417e+007     13019503    N/A              N/A         N/A              N/A         N/A              N/A         
RECIBE_IntClock  RECIBE_IntClock  1.30417e+007     13018547    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase   
-----------  ------------  -----------------  
Tx_1(0)_PAD  28830         EMITE_IntClock:R   
Tx_2(0)_PAD  30536         RECIBE_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.65 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_state_2\/main_10
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 23368p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14789
-------------------------------------   ----- 
End-of-path arrival time (ps)           14789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell10      1599   1599  23368  RISE       1
\RECIBE:BUART:rx_state_2_split\/main_10  macrocell31   7555   9154  23368  RISE       1
\RECIBE:BUART:rx_state_2_split\/q        macrocell31   3350  12504  23368  RISE       1
\RECIBE:BUART:rx_state_2\/main_10        macrocell41   2284  14789  23368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for EMITE_IntClock
********************************************
Clock: EMITE_IntClock
Frequency: 45.12 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13019503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16154
-------------------------------------   ----- 
End-of-path arrival time (ps)           16154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q                macrocell23     1250   1250  13019503  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_2     macrocell5      8618   9868  13019503  RISE       1
\EMITE:BUART:rx_bitclk_enable\/q          macrocell5      3350  13218  13019503  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2936  16154  13019503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for RECIBE_IntClock
*********************************************
Clock: RECIBE_IntClock
Frequency: 43.25 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13018547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17109
-------------------------------------   ----- 
End-of-path arrival time (ps)           17109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q                macrocell41     1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_bitclk_enable\/main_4     macrocell14     8840  10090  13018547  RISE       1
\RECIBE:BUART:rx_bitclk_enable\/q          macrocell14     3350  13440  13018547  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell2   3670  17109  13018547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. RECIBE_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_state_2\/main_10
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 23368p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14789
-------------------------------------   ----- 
End-of-path arrival time (ps)           14789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell10      1599   1599  23368  RISE       1
\RECIBE:BUART:rx_state_2_split\/main_10  macrocell31   7555   9154  23368  RISE       1
\RECIBE:BUART:rx_state_2_split\/q        macrocell31   3350  12504  23368  RISE       1
\RECIBE:BUART:rx_state_2\/main_10        macrocell41   2284  14789  23368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. EMITE_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24300p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13897
-------------------------------------   ----- 
End-of-path arrival time (ps)           13897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         1948   1948  24300  RISE       1
\EMITE:BUART:rx_postpoll\/main_0         macrocell6      5675   7623  24300  RISE       1
\EMITE:BUART:rx_postpoll\/q              macrocell6      3350  10973  24300  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2924  13897  24300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1


5.3::Critical Path Report for (RECIBE_IntClock:R vs. RECIBE_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13018547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17109
-------------------------------------   ----- 
End-of-path arrival time (ps)           17109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q                macrocell41     1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_bitclk_enable\/main_4     macrocell14     8840  10090  13018547  RISE       1
\RECIBE:BUART:rx_bitclk_enable\/q          macrocell14     3350  13440  13018547  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell2   3670  17109  13018547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (EMITE_IntClock:R vs. EMITE_IntClock:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13019503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16154
-------------------------------------   ----- 
End-of-path arrival time (ps)           16154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q                macrocell23     1250   1250  13019503  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_2     macrocell5      8618   9868  13019503  RISE       1
\EMITE:BUART:rx_bitclk_enable\/q          macrocell5      3350  13218  13019503  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2936  16154  13019503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_state_2\/main_10
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 23368p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14789
-------------------------------------   ----- 
End-of-path arrival time (ps)           14789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell10      1599   1599  23368  RISE       1
\RECIBE:BUART:rx_state_2_split\/main_10  macrocell31   7555   9154  23368  RISE       1
\RECIBE:BUART:rx_state_2_split\/q        macrocell31   3350  12504  23368  RISE       1
\RECIBE:BUART:rx_state_2\/main_10        macrocell41   2284  14789  23368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14535
-------------------------------------   ----- 
End-of-path arrival time (ps)           14535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                iocell10        1599   1599  23368  RISE       1
\RECIBE:BUART:rx_postpoll\/main_1         macrocell15     6660   8259  23662  RISE       1
\RECIBE:BUART:rx_postpoll\/q              macrocell15     3350  11609  23662  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/route_si  datapathcell2   2926  14535  23662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24300p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13897
-------------------------------------   ----- 
End-of-path arrival time (ps)           13897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         1948   1948  24300  RISE       1
\EMITE:BUART:rx_postpoll\/main_0         macrocell6      5675   7623  24300  RISE       1
\EMITE:BUART:rx_postpoll\/q              macrocell6      3350  10973  24300  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2924  13897  24300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_state_2\/main_10
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 25663p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell1       1948   1948  24300  RISE       1
\EMITE:BUART:rx_state_2_split\/main_6  macrocell46   4963   6911  25663  RISE       1
\EMITE:BUART:rx_state_2_split\/q       macrocell46   3350  10261  25663  RISE       1
\EMITE:BUART:rx_state_2\/main_10       macrocell26   2233  12494  25663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_state_0\/main_6
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 27963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       1948   1948  24300  RISE       1
\EMITE:BUART:rx_state_0\/main_6  macrocell23   8246  10194  27963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_8
Capture Clock  : MODIN1_1/clock_0
Path slack     : 28860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9297
-------------------------------------   ---- 
End-of-path arrival time (ps)           9297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       1948   1948  24300  RISE       1
MODIN1_1/main_8  macrocell29   7349   9297  28860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_8
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9297
-------------------------------------   ---- 
End-of-path arrival time (ps)           9297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       1948   1948  24300  RISE       1
MODIN1_0/main_8  macrocell30   7349   9297  28860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_last\/main_0
Capture Clock  : \EMITE:BUART:rx_last\/clock_0
Path slack     : 29640p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell1       1948   1948  24300  RISE       1
\EMITE:BUART:rx_last\/main_0  macrocell33   6568   8516  29640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_last\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_state_0\/main_10
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 29850p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell10      1599   1599  23368  RISE       1
\RECIBE:BUART:rx_state_0\/main_10  macrocell38   6708   8307  29850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_last\/main_0
Capture Clock  : \RECIBE:BUART:rx_last\/clock_0
Path slack     : 29850p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                     iocell10      1599   1599  23368  RISE       1
\RECIBE:BUART:rx_last\/main_0  macrocell48   6708   8307  29850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_last\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:rx_status_3\/main_6
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 29898p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell10      1599   1599  23368  RISE       1
\RECIBE:BUART:rx_status_3\/main_6  macrocell47   6660   8259  29898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:pollcount_1\/main_9
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 30507p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell10      1599   1599  23368  RISE       1
\RECIBE:BUART:pollcount_1\/main_9  macrocell44   6051   7650  30507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \RECIBE:BUART:pollcount_0\/main_8
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 30507p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RECIBE_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell10      1599   1599  23368  RISE       1
\RECIBE:BUART:pollcount_0\/main_8  macrocell45   6051   7650  30507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_status_3\/main_5
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 30534p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7623
-------------------------------------   ---- 
End-of-path arrival time (ps)           7623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       1948   1948  24300  RISE       1
\EMITE:BUART:rx_status_3\/main_5  macrocell32   5675   7623  30534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13018547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17109
-------------------------------------   ----- 
End-of-path arrival time (ps)           17109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q                macrocell41     1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_bitclk_enable\/main_4     macrocell14     8840  10090  13018547  RISE       1
\RECIBE:BUART:rx_bitclk_enable\/q          macrocell14     3350  13440  13018547  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell2   3670  17109  13018547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RECIBE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13019068p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17239
-------------------------------------   ----- 
End-of-path arrival time (ps)           17239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q            macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_counter_load\/main_2  macrocell13   8245   9495  13019068  RISE       1
\RECIBE:BUART:rx_counter_load\/q       macrocell13   3350  12845  13019068  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/load   count7cell    4394  17239  13019068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13019503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16154
-------------------------------------   ----- 
End-of-path arrival time (ps)           16154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q                macrocell23     1250   1250  13019503  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_2     macrocell5      8618   9868  13019503  RISE       1
\EMITE:BUART:rx_bitclk_enable\/q          macrocell5      3350  13218  13019503  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2936  16154  13019503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \EMITE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022371p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -5360
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13936
-------------------------------------   ----- 
End-of-path arrival time (ps)           13936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q            macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_counter_load\/main_4  macrocell4    7024   8274  13022371  RISE       1
\EMITE:BUART:rx_counter_load\/q       macrocell4    3350  11624  13022371  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/load   count7cell    2312  13936  13022371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:txn\/main_7
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13022609p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15548
-------------------------------------   ----- 
End-of-path arrival time (ps)           15548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022609  RISE       1
\RECIBE:BUART:txn_split\/main_10         macrocell34   7971   9911  13022609  RISE       1
\RECIBE:BUART:txn_split\/q               macrocell34   3350  13261  13022609  RISE       1
\RECIBE:BUART:txn\/main_7                macrocell36   2287  15548  13022609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:txn\/main_7
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13022816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15341
-------------------------------------   ----- 
End-of-path arrival time (ps)           15341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q      macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:txn_split\/main_3  macrocell1    8444   9694  13022816  RISE       1
\EMITE:BUART:txn_split\/q       macrocell1    3350  13044  13022816  RISE       1
\EMITE:BUART:txn\/main_7        macrocell21   2296  15341  13022816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13022816p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12840
-------------------------------------   ----- 
End-of-path arrival time (ps)           12840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q                macrocell38     1250   1250  13019068  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell2  11590  12840  13022816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:sRX:RxSts\/status_0
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13025074p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16093
-------------------------------------   ----- 
End-of-path arrival time (ps)           16093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q        macrocell23    1250   1250  13019503  RISE       1
\EMITE:BUART:rx_status_0\/main_2  macrocell7     8618   9868  13025074  RISE       1
\EMITE:BUART:rx_status_0\/q       macrocell7     3350  13218  13025074  RISE       1
\EMITE:BUART:sRX:RxSts\/status_0  statusicell1   2875  16093  13025074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:sRX:RxSts\/status_0
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13025133p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16034
-------------------------------------   ----- 
End-of-path arrival time (ps)           16034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q        macrocell41    1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_status_0\/main_5  macrocell16    7749   8999  13025133  RISE       1
\RECIBE:BUART:rx_status_0\/q       macrocell16    3350  12349  13025133  RISE       1
\RECIBE:BUART:sRX:RxSts\/status_0  statusicell2   3684  16034  13025133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \EMITE:BUART:sRX:RxSts\/status_1
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13025907p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  13025907  RISE       1
\EMITE:BUART:rx_status_1\/main_1                 macrocell8      3855   7435  13025907  RISE       1
\EMITE:BUART:rx_status_1\/q                      macrocell8      3350  10785  13025907  RISE       1
\EMITE:BUART:sRX:RxSts\/status_1                 statusicell1    4475  15259  13025907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q                macrocell23     1250   1250  13019503  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   8471   9721  13025936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \RECIBE:BUART:sRX:RxSts\/status_1
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13025971p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15196
-------------------------------------   ----- 
End-of-path arrival time (ps)           15196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  13025971  RISE       1
\RECIBE:BUART:rx_status_1\/main_1                 macrocell17     3846   7426  13025971  RISE       1
\RECIBE:BUART:rx_status_1\/q                      macrocell17     3350  10776  13025971  RISE       1
\RECIBE:BUART:sRX:RxSts\/status_1                 statusicell2    4420  15196  13025971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_3\/main_2
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13026240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11916
-------------------------------------   ----- 
End-of-path arrival time (ps)           11916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:rx_state_3\/main_2  macrocell25  10666  11916  13026240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_2\/main_2
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13026240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11916
-------------------------------------   ----- 
End-of-path arrival time (ps)           11916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:rx_state_2\/main_2  macrocell26  10666  11916  13026240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_2
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13026771p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11386
-------------------------------------   ----- 
End-of-path arrival time (ps)           11386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q         macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:rx_load_fifo\/main_2  macrocell24  10136  11386  13026771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_bitclk\/main_2
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13027153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11004
-------------------------------------   ----- 
End-of-path arrival time (ps)           11004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q      macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:rx_bitclk\/main_2  macrocell27   9754  11004  13027153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_4
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13027161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q        macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:pollcount_1\/main_4  macrocell44   9745  10995  13027161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_4
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13027161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q        macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:pollcount_0\/main_4  macrocell45   9745  10995  13027161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q                macrocell37     1250   1250  13022026  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell2   7114   8364  13027292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_bitclk\/main_2
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13027554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10602
-------------------------------------   ----- 
End-of-path arrival time (ps)           10602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q      macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_bitclk\/main_2  macrocell42   9352  10602  13027554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_3\/main_8
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13027590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022528  RISE       1
\EMITE:BUART:rx_state_3\/main_8         macrocell25   8627  10567  13027590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_2\/main_8
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13027590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022528  RISE       1
\EMITE:BUART:rx_state_2\/main_8         macrocell26   8627  10567  13027590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RECIBE:BUART:sRX:RxSts\/status_4
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13027639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13528
-------------------------------------   ----- 
End-of-path arrival time (ps)           13528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13027639  RISE       1
\RECIBE:BUART:rx_status_4\/main_1                 macrocell18     2924   6504  13027639  RISE       1
\RECIBE:BUART:rx_status_4\/q                      macrocell18     3350   9854  13027639  RISE       1
\RECIBE:BUART:sRX:RxSts\/status_4                 statusicell2    3674  13528  13027639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_1\/main_2
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13027713p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10444
-------------------------------------   ----- 
End-of-path arrival time (ps)           10444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:rx_state_1\/main_2  macrocell22   9194  10444  13027713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_status_3\/main_1
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13027713p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10444
-------------------------------------   ----- 
End-of-path arrival time (ps)           10444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q        macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:rx_status_3\/main_1  macrocell32   9194  10444  13027713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:rx_state_3\/main_8
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13027762p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022609  RISE       1
\RECIBE:BUART:rx_state_3\/main_8         macrocell40   8454  10394  13027762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:rx_state_2\/main_8
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13027762p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022609  RISE       1
\RECIBE:BUART:rx_state_2\/main_8         macrocell41   8454  10394  13027762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_4
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13028052p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10104
-------------------------------------   ----- 
End-of-path arrival time (ps)           10104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q       macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_state_0\/main_4  macrocell38   8854  10104  13028052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_load_fifo\/main_8
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13028111p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10046
-------------------------------------   ----- 
End-of-path arrival time (ps)           10046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022528  RISE       1
\EMITE:BUART:rx_load_fifo\/main_8       macrocell24   8106  10046  13028111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_2
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13028125p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10031
-------------------------------------   ----- 
End-of-path arrival time (ps)           10031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q         macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_2  macrocell39   8781  10031  13028125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_load_fifo\/q
Path End       : \EMITE:BUART:sRX:RxSts\/status_4
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13028230p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_load_fifo\/q      macrocell24    1250   1250  13028230  RISE       1
\EMITE:BUART:rx_status_4\/main_0  macrocell9     4724   5974  13028230  RISE       1
\EMITE:BUART:rx_status_4\/q       macrocell9     3350   9324  13028230  RISE       1
\EMITE:BUART:sRX:RxSts\/status_4  statusicell1   3613  12937  13028230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028364p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q                macrocell22     1250   1250  13022798  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6043   7293  13028364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q               macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_1  macrocell28   8444   9694  13028462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_3\/main_6
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13028519p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13022945  RISE       1
\EMITE:BUART:rx_state_3\/main_6         macrocell25   7697   9637  13028519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_2\/main_6
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13028519p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13022945  RISE       1
\EMITE:BUART:rx_state_2\/main_6         macrocell26   7697   9637  13028519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_load_fifo\/main_6
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13028527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13022945  RISE       1
\EMITE:BUART:rx_load_fifo\/main_6       macrocell24   7690   9630  13028527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:txn\/main_3
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13028678p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9479
-------------------------------------   ---- 
End-of-path arrival time (ps)           9479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q  macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:txn\/main_3    macrocell36   8229   9479  13028678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028678p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9479
-------------------------------------   ---- 
End-of-path arrival time (ps)           9479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q               macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/main_1  macrocell43   8229   9479  13028678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_3
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13028949p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9208
-------------------------------------   ---- 
End-of-path arrival time (ps)           9208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q        macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:pollcount_1\/main_3  macrocell44   7958   9208  13028949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_3
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13028949p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9208
-------------------------------------   ---- 
End-of-path arrival time (ps)           9208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q        macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:pollcount_0\/main_3  macrocell45   7958   9208  13028949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_5
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13029157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q       macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_state_1\/main_5  macrocell37   7749   8999  13029157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_3
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13029157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q        macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_status_3\/main_3  macrocell47   7749   8999  13029157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:txn\/main_5
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13029206p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q  macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:txn\/main_5    macrocell36   7701   8951  13029206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029206p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q               macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/main_3  macrocell43   7701   8951  13029206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:rx_load_fifo\/main_8
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13029305p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022609  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_8       macrocell39   6912   8852  13029305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13029740p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q       macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_state_3\/main_2  macrocell40   7167   8417  13029740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_2\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13029740p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q       macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_state_2\/main_2  macrocell41   7167   8417  13029740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \EMITE:BUART:rx_state_0\/main_7
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13029772p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                       macrocell29   1250   1250  13024297  RISE       1
\EMITE:BUART:rx_state_0\/main_7  macrocell23   7134   8384  13029772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : \EMITE:BUART:rx_bitclk\/main_5
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13029798p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13021895  RISE       1
\EMITE:BUART:rx_bitclk\/main_5          macrocell27   6419   8359  13029798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : \EMITE:BUART:rx_bitclk\/main_6
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13029798p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13021896  RISE       1
\EMITE:BUART:rx_bitclk\/main_6          macrocell27   6418   8358  13029798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13029838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q       macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:rx_state_0\/main_3  macrocell38   7069   8319  13029838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:txn\/main_2
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13029862p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q  macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:txn\/main_2    macrocell36   7045   8295  13029862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029862p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q               macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/main_0  macrocell43   7045   8295  13029862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_0\/main_4
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13029882p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_state_0\/main_4  macrocell23   7024   8274  13029882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_0\/main_3
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13029913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:rx_state_0\/main_3  macrocell23   6994   8244  13029913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:sRX:RxSts\/reset
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13030069p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Recovery time                                                     0
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11598
-------------------------------------   ----- 
End-of-path arrival time (ps)           11598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:reset_sr\/main_0                macrocell2     4776   5986  13030069  RISE       1
\EMITE:BUART:reset_sr\/q                     macrocell2     3350   9336  13030069  RISE       1
\EMITE:BUART:sRX:RxSts\/reset                statusicell1   2262  11598  13030069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \EMITE:BUART:rx_state_1\/main_3
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13030164p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  13025907  RISE       1
\EMITE:BUART:rx_state_1\/main_3                  macrocell22     4413   7993  13030164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:sRX:RxSts\/reset
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13030233p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Recovery time                                                       0
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:reset_sr\/main_0                macrocell11    3941   5151  13030233  RISE       1
\RECIBE:BUART:reset_sr\/q                     macrocell11    3350   8501  13030233  RISE       1
\RECIBE:BUART:sRX:RxSts\/reset                statusicell2   2933  11434  13030233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_4
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13030234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q         macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_4  macrocell39   6673   7923  13030234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:txn\/main_3
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13030234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q  macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:txn\/main_3    macrocell21   6673   7923  13030234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_state_3\/main_1
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13030258p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q       macrocell22   1250   1250  13022798  RISE       1
\EMITE:BUART:rx_state_3\/main_1  macrocell25   6649   7899  13030258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_bitclk\/main_1
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13030265p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q      macrocell22   1250   1250  13022798  RISE       1
\EMITE:BUART:rx_bitclk\/main_1  macrocell27   6641   7891  13030265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_state_0\/main_1
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13030310p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q       macrocell22   1250   1250  13022798  RISE       1
\EMITE:BUART:rx_state_0\/main_1  macrocell23   6597   7847  13030310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_1
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13030361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7796
-------------------------------------   ---- 
End-of-path arrival time (ps)           7796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q         macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_1  macrocell39   6546   7796  13030361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_3\/main_7
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13030397p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13024829  RISE       1
\EMITE:BUART:rx_state_3\/main_7         macrocell25   5819   7759  13030397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_2\/main_7
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13030397p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13024829  RISE       1
\EMITE:BUART:rx_state_2\/main_7         macrocell26   5819   7759  13030397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_load_fifo\/main_7
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13030411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13024829  RISE       1
\EMITE:BUART:rx_load_fifo\/main_7       macrocell24   5806   7746  13030411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_9
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13030488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  13024297  RISE       1
MODIN1_1/main_9  macrocell29   6419   7669  13030488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \EMITE:BUART:rx_status_3\/main_6
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13030531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                        macrocell29   1250   1250  13024297  RISE       1
\EMITE:BUART:rx_status_3\/main_6  macrocell32   6375   7625  13030531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_state_0\/main_5
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13030541p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q        macrocell27   1250   1250  13023029  RISE       1
\EMITE:BUART:rx_state_0\/main_5  macrocell23   6366   7616  13030541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_4
Path End       : \RECIBE:BUART:rx_state_0\/main_8
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13030662p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022609  RISE       1
\RECIBE:BUART:rx_state_0\/main_8         macrocell38   5554   7494  13030662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_state_0\/main_0
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13030709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:rx_state_0\/main_0              macrocell23    6238   7448  13030709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:txn\/main_5
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13030726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7430
-------------------------------------   ---- 
End-of-path arrival time (ps)           7430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q  macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:txn\/main_5    macrocell21   6180   7430  13030726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_3
Path End       : \EMITE:BUART:rx_state_2\/main_9
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13030729p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13025156  RISE       1
\EMITE:BUART:rx_state_2\/main_9         macrocell26   5487   7427  13030729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_0
Path End       : \EMITE:BUART:rx_bitclk\/main_7
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13030750p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7406
-------------------------------------   ---- 
End-of-path arrival time (ps)           7406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022849  RISE       1
\EMITE:BUART:rx_bitclk\/main_7          macrocell27   5466   7406  13030750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13030764p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7393
-------------------------------------   ---- 
End-of-path arrival time (ps)           7393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
MODIN1_1/main_0                              macrocell29    6183   7393  13030764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13030764p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7393
-------------------------------------   ---- 
End-of-path arrival time (ps)           7393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
MODIN1_0/main_0                              macrocell30    6183   7393  13030764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13030782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q  macrocell26   1250   1250  13022371  RISE       1
MODIN1_1/main_4             macrocell29   6125   7375  13030782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13030782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q  macrocell26   1250   1250  13022371  RISE       1
MODIN1_0/main_4             macrocell30   6125   7375  13030782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13030812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q  macrocell25   1250   1250  13022401  RISE       1
MODIN1_1/main_3             macrocell29   6095   7345  13030812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13030812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q  macrocell25   1250   1250  13022401  RISE       1
MODIN1_0/main_3             macrocell30   6095   7345  13030812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:txn\/main_2
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13030873p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q  macrocell22   1250   1250  13022798  RISE       1
\EMITE:BUART:txn\/main_2    macrocell21   6034   7284  13030873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_0\/main_2
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13030909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell23   1250   1250  13019503  RISE       1
\EMITE:BUART:rx_state_0\/main_2  macrocell23   5997   7247  13030909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_1
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13030940p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q         macrocell22   1250   1250  13022798  RISE       1
\EMITE:BUART:rx_load_fifo\/main_1  macrocell24   5967   7217  13030940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13030962p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13021895  RISE       1
MODIN1_1/main_5                         macrocell29   5255   7195  13030962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13030962p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13021895  RISE       1
MODIN1_0/main_5                         macrocell30   5255   7195  13030962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13030968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13021896  RISE       1
MODIN1_1/main_6                         macrocell29   5248   7188  13030968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13030968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13021896  RISE       1
MODIN1_0/main_6                         macrocell30   5248   7188  13030968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_load_fifo\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3130
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_load_fifo\/q            macrocell24     1250   1250  13028230  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   6286   7536  13031001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031036p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7121
-------------------------------------   ---- 
End-of-path arrival time (ps)           7121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q               macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_2  macrocell28   5871   7121  13031036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_3
Path End       : \RECIBE:BUART:rx_state_2\/main_9
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13031112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7044
-------------------------------------   ---- 
End-of-path arrival time (ps)           7044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13024561  RISE       1
\RECIBE:BUART:rx_state_2\/main_9         macrocell41   5104   7044  13031112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13031209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q  macrocell22   1250   1250  13022798  RISE       1
MODIN1_1/main_1             macrocell29   5698   6948  13031209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13031209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q  macrocell22   1250   1250  13022798  RISE       1
MODIN1_0/main_1             macrocell30   5698   6948  13031209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:HalfDuplexSend_last\/main_0
Capture Clock  : \EMITE:BUART:HalfDuplexSend_last\/clock_0
Path slack     : 13031253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6903
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:HalfDuplexSend_last\/main_0     macrocell20    5693   6903  13031253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:HalfDuplexSend_last\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_state_3\/main_0
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13031253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6903
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:rx_state_3\/main_0              macrocell25    5693   6903  13031253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_state_2\/main_1
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13031253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6903
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:rx_state_2\/main_1              macrocell26    5693   6903  13031253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_1\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_9
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13031268p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_1\/q      macrocell44   1250   1250  13025494  RISE       1
\RECIBE:BUART:rx_state_0\/main_9  macrocell38   5639   6889  13031268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031298p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q               macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_3  macrocell28   5609   6859  13031298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_1
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13031302p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q        macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:pollcount_1\/main_1  macrocell44   5605   6855  13031302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_1
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13031302p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q        macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:pollcount_0\/main_1  macrocell45   5605   6855  13031302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_4
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13031319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q       macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_state_3\/main_4  macrocell40   5588   6838  13031319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_state_2\/main_4
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13031319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q       macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_state_2\/main_4  macrocell41   5588   6838  13031319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:pollcount_1\/main_0
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13031334p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:pollcount_1\/main_0             macrocell44    5613   6823  13031334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:pollcount_0\/main_0
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13031334p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:pollcount_0\/main_0             macrocell45    5613   6823  13031334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_2\/q
Path End       : \RECIBE:BUART:rx_bitclk\/main_4
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13031346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_2\/q      macrocell41   1250   1250  13018547  RISE       1
\RECIBE:BUART:rx_bitclk\/main_4  macrocell42   5561   6811  13031346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_5
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13031382p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q        macrocell42   1250   1250  13021876  RISE       1
\RECIBE:BUART:rx_state_0\/main_5  macrocell38   5524   6774  13031382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_5
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031429p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q          macrocell27   1250   1250  13023029  RISE       1
\EMITE:BUART:rx_load_fifo\/main_5  macrocell24   5478   6728  13031429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:txn\/main_0
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13031518p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:txn\/main_0                     macrocell36    5429   6639  13031518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q               macrocell22   1250   1250  13022798  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_0  macrocell28   5337   6587  13031570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \RECIBE:BUART:rx_state_1\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13031651p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  13025971  RISE       1
\RECIBE:BUART:rx_state_1\/main_3                  macrocell37     2925   6505  13031651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_0
Path End       : \RECIBE:BUART:rx_bitclk\/main_7
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13031674p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13023489  RISE       1
\RECIBE:BUART:rx_bitclk\/main_7          macrocell42   4542   6482  13031674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_0
Path End       : \RECIBE:BUART:pollcount_1\/main_7
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13031697p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13023489  RISE       1
\RECIBE:BUART:pollcount_1\/main_7        macrocell44   4520   6460  13031697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_0
Path End       : \RECIBE:BUART:pollcount_0\/main_7
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13031697p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13023489  RISE       1
\RECIBE:BUART:pollcount_0\/main_7        macrocell45   4520   6460  13031697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_4
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13031720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6437
-------------------------------------   ---- 
End-of-path arrival time (ps)           6437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q       macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:rx_state_1\/main_4  macrocell37   5187   6437  13031720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_2
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13031720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6437
-------------------------------------   ---- 
End-of-path arrival time (ps)           6437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q        macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:rx_status_3\/main_2  macrocell47   5187   6437  13031720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:txn\/main_4
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13031725p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6432
-------------------------------------   ---- 
End-of-path arrival time (ps)           6432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q  macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:txn\/main_4    macrocell21   5182   6432  13031725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_bitclk\/main_1
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13031727p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q      macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:rx_bitclk\/main_1  macrocell42   5179   6429  13031727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_1\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_5
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13031730p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_1\/q       macrocell44   1250   1250  13025494  RISE       1
\RECIBE:BUART:rx_status_3\/main_5  macrocell47   5176   6426  13031730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_load_fifo\/main_0
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031783p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:rx_load_fifo\/main_0            macrocell24    5164   6374  13031783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_2
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13031823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q        macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:pollcount_1\/main_2  macrocell44   5083   6333  13031823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_2
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13031823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q        macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:pollcount_0\/main_2  macrocell45   5083   6333  13031823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_0\/main_9
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13032006p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13022945  RISE       1
\EMITE:BUART:rx_state_0\/main_9         macrocell23   4211   6151  13032006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_0\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_11
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13032051p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_0\/q       macrocell45   1250   1250  13025917  RISE       1
\RECIBE:BUART:rx_state_0\/main_11  macrocell38   4855   6105  13032051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_6
Path End       : \RECIBE:BUART:rx_state_3\/main_6
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13032107p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13025553  RISE       1
\RECIBE:BUART:rx_state_3\/main_6         macrocell40   4110   6050  13032107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_6
Path End       : \RECIBE:BUART:rx_state_2\/main_6
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13032107p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13025553  RISE       1
\RECIBE:BUART:rx_state_2\/main_6         macrocell41   4110   6050  13032107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_1
Path End       : \RECIBE:BUART:rx_bitclk\/main_6
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13032109p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13024070  RISE       1
\RECIBE:BUART:rx_bitclk\/main_6          macrocell42   4108   6048  13032109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_2
Path End       : \RECIBE:BUART:rx_bitclk\/main_5
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13032112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13024059  RISE       1
\RECIBE:BUART:rx_bitclk\/main_5          macrocell42   4105   6045  13032112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_5
Path End       : \RECIBE:BUART:rx_state_3\/main_7
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13032112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13025561  RISE       1
\RECIBE:BUART:rx_state_3\/main_7         macrocell40   4105   6045  13032112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_5
Path End       : \RECIBE:BUART:rx_state_2\/main_7
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13032112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13025561  RISE       1
\RECIBE:BUART:rx_state_2\/main_7         macrocell41   4105   6045  13032112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_6
Path End       : \RECIBE:BUART:rx_load_fifo\/main_6
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13025553  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_6       macrocell39   4094   6034  13032123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_5
Path End       : \RECIBE:BUART:rx_load_fifo\/main_7
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032129p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13025561  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_7       macrocell39   4088   6028  13032129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_0\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_7
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13032153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_0\/q       macrocell45   1250   1250  13025917  RISE       1
\RECIBE:BUART:rx_status_3\/main_7  macrocell47   4754   6004  13032153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_bitclk\/main_0
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13032171p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:rx_bitclk\/main_0               macrocell27    4776   5986  13032171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:txn\/main_6
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13032187p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q  macrocell27   1250   1250  13023029  RISE       1
\EMITE:BUART:txn\/main_6   macrocell21   4720   5970  13032187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13032192p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q       macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:rx_state_0\/main_1  macrocell38   4715   5965  13032192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_state_0\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13032225p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:rx_state_0\/main_0              macrocell38    4722   5932  13032225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:txn\/main_6
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13032256p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q  macrocell42   1250   1250  13021876  RISE       1
\RECIBE:BUART:txn\/main_6   macrocell36   4650   5900  13032256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_5
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032313p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q          macrocell42   1250   1250  13021876  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_5  macrocell39   4593   5843  13032313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:txn\/main_0
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13032358p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:txn\/main_0                     macrocell21    4588   5798  13032358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_load_fifo\/main_0
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032427p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_0            macrocell39    4519   5729  13032427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_6
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13032485p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q        macrocell42   1250   1250  13021876  RISE       1
\RECIBE:BUART:rx_state_1\/main_6  macrocell37   4422   5672  13032485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_4
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13032485p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q         macrocell42   1250   1250  13021876  RISE       1
\RECIBE:BUART:rx_status_3\/main_4  macrocell47   4422   5672  13032485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13032537p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q       macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:rx_state_3\/main_1  macrocell40   4370   5620  13032537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032541p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q  macrocell23   1250   1250  13019503  RISE       1
MODIN1_1/main_2             macrocell29   4365   5615  13032541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13032541p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q  macrocell23   1250   1250  13019503  RISE       1
MODIN1_0/main_2             macrocell30   4365   5615  13032541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:txn\/main_4
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13032648p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q  macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:txn\/main_4    macrocell36   4258   5508  13032648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032648p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q               macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/main_2  macrocell43   4258   5508  13032648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_stop1_reg\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_1\/main_4
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13032665p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:rx_state_1\/main_4  macrocell22   4242   5492  13032665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_status_3\/main_2
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13032665p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q        macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:rx_status_3\/main_2  macrocell32   4242   5492  13032665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_0\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13032713p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q       macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_state_0\/main_2  macrocell38   4193   5443  13032713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_state_1\/main_0
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13032740p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13023197  RISE       1
\EMITE:BUART:rx_state_1\/main_0              macrocell22    4206   5416  13032740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_2
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13032780p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q       macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_state_1\/main_2  macrocell37   4127   5377  13032780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_0\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_1
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13032780p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_0\/q        macrocell38   1250   1250  13019068  RISE       1
\RECIBE:BUART:rx_status_3\/main_1  macrocell47   4127   5377  13032780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_1
Path End       : \RECIBE:BUART:pollcount_1\/main_6
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13032842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13024070  RISE       1
\RECIBE:BUART:pollcount_1\/main_6        macrocell44   3374   5314  13032842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_1
Path End       : \RECIBE:BUART:pollcount_0\/main_6
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13032842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13024070  RISE       1
\RECIBE:BUART:pollcount_0\/main_6        macrocell45   3374   5314  13032842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_2
Path End       : \RECIBE:BUART:pollcount_1\/main_5
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13024059  RISE       1
\RECIBE:BUART:pollcount_1\/main_5        macrocell44   3372   5312  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_2
Path End       : \RECIBE:BUART:pollcount_0\/main_5
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13024059  RISE       1
\RECIBE:BUART:pollcount_0\/main_5        macrocell45   3372   5312  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_state_1\/main_6
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13032857p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q        macrocell27   1250   1250  13023029  RISE       1
\EMITE:BUART:rx_state_1\/main_6  macrocell22   4050   5300  13032857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_status_3\/main_4
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13032857p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q         macrocell27   1250   1250  13023029  RISE       1
\EMITE:BUART:rx_status_3\/main_4  macrocell32   4050   5300  13032857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \EMITE:BUART:rx_status_3\/main_7
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13032924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                        macrocell30   1250   1250  13026690  RISE       1
\EMITE:BUART:rx_status_3\/main_7  macrocell32   3983   5233  13032924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_0\/main_11
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13032965p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13022528  RISE       1
\EMITE:BUART:rx_state_0\/main_11        macrocell23   3251   5191  13032965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:HalfDuplexSend_last\/main_0
Capture Clock  : \RECIBE:BUART:HalfDuplexSend_last\/clock_0
Path slack     : 13032988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:HalfDuplexSend_last\/main_0     macrocell35    3959   5169  13032988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:HalfDuplexSend_last\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_state_3\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13032988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:rx_state_3\/main_0              macrocell40    3959   5169  13032988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_state_2\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13032988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:rx_state_2\/main_1              macrocell41    3959   5169  13032988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_bitclk\/main_0
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13033006p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:rx_bitclk\/main_0               macrocell42    3941   5151  13033006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_1\/main_5
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13033113p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_state_1\/main_5  macrocell22   3793   5043  13033113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_status_3\/main_3
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13033113p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q        macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_status_3\/main_3  macrocell32   3793   5043  13033113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN1_1/main_7
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033301p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022849  RISE       1
MODIN1_1/main_7                         macrocell29   2916   4856  13033301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN1_0/main_7
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033301p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022849  RISE       1
MODIN1_0/main_7                         macrocell30   2916   4856  13033301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_5
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13033356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q        macrocell42   1250   1250  13021876  RISE       1
\RECIBE:BUART:rx_state_3\/main_5  macrocell40   3550   4800  13033356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_bitclk\/q
Path End       : \RECIBE:BUART:rx_state_2\/main_5
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13033356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_bitclk\/q        macrocell42   1250   1250  13021876  RISE       1
\RECIBE:BUART:rx_state_2\/main_5  macrocell41   3550   4800  13033356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \EMITE:BUART:rx_state_0\/main_8
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                       macrocell30   1250   1250  13026690  RISE       1
\EMITE:BUART:rx_state_0\/main_8  macrocell23   3219   4469  13033687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_state_1\/main_1
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13033698p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q       macrocell22   1250   1250  13022798  RISE       1
\EMITE:BUART:rx_state_1\/main_1  macrocell22   3209   4459  13033698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_status_3\/main_0
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13033698p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q        macrocell22   1250   1250  13022798  RISE       1
\EMITE:BUART:rx_status_3\/main_0  macrocell32   3209   4459  13033698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_bitclk\/main_3
Capture Clock  : \RECIBE:BUART:rx_bitclk\/clock_0
Path slack     : 13033701p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q      macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:rx_bitclk\/main_3  macrocell42   3206   4456  13033701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_bitclk\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_load_fifo\/main_3
Capture Clock  : \RECIBE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033705p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q         macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:rx_load_fifo\/main_3  macrocell39   3202   4452  13033705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_3\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_3\/clock_0
Path slack     : 13033717p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q       macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:rx_state_3\/main_3  macrocell40   3190   4440  13033717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_3\/q
Path End       : \RECIBE:BUART:rx_state_2\/main_3
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13033717p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_3\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_3\/q       macrocell40   1250   1250  13020327  RISE       1
\RECIBE:BUART:rx_state_2\/main_3  macrocell41   3190   4440  13033717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_1
Path End       : \EMITE:BUART:rx_state_2\/main_0
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033734p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  13028105  RISE       1
\EMITE:BUART:rx_state_2\/main_0              macrocell26    3212   4422  13033734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \RECIBE:BUART:rx_state_1\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13033740p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell2   1210   1210  13022477  RISE       1
\RECIBE:BUART:rx_state_1\/main_0              macrocell37    3207   4417  13033740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_bitclk\/main_4
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13033746p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q      macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_bitclk\/main_4  macrocell27   3161   4411  13033746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_4
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033752p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q         macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_load_fifo\/main_4  macrocell24   3155   4405  13033752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_3\/main_4
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13033752p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_state_3\/main_4  macrocell25   3154   4404  13033752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_2\/main_4
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033752p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell26   1250   1250  13022371  RISE       1
\EMITE:BUART:rx_state_2\/main_4  macrocell26   3154   4404  13033752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_0\/main_10
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033876p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13024829  RISE       1
\EMITE:BUART:rx_state_0\/main_10        macrocell23   2340   4280  13033876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_6
Path End       : \RECIBE:BUART:rx_state_0\/main_6
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13033889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13025553  RISE       1
\RECIBE:BUART:rx_state_0\/main_6         macrocell38   2328   4268  13033889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sRX:RxBitCounter\/count_5
Path End       : \RECIBE:BUART:rx_state_0\/main_7
Capture Clock  : \RECIBE:BUART:rx_state_0\/clock_0
Path slack     : 13033892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13025561  RISE       1
\RECIBE:BUART:rx_state_0\/main_7         macrocell38   2325   4265  13033892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_0\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_bitclk\/main_3
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13034052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q      macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:rx_bitclk\/main_3  macrocell27   2855   4105  13034052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_1
Path End       : \RECIBE:BUART:rx_state_2\/main_0
Capture Clock  : \RECIBE:BUART:rx_state_2\/clock_0
Path slack     : 13034053p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:sCR_SyncCtl:CtrlReg\/control_1  controlcell2   1210   1210  13027502  RISE       1
\RECIBE:BUART:rx_state_2\/main_0              macrocell41    2894   4104  13034053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_2\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_3
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13034054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q         macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:rx_load_fifo\/main_3  macrocell24   2852   4102  13034054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_3\/main_3
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13034057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:rx_state_3\/main_3  macrocell25   2849   4099  13034057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_2\/main_3
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13034057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell25   1250   1250  13022401  RISE       1
\EMITE:BUART:rx_state_2\/main_3  macrocell26   2849   4099  13034057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_0\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_10
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13034362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_0\/q        macrocell45   1250   1250  13025917  RISE       1
\RECIBE:BUART:pollcount_1\/main_10  macrocell44   2545   3795  13034362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_0\/q
Path End       : \RECIBE:BUART:pollcount_0\/main_9
Capture Clock  : \RECIBE:BUART:pollcount_0\/clock_0
Path slack     : 13034362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_0\/q       macrocell45   1250   1250  13025917  RISE       1
\RECIBE:BUART:pollcount_0\/main_9  macrocell45   2545   3795  13034362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:pollcount_1\/q
Path End       : \RECIBE:BUART:pollcount_1\/main_8
Capture Clock  : \RECIBE:BUART:pollcount_1\/clock_0
Path slack     : 13034383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:pollcount_1\/q       macrocell44   1250   1250  13025494  RISE       1
\RECIBE:BUART:pollcount_1\/main_8  macrocell44   2524   3774  13034383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:pollcount_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_10
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034589p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT     slack  edge  Fanout
----------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q        macrocell30   1250   1250  13026690  RISE       1
MODIN1_1/main_10  macrocell29   2318   3568  13034589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_9
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034589p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  13026690  RISE       1
MODIN1_0/main_9  macrocell30   2318   3568  13034589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_state_1\/main_1
Capture Clock  : \RECIBE:BUART:rx_state_1\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q       macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:rx_state_1\/main_1  macrocell37   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_state_1\/q
Path End       : \RECIBE:BUART:rx_status_3\/main_0
Capture Clock  : \RECIBE:BUART:rx_status_3\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_state_1\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_state_1\/q        macrocell37   1250   1250  13022026  RISE       1
\RECIBE:BUART:rx_status_3\/main_0  macrocell47   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:txn\/q
Path End       : \RECIBE:BUART:txn\/main_1
Capture Clock  : \RECIBE:BUART:txn\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\RECIBE:BUART:txn\/q       macrocell36   1250   1250  13034603  RISE       1
\RECIBE:BUART:txn\/main_1  macrocell36   2304   3554  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:txn\/clock_0                                 macrocell36         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:txn\/q
Path End       : \EMITE:BUART:txn\/main_1
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:txn\/q       macrocell21   1250   1250  13034610  RISE       1
\EMITE:BUART:txn\/main_1  macrocell21   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_state_3\/main_5
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q        macrocell27   1250   1250  13023029  RISE       1
\EMITE:BUART:rx_state_3\/main_5  macrocell25   2242   3492  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_state_2\/main_5
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q        macrocell27   1250   1250  13023029  RISE       1
\EMITE:BUART:rx_state_2\/main_5  macrocell26   2242   3492  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_load_fifo\/q
Path End       : \RECIBE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RECIBE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034970p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_load_fifo\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_load_fifo\/q            macrocell39     1250   1250  13029664  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell2   2317   3567  13034970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RECIBE:BUART:rx_status_3\/q
Path End       : \RECIBE:BUART:sRX:RxSts\/status_3
Capture Clock  : \RECIBE:BUART:sRX:RxSts\/clock
Path slack     : 13036246p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (RECIBE_IntClock:R#1 vs. RECIBE_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:rx_status_3\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\RECIBE:BUART:rx_status_3\/q       macrocell47    1250   1250  13036246  RISE       1
\RECIBE:BUART:sRX:RxSts\/status_3  statusicell2   3671   4921  13036246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RECIBE:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_status_3\/q
Path End       : \EMITE:BUART:sRX:RxSts\/status_3
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13037057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_status_3\/q       macrocell32    1250   1250  13037057  RISE       1
\EMITE:BUART:sRX:RxSts\/status_3  statusicell1   2860   4110  13037057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

