// Seed: 3983160774
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  always for (id_1 = id_2 <-> id_2; 1; id_2 = 1) assume (id_1 < id_2);
endmodule
module module_1 (
    input  supply0 id_0,
    output supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_2;
  id_1(
      .id_0(1 / 1 <-> 1'b0), .id_1(id_2), .id_2(id_2), .id_3(id_2), .id_4(1'b0)
  );
  assign id_2 = id_2;
endmodule
