Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-03-25 03:15:01	19	19.97	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510752023	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx61opti:LTO=disable,TimerClockSource=default,chip=861,clock=16external,eesave=aenable,bod=4v3	1.6.7	312	9	1	false	0	0		0	
2019-03-25 03:15:08	19	19.97	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510752023	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx61opti:LTO=disable,TimerClockSource=default,chip=861,clock=16external,eesave=aenable,bod=4v3	1.6.9	312	9	1	false	0	0		0	
2019-03-25 03:15:16	19	19.97	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510752023	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx61opti:LTO=disable,TimerClockSource=default,chip=861,clock=16external,eesave=aenable,bod=4v3	1.6.13	312	9	1	false	0	0		0	
2019-03-25 03:15:21	19	19.97	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510752023	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx61opti:LTO=disable,TimerClockSource=default,chip=861,clock=16external,eesave=aenable,bod=4v3	1.8.5	312	9	1	false	0	0		0	
2019-03-25 03:15:27	19	19.97	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/510752023	push	false	false	master	449cee7805d71ed47c46f685c19b14927a6f05f1	28adba14817c...449cee7805d7	Merge pull request #306 from per1234/trim-trailing-whitespace	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx61opti:LTO=disable,TimerClockSource=default,chip=861,clock=16external,eesave=aenable,bod=4v3	1.8.9	312	9	1	false	0	0		0	
