//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//Tool Version: V1.9.9 (64-bit)
//Created Time: Sun Oct 27 21:01:31 2024

`timescale 100 ps/100 ps
module Integer_Division_Top(
	clk,
	rstn,
	dividend,
	divisor,
	quotient
);
input clk;
input rstn;
input [23:0] dividend;
input [15:0] divisor;
output [23:0] quotient;
wire GND;
wire VCC;
wire clk;
wire [23:0] dividend;
wire [15:0] divisor;
wire [23:0] quotient;
wire rstn;
wire \integer_division_inst/integer_division_no_rem_inst/n1861_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1862_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1863_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1864_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1865_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1866_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1867_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1868_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1869_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1870_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1871_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1872_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1873_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1874_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1875_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1876_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1877_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1878_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1879_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1880_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1881_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1882_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1883_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1884_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1861_7 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1861_8 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1861_9 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1861_10 ;
wire \integer_division_inst/integer_division_no_rem_inst/n1861_11 ;
wire \integer_division_inst/integer_division_no_rem_inst/n6_6 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[1]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[2]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[3]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[4]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[5]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[6]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[7]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[8]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[9]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[10]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[11]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[12]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[13]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[14]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[15]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[16]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[17]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[18]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[19]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[20]_1_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/sign[21]_1_3 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_dividend ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_divisor ;
wire [16:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[0] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[0] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] ;
wire [1:1] \integer_division_inst/integer_division_no_rem_inst/sign ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[1] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[1] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] ;
wire [2:2] \integer_division_inst/integer_division_no_rem_inst/sign_0 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[2] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[2] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] ;
wire [3:3] \integer_division_inst/integer_division_no_rem_inst/sign_1 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[3] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[3] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] ;
wire [4:4] \integer_division_inst/integer_division_no_rem_inst/sign_2 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[4] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[4] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] ;
wire [5:5] \integer_division_inst/integer_division_no_rem_inst/sign_3 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[5] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[5] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] ;
wire [6:6] \integer_division_inst/integer_division_no_rem_inst/sign_4 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[6] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[6] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] ;
wire [7:7] \integer_division_inst/integer_division_no_rem_inst/sign_5 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[7] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[7] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] ;
wire [8:8] \integer_division_inst/integer_division_no_rem_inst/sign_6 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[8] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[8] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] ;
wire [9:9] \integer_division_inst/integer_division_no_rem_inst/sign_7 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[9] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[9] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] ;
wire [10:10] \integer_division_inst/integer_division_no_rem_inst/sign_8 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[10] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[10] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] ;
wire [11:11] \integer_division_inst/integer_division_no_rem_inst/sign_9 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[11] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[11] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] ;
wire [12:12] \integer_division_inst/integer_division_no_rem_inst/sign_10 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[12] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[12] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] ;
wire [13:13] \integer_division_inst/integer_division_no_rem_inst/sign_11 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[13] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[13] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] ;
wire [14:14] \integer_division_inst/integer_division_no_rem_inst/sign_12 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[14] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[14] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] ;
wire [15:15] \integer_division_inst/integer_division_no_rem_inst/sign_13 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[15] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[15] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] ;
wire [16:16] \integer_division_inst/integer_division_no_rem_inst/sign_14 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[16] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[16] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] ;
wire [17:17] \integer_division_inst/integer_division_no_rem_inst/sign_15 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[17] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[17] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] ;
wire [18:18] \integer_division_inst/integer_division_no_rem_inst/sign_16 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[18] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[18] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] ;
wire [19:19] \integer_division_inst/integer_division_no_rem_inst/sign_17 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[19] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[19] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] ;
wire [20:20] \integer_division_inst/integer_division_no_rem_inst/sign_18 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[20] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[20] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] ;
wire [21:21] \integer_division_inst/integer_division_no_rem_inst/sign_19 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[21] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[21] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] ;
wire [22:22] \integer_division_inst/integer_division_no_rem_inst/sign_20 ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[22] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[22] ;
wire [23:0] \integer_division_inst/integer_division_no_rem_inst/reg_a[23] ;
wire [15:0] \integer_division_inst/integer_division_no_rem_inst/reg_b[23] ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n79_13 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n78_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n77_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n75_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n74_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n69_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n68_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n67_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n66_12 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_14 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_15 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_16 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_13 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_13 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_17 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_18 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n63_13 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n71_14 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n72_15 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n65_14 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n108_7 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n79_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n79_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n78_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n78_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n77_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n77_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n76_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n76_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n75_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n75_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n74_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n74_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n73_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n73_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n72_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n72_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n70_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n70_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n69_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n69_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n68_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n68_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n67_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n67_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n66_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n66_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n65_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n65_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n64_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n64_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n63_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n63_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n62_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n62_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n61_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n61_4 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_0_COUT ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n108_6 ;
wire [24:0] \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_9 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_14 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_19 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_24 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_29 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_34 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_39 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_44 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_49 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_50 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_2 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n79_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n79_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n78_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n78_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n77_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n77_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n76_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n76_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n75_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n75_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n74_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n74_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n73_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n73_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n72_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n72_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n71_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n71_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n70_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n70_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n69_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n69_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n68_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n68_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n67_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n67_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n66_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n66_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n65_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n65_3 ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n64_0_SUM ;
wire \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n64_3 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1861_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [23]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1861_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1861_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1862_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [22]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1862_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1862_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1863_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [21]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1863_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1863_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1864_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [20]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1864_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1864_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1865_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [19]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1865_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1865_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1866_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [18]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1866_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1866_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1867_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [17]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1867_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1867_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1868_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1868_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1868_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1869_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [15]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1869_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1869_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1870_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [14]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1870_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1870_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1871_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [13]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1871_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1871_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1872_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [12]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1872_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1872_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1873_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [11]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1873_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1873_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1874_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [10]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1874_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1874_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1875_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [9]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1875_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1875_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1876_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [8]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1876_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1876_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1877_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [7]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1877_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1877_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1878_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [6]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1878_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1878_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1879_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [5]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1879_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1879_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1880_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [4]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1880_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1880_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1881_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [3]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1881_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1881_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1882_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [2]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1882_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1882_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1883_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [1]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1883_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1883_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/n1884_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_7 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [0]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1884_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1884_s2 .INIT=4'h4;
LUT4 \integer_division_inst/integer_division_no_rem_inst/n1861_s3  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/n1861_8 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/n1861_9 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/n1861_10 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/n1861_11 ),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1861_7 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1861_s3 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_no_rem_inst/n1861_s4  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [5]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [7]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1861_8 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1861_s4 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_no_rem_inst/n1861_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [1]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [3]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1861_9 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1861_s5 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_no_rem_inst/n1861_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [13]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [15]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1861_10 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1861_s6 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_no_rem_inst/n1861_s7  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [9]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [11]),
	.F(\integer_division_inst/integer_division_no_rem_inst/n1861_11 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/n1861_s7 .INIT=16'h0001;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_22_s0  (
	.D(dividend[22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_21_s0  (
	.D(dividend[21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_20_s0  (
	.D(dividend[20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_19_s0  (
	.D(dividend[19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_18_s0  (
	.D(dividend[18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_17_s0  (
	.D(dividend[17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_16_s0  (
	.D(dividend[16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_15_s0  (
	.D(dividend[15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_14_s0  (
	.D(dividend[14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_13_s0  (
	.D(dividend[13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_12_s0  (
	.D(dividend[12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_11_s0  (
	.D(dividend[11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_10_s0  (
	.D(dividend[10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_9_s0  (
	.D(dividend[9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_8_s0  (
	.D(dividend[8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_7_s0  (
	.D(dividend[7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_6_s0  (
	.D(dividend[6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_5_s0  (
	.D(dividend[5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_4_s0  (
	.D(dividend[4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_3_s0  (
	.D(dividend[3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_2_s0  (
	.D(dividend[2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_1_s0  (
	.D(dividend[1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_0_s0  (
	.D(dividend[0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_15_s0  (
	.D(divisor[15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_14_s0  (
	.D(divisor[14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_13_s0  (
	.D(divisor[13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_12_s0  (
	.D(divisor[12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_11_s0  (
	.D(divisor[11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_10_s0  (
	.D(divisor[10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_9_s0  (
	.D(divisor[9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_8_s0  (
	.D(divisor[8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_7_s0  (
	.D(divisor[7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0  (
	.D(divisor[6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_5_s0  (
	.D(divisor[5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_4_s0  (
	.D(divisor[4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_3_s0  (
	.D(divisor[3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_2_s0  (
	.D(divisor[2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_1_s0  (
	.D(divisor[1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_divisor_0_s0  (
	.D(divisor[0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_divisor_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1861_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1862_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1863_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1864_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1865_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1866_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1867_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1868_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1869_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1870_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1871_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1872_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1873_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1874_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1875_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1876_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1877_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1878_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1879_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1880_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1881_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1882_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1883_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/quotient_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/n1884_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(quotient[0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/quotient_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/reg_dividend_23_s0  (
	.D(dividend[23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/reg_dividend_23_s0 .INIT=1'b0;
INV \integer_division_inst/integer_division_no_rem_inst/n6_s2  (
	.I(rstn),
	.O(\integer_division_inst/integer_division_no_rem_inst/n6_6 )
);
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [15]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [14]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_15 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_16 ),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s5 .INIT=16'h1000;
LUT2 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n79_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [0]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n79_13 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n79_s6 .INIT=4'h6;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n78_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [0]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [1]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n78_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n78_s5 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n77_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [0]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [2]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n77_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n77_s5 .INIT=16'h0BF4;
LUT2 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [3]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n75_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [4]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n75_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n75_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n74_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [3]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [5]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n74_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n74_s5 .INIT=16'h10EF;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_13 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [6]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_s5 .INIT=16'h40BF;
LUT2 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_13 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [9]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n69_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_13 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [10]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n69_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n69_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n68_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [9]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_13 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [11]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n68_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n68_s5 .INIT=16'h10EF;
LUT2 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n67_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_15 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [12]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n67_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n67_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n66_s5  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_15 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [13]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n66_12 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n66_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_15 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_16 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [15]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_14 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s6 .INIT=16'h40BF;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s7  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_17 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_18 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_15 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s7 .INIT=16'h4000;
LUT2 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s8  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [12]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_16 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s8 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [23]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [1]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_s6 .INIT=16'h000D;
LUT2 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [4]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_13 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_s6 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [7]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_17 ),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_13 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_s6 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s9  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [5]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [3]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_17 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s9 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s10  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [9]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [7]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_18 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_s10 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n63_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [15]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [14]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_15 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_16 ),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n63_13 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n63_s6 .INIT=16'hEFFF;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n71_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_17 ),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [8]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n71_14 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n71_s6 .INIT=16'h40BF;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n72_s7  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_13 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_17 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [7]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n72_15 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n72_s7 .INIT=8'h87;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n65_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_15 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [13]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [14]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n65_14 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n65_s6 .INIT=16'h02FD;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n63_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_14 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n65_14 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n66_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n67_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n68_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n69_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n70_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n71_14 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n72_15 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n73_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n74_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n75_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n76_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n77_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n78_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n79_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_dividend [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n64_12 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_divisor [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_24_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_24_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_23_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_23_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_22_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_22_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_21_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_21_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_20_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_20_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_19_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_19_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_18_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n61_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_18_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_17_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n62_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_17_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_16_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n63_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_16_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_15_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n64_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_15_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_14_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n65_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_14_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_13_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n66_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_13_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_12_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n67_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_12_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_11_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n68_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_11_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_10_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n69_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_10_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_9_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n70_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_9_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_8_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_8_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_7_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n72_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_7_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_6_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n73_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_6_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_5_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n74_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_5_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_4_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n75_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_4_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_3_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n76_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_3_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_2_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n77_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_2_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_1_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n78_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_1_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_0_s0  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n79_3 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_0_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n108_7 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n108_s2 .INIT=8'h53;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n108_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n79_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[0] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n79_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n79_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n79_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n78_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n79_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n78_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n78_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n78_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n77_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n78_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n77_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n77_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n77_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n76_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n77_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n76_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n76_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n76_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n75_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n76_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n75_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n75_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n75_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n74_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n75_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n74_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n74_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n74_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n73_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n74_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n73_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n73_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n73_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n72_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n73_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n72_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n72_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n72_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n72_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n70_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n70_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n70_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n70_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n69_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n70_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n69_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n69_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n69_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n68_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n69_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n68_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n68_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n68_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n67_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n68_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n67_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n67_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n67_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n66_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n67_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n66_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n66_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n66_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n65_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n66_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n65_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n65_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n65_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n64_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n65_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n64_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n64_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n64_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n63_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [15]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n64_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n63_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n63_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n63_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n62_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n63_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n62_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n62_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n62_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n61_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n62_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n61_4 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n61_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n61_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[0] [16]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n61_4 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n55_s .ALU_MODE=1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign[1]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[1]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign[1]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[1] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[1]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[1] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[1] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign[2]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[2]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign[2]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[2] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[2]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[2] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[2] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign[3]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[3]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign[3]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[3] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[3]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[3] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[3] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign[4]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[4]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign[4]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[4] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[4]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[4] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[4] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign[5]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[5]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign[5]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[5] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[5]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[5] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[5] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign[6]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[6]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign[6]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[6] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[6]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[6] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[6] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign[7]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[7]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign[7]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[7] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[7]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[7] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[7] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign[8]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[8]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign[8]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[8] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[8]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[8] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[8] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign[9]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[9]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign[9]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[9] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[9]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[9] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[9] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign[10]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[10]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign[10]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[10] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[10]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[10] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[10] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign[11]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[11]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign[11]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[11] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[11]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[11] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[11] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign[12]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[12]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign[12]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[12] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[12]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[12] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[12] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign[13]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[13]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign[13]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[13] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[13]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[13] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[13] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign[14]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[14]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign[14]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[14] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[14]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[14] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[14] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign[15]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[15]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign[15]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[15] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[15]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[15] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[15] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign[16]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[16]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign[16]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[16] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[16]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[16] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[16] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign[17]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[17]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign[17]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[17] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[17]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[17] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[17] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign[18]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[18]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign[18]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[18] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[18]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[18] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[18] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign[19]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[19]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign[19]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[19] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[19]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[19] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[19] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign[20]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[20]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign[20]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[20] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[20]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[20] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[20] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign[21]_1_s1  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.F(\integer_division_inst/integer_division_no_rem_inst/sign[21]_1_3 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign[21]_1_s1 .INIT=2'h1;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n108_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[21] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [0]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/sign[21]_1_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [1]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [2]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [3]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [4]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [5]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [6]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [7]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [8]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [9]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [10]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [11]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [12]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [13]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [14]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[21] [15]),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[21] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_no_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [24]),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n108_6 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n108_s2 .INIT=2'h1;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s2  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_14 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [23]),
	.I2(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_9 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s2 .INIT=8'h96;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s4  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_19 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [22]),
	.I3(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_14 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s4 .INIT=16'h147D;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s6  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_24 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [21]),
	.I3(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_19 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s6 .INIT=16'hEB82;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s8  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_29 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [20]),
	.I3(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_24 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s8 .INIT=16'hEB82;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s10  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_34 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [19]),
	.I3(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_29 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s10 .INIT=16'hEB82;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s12  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_39 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [18]),
	.I3(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_34 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s12 .INIT=16'hEB82;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s14  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_44 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [17]),
	.I3(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_39 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s14 .INIT=16'hEB82;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s16  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_49 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [16]),
	.I3(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_44 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s16 .INIT=16'hEB82;
LUT4 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s18  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_50 ),
	.I1(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I2(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [15]),
	.I3(GND),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_49 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s18 .INIT=16'hEB82;
LUT3 \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s19  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/sign_20 [22]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_2 ),
	.I2(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n64_3 ),
	.F(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_50 )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s19 .INIT=8'h8D;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [22]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [23])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [21]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [22])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [20]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [21])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [19]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [20])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [18]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [19])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [17]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [18])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [16]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [17])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [16])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_9 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_a[23] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [15]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [15])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [14]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [14])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [13]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [13])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [12]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [12])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [11]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [11])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [10]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [10])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [9]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [9])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [8]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [8])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [7]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [7])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [6]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [6])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [5]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [5])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [4]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [4])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [3]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [3])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [2]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [2])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [1]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [1])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFCE \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [0]),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\integer_division_inst/integer_division_no_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_no_rem_inst/reg_b[23] [0])
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_2 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_2 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n79_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_a[22] [23]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n79_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n79_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n79_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n78_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [0]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n79_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n78_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n78_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n78_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n77_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [1]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n78_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n77_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n77_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n77_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n76_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [2]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n77_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n76_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n76_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n76_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n75_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [3]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n76_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n75_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n75_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n75_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n74_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [4]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n75_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n74_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n74_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n74_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n73_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [5]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n74_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n73_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n73_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n73_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n72_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [6]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n73_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n72_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n72_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n72_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n71_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [7]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n72_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n71_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n71_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n71_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n70_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [8]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n71_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n70_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n70_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n70_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n69_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [9]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n70_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n69_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n69_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n69_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n68_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [10]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n69_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n68_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n68_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n68_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n67_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [11]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n68_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n67_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n67_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n67_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n66_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [12]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n67_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n66_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n66_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n66_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n65_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [13]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n66_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n65_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n65_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n65_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n64_s  (
	.I0(\integer_division_inst/integer_division_no_rem_inst/reg_sub_add[22] [14]),
	.I1(\integer_division_inst/integer_division_no_rem_inst/reg_b[22] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n65_3 ),
	.COUT(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n64_3 ),
	.SUM(\integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n64_0_SUM )
);
defparam \integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n64_s .ALU_MODE=1;
endmodule
