

================================================================
== Vitis HLS Report for 'aggr_std'
================================================================
* Date:           Mon Jan 17 11:00:10 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.992 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    54219|    55879|  0.181 ms|  0.186 ms|  54219|  55879|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_30    |aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2    |    40002|    40002|   0.133 ms|   0.133 ms|  40002|  40002|       no|
        |grp_aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2_fu_36  |aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2  |     4806|     4806|  16.018 us|  16.018 us|   4806|   4806|       no|
        |grp_aggr_mean_fu_44                                            |aggr_mean                                            |     7215|     8875|  24.048 us|  29.580 us|   7215|   8875|       no|
        |grp_aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4_fu_58  |aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4  |     2189|     2189|   7.296 us|   7.296 us|   2189|   2189|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        1|     3|    11814|   12455|    0|
|Memory               |       16|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     240|    -|
|Register             |        -|     -|       12|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       17|     3|    11826|   12695|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|    ~0|        1|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_aggr_mean_fu_44                                            |aggr_mean                                            |        1|   0|  9015|  5955|    0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2_fu_36  |aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2  |        0|   0|   191|   222|    0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4_fu_58  |aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4  |        0|   0|  2392|  6031|    0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_30    |aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2    |        0|   0|    51|   198|    0|
    |mul_32s_32s_54_2_1_U65                                         |mul_32s_32s_54_2_1                                   |        0|   3|   165|    49|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                          |                                                     |        1|   3| 11814| 12455|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |ssquare_V_U  |aggr_std_ssquare_V  |       16|  0|   0|    0|  40000|   32|     1|      1280000|
    +-------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                    |       16|  0|   0|    0|  40000|   32|     1|      1280000|
    +-------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  49|          9|    1|          9|
    |grp_fu_66_ce        |  14|          3|    1|          3|
    |grp_fu_66_p0        |  14|          3|   32|         96|
    |grp_fu_66_p1        |  14|          3|   32|         96|
    |out_3_V_address0    |  14|          3|   16|         48|
    |out_3_V_address1    |  14|          3|   16|         48|
    |out_3_V_ce0         |  14|          3|    1|          3|
    |out_3_V_ce1         |  14|          3|    1|          3|
    |out_3_V_d1          |  14|          3|   32|         96|
    |out_3_V_we1         |  14|          3|    1|          3|
    |ssquare_V_address1  |  14|          3|   16|         48|
    |ssquare_V_ce0       |   9|          2|    1|          2|
    |ssquare_V_ce1       |  14|          3|    1|          3|
    |ssquare_V_d1        |  14|          3|   32|         96|
    |ssquare_V_we1       |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 240|         50|  184|        557|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  8|   0|    8|          0|
    |grp_aggr_mean_fu_44_ap_start_reg                                            |  1|   0|    1|          0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2_fu_36_ap_start_reg  |  1|   0|    1|          0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_30_ap_start_reg    |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 12|   0|   12|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      aggr_std|  return value|
|message_V_address0   |  out|   16|   ap_memory|     message_V|         array|
|message_V_ce0        |  out|    1|   ap_memory|     message_V|         array|
|message_V_q0         |   in|   32|   ap_memory|     message_V|         array|
|mean_index_address0  |  out|   16|   ap_memory|    mean_index|         array|
|mean_index_ce0       |  out|    1|   ap_memory|    mean_index|         array|
|mean_index_q0        |   in|   32|   ap_memory|    mean_index|         array|
|index_buf_address0   |  out|    9|   ap_memory|     index_buf|         array|
|index_buf_ce0        |  out|    1|   ap_memory|     index_buf|         array|
|index_buf_q0         |   in|   32|   ap_memory|     index_buf|         array|
|out_3_V_address0     |  out|   16|   ap_memory|       out_3_V|         array|
|out_3_V_ce0          |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_q0           |   in|   32|   ap_memory|       out_3_V|         array|
|out_3_V_address1     |  out|   16|   ap_memory|       out_3_V|         array|
|out_3_V_ce1          |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_we1          |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_d1           |  out|   32|   ap_memory|       out_3_V|         array|
|out_0_V_address0     |  out|   16|   ap_memory|       out_0_V|         array|
|out_0_V_ce0          |  out|    1|   ap_memory|       out_0_V|         array|
|out_0_V_q0           |   in|   32|   ap_memory|       out_0_V|         array|
+---------------------+-----+-----+------------+--------------+--------------+

