// Seed: 2687336132
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always force id_2 = 1;
  final $display(1'b0, id_2);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  tri0 id_8;
  supply0 id_9 = id_8;
  assign id_6 = 1 - id_8 * 1 - 1 != 1;
  module_0(
      id_4, id_9, id_2
  );
endmodule
