<module name="WKUP_CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG0_PID" acronym="CFG0_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x21" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1" acronym="CFG0_MMR_CFG1" offset="0x8" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS" width="8" begin="7" end="0" resetval="0x255" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAGID" acronym="CFG0_JTAGID" offset="0x14" width="32" description="">
		<bitfield id="JTAGID_VARIANT" width="4" begin="31" end="28" resetval="0x0" description="Used to indicate new PGs" range="31 - 28" rwaccess="R"/> 
		<bitfield id="JTAGID_PARTNO" width="16" begin="27" end="12" resetval="0x48023" description="Part number for boundary scan" range="27 - 12" rwaccess="R"/> 
		<bitfield id="JTAGID_MFG" width="11" begin="11" end="1" resetval="0x23" description="Indicates manufacturer" range="11 - 1" rwaccess="R"/> 
		<bitfield id="JTAGID_LSB" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAG_USER_ID" acronym="CFG0_JTAG_USER_ID" offset="0x18" width="32" description="">
		<bitfield id="JTAG_USER_ID_USERCODE" width="32" begin="31" end="0" resetval="0x0" description="Device information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_DEVSTAT" acronym="CFG0_MAIN_DEVSTAT" offset="0x30" width="32" description="">
		<bitfield id="MAIN_DEVSTAT_BOOTMODE" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_BOOTCFG" acronym="CFG0_MAIN_BOOTCFG" offset="0x34" width="32" description="">
		<bitfield id="MAIN_BOOTCFG_BOOTMODE" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORz" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_BOOT_PROGRESS" acronym="CFG0_BOOT_PROGRESS" offset="0x44" width="32" description="">
		<bitfield id="BOOT_PROGRESS_PROGRESS" width="32" begin="31" end="0" resetval="0x0" description="Written by ROM to indicate boot progression.  Values and their meaning are determined by the ROM." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE0" acronym="CFG0_DEVICE_FEATURE0" offset="0x60" width="32" description="">
		<bitfield id="DEVICE_FEATURE0_R5FSS0_CORE0" width="1" begin="16" end="16" resetval="0x0" description="Main R5FSS CPU0 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE3" width="1" begin="3" end="3" resetval="0x0" description="MPU Cluster0 Core 3 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE2" width="1" begin="2" end="2" resetval="0x0" description="MPU Cluster0 Core 2 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0x0" description="MPU Cluster0 Core 1 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0x0" description="MPU Cluster0 Core 0 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE1" acronym="CFG0_DEVICE_FEATURE1" offset="0x64" width="32" description="">
		<bitfield id="DEVICE_FEATURE1_ATL_EN" width="1" begin="23" end="23" resetval="0x0" description="ATL Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="23" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C7X_1_CORE_EN" width="1" begin="17" end="17" resetval="0x0" description="C7x1  Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C7X_CORE_EN" width="1" begin="16" end="16" resetval="0x0" description="C7x0 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_GPU_ASTC_EN" width="1" begin="15" end="15" resetval="0x0" description="GPU Adaptive Scalable Texture Compression Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="15" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_GPU_EN" width="1" begin="12" end="12" resetval="0x0" description="GPU Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_AVC_DECODE_EN" width="1" begin="7" end="7" resetval="0x0" description="Video CODEC HEVC decode feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_AVC_ENCODE_EN" width="1" begin="6" end="6" resetval="0x0" description="Video CODEC HEVC encode feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_HEVC_DECODE_EN" width="1" begin="5" end="5" resetval="0x0" description="Video CODEC AVC decode feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_HEVC_ENCODE_EN" width="1" begin="4" end="4" resetval="0x0" description="Video CODEC AVC encode feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_EN" width="1" begin="3" end="3" resetval="0x0" description="Video CODEC Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_JPEG_ENC_EN" width="1" begin="2" end="2" resetval="0x0" description="JPEG Encoder Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VPAC0_EN" width="1" begin="0" end="0" resetval="0x0" description="VPAC0 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE2" acronym="CFG0_DEVICE_FEATURE2" offset="0x68" width="32" description="">
		<bitfield id="DEVICE_FEATURE2_MAIN_SRAM4M_1" width="1" begin="17" end="17" resetval="0x0" description="Availability of Main SRAM 4M Bank 1 Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MAIN_SRAM4M_0" width="1" begin="16" end="16" resetval="0x0" description="Availability of Main SRAM 4M Bank 0 Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SM_EN" width="1" begin="11" end="11" resetval="0x0" description="SA3SS Crypto Module SM2, SM3, SM4 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="11" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_PKA_EN" width="1" begin="10" end="10" resetval="0x0" description="SA3SS Crypto Module PKA Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_ENCR_EN" width="1" begin="9" end="9" resetval="0x0" description="SA3SS Crypto Module AES/3DES/DBRG Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SHA_EN" width="1" begin="8" end="8" resetval="0x0" description="SA3SS Crypto Module SHA/MD5 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_AES_AUTH_EN" width="1" begin="7" end="7" resetval="0x0" description="AES authentication availability in FlashSS and SMS Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCAN_FD_MODE" width="1" begin="0" end="0" resetval="0x0" description="FD mode availability (applies to all MCAN instances) Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE3" acronym="CFG0_DEVICE_FEATURE3" offset="0x6C" width="32" description="">
		<bitfield id="DEVICE_FEATURE3_VPAC_FEATURE_DIS1" width="1" begin="5" end="5" resetval="0x0" description="VPAC Feature 1 In-Availablity Field values (others are reserved): 1'b0 - AVAILABLE 1'b1 - NOT_AVAILABLE" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_VPAC_FEATURE_DIS0" width="1" begin="4" end="4" resetval="0x0" description="VPAC Feature 0 In-Availablity Field values (others are reserved): 1'b0 - AVAILABLE 1'b1 - NOT_AVAILABLE" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_MMA_PRESENT_1" width="1" begin="1" end="1" resetval="0x0" description="C7x1 MMA Feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_MMA_PRESENT" width="1" begin="0" end="0" resetval="0x0" description="C7x0 MMA Feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE6" acronym="CFG0_DEVICE_FEATURE6" offset="0x78" width="32" description="">
		<bitfield id="DEVICE_FEATURE6_SA3_UL" width="1" begin="5" end="5" resetval="0x0" description="SA3SS domain security accelerator availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="5" rwaccess="R"/>
	</register>
	<register id="CFG0_MAC_ID0" acronym="CFG0_MAC_ID0" offset="0x200" width="32" description="">
		<bitfield id="MAC_ID0_MACID_LO" width="32" begin="31" end="0" resetval="0x0" description="32 lsbs of MAC address" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAC_ID1" acronym="CFG0_MAC_ID1" offset="0x204" width="32" description="">
		<bitfield id="MAC_ID1_MACID_HI" width="16" begin="15" end="0" resetval="0x0" description="16 msbs of MAC address" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID0" acronym="CFG0_PCI_DEVICE_ID0" offset="0x210" width="32" description="">
		<bitfield id="PCI_DEVICE_ID0_ID0" width="32" begin="31" end="0" resetval="0x2953842764" description="ROM writes 32-bit Value from Customer OTP to Here" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID1" acronym="CFG0_PCI_DEVICE_ID1" offset="0x214" width="32" description="">
		<bitfield id="PCI_DEVICE_ID1_ID1" width="32" begin="31" end="0" resetval="0x2953842764" description="ROM writes 32-bit Value from Customer OTP to Here" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID0" acronym="CFG0_USB_DEVICE_ID0" offset="0x220" width="32" description="">
		<bitfield id="USB_DEVICE_ID0_ID0" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM writes 32-bit Value from Customer OTP to Here" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID1" acronym="CFG0_USB_DEVICE_ID1" offset="0x224" width="32" description="">
		<bitfield id="USB_DEVICE_ID1_ID1" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM writes 32-bit Value from Customer OTP to Here" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GP_SW0" acronym="CFG0_GP_SW0" offset="0x230" width="32" description="">
		<bitfield id="GP_SW0_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW1" acronym="CFG0_GP_SW1" offset="0x234" width="32" description="">
		<bitfield id="GP_SW1_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW2" acronym="CFG0_GP_SW2" offset="0x238" width="32" description="">
		<bitfield id="GP_SW2_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW3" acronym="CFG0_GP_SW3" offset="0x23C" width="32" description="">
		<bitfield id="GP_SW3_VAL" width="4" begin="3" end="0" resetval="0x0" description="general purpose value" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CBA_ERR_STAT" acronym="CFG0_CBA_ERR_STAT" offset="0x270" width="32" description="">
		<bitfield id="CBA_ERR_STAT_DBG_CBA_ERR" width="1" begin="31" end="31" resetval="0x0" description="Access Error from Main Debug CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_WKUP_DM_CBA_ERR" width="1" begin="25" end="25" resetval="0x0" description="Access Error from Wkup Device Manager CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="25" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_WKUP_SAFE_CBA_ERR" width="1" begin="24" end="24" resetval="0x0" description="Access Error from Wkup Safe CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="24" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MCU_CBA_ERR" width="1" begin="20" end="20" resetval="0x0" description="Access Error from MCU CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="20" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_AUDIO_CBA_ERR" width="1" begin="16" end="16" resetval="0x0" description="Access Error from Main Audio CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="16" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_RT_DATA_CBA_ERR" width="1" begin="15" end="15" resetval="0x0" description="Access Error from Main RT DATA CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="15" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_RT_CFG_CBA_ERR" width="1" begin="14" end="14" resetval="0x0" description="Access Error from Main RT CFG CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="14" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_IPCSS_CBA_ERR" width="1" begin="13" end="13" resetval="0x0" description="Access Error from Main IPCSS CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="13" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_MCASP_CBA_ERR" width="1" begin="12" end="12" resetval="0x0" description="Access Error from Main McASP CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="12" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_MISC_PERI_CBA_ERR" width="1" begin="11" end="11" resetval="0x0" description="Access Errror from Main Misc. Peripheral CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="11" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_FW_CBA_ERR" width="1" begin="5" end="5" resetval="0x0" description="Access Error from Main Firewall CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="5" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_DATA_CBA_ERR" width="1" begin="4" end="4" resetval="0x0" description="Access Error from Main Data CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_CENTRAL_CBA_ERR" width="1" begin="3" end="3" resetval="0x0" description="Access Error from Main Central CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_INFRA_CBA_ERR" width="1" begin="0" end="0" resetval="0x0" description="Access Error from Main Infrastructure CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_ACCESS_ERR_STAT" acronym="CFG0_ACCESS_ERR_STAT" offset="0x280" width="32" description="">
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN9" width="1" begin="9" end="9" resetval="0x0" description="Access Error Detected in MCU PadCfg MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="9" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN8" width="1" begin="8" end="8" resetval="0x0" description="Access Error Detected in MCU Ctrl MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="8" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN4" width="1" begin="4" end="4" resetval="0x0" description="Access Error Detected in MAIN PadCfg MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN3" width="1" begin="3" end="3" resetval="0x0" description="Access Error Detected in MAIN Ctrl MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN0" width="1" begin="0" end="0" resetval="0x0" description="Access Error Detected in WKUP Ctrl MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0" acronym="CFG0_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1" acronym="CFG0_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status" acronym="CFG0_intr_raw_status" offset="0x1010" width="32" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear" acronym="CFG0_intr_enabled_status_clear" offset="0x1014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable" acronym="CFG0_intr_enable" offset="0x1018" width="32" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear" acronym="CFG0_intr_enable_clear" offset="0x101C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi" acronym="CFG0_eoi" offset="0x1020" width="32" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address" acronym="CFG0_fault_address" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status" acronym="CFG0_fault_type_status" offset="0x1028" width="32" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status" acronym="CFG0_fault_attr_status" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear" acronym="CFG0_fault_clear" offset="0x1030" width="32" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0_READONLY" acronym="CFG0_CLAIMREG_P0_R0_READONLY" offset="0x1100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1_READONLY" acronym="CFG0_CLAIMREG_P0_R1_READONLY" offset="0x1104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2_READONLY" acronym="CFG0_CLAIMREG_P0_R2_READONLY" offset="0x1108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3_READONLY" acronym="CFG0_CLAIMREG_P0_R3_READONLY" offset="0x110C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4_READONLY" acronym="CFG0_CLAIMREG_P0_R4_READONLY" offset="0x1110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5_READONLY" acronym="CFG0_CLAIMREG_P0_R5_READONLY" offset="0x1114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6_READONLY" acronym="CFG0_CLAIMREG_P0_R6_READONLY" offset="0x1118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PID_PROXY" acronym="CFG0_PID_PROXY" offset="0x2000" width="32" description="">
		<bitfield id="PID_MSB16_PROXY" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC_PROXY" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR_PROXY" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM_PROXY" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR_PROXY" width="6" begin="5" end="0" resetval="0x21" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1_PROXY" acronym="CFG0_MMR_CFG1_PROXY" offset="0x2008" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS_PROXY" width="8" begin="7" end="0" resetval="0x255" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAGID_PROXY" acronym="CFG0_JTAGID_PROXY" offset="0x2014" width="32" description="">
		<bitfield id="JTAGID_VARIANT_PROXY" width="4" begin="31" end="28" resetval="0x0" description="Used to indicate new PGs" range="31 - 28" rwaccess="R"/> 
		<bitfield id="JTAGID_PARTNO_PROXY" width="16" begin="27" end="12" resetval="0x48023" description="Part number for boundary scan" range="27 - 12" rwaccess="R"/> 
		<bitfield id="JTAGID_MFG_PROXY" width="11" begin="11" end="1" resetval="0x23" description="Indicates manufacturer" range="11 - 1" rwaccess="R"/> 
		<bitfield id="JTAGID_LSB_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAG_USER_ID_PROXY" acronym="CFG0_JTAG_USER_ID_PROXY" offset="0x2018" width="32" description="">
		<bitfield id="JTAG_USER_ID_USERCODE_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Device information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_DEVSTAT_PROXY" acronym="CFG0_MAIN_DEVSTAT_PROXY" offset="0x2030" width="32" description="">
		<bitfield id="MAIN_DEVSTAT_BOOTMODE_PROXY" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_BOOTCFG_PROXY" acronym="CFG0_MAIN_BOOTCFG_PROXY" offset="0x2034" width="32" description="">
		<bitfield id="MAIN_BOOTCFG_BOOTMODE_PROXY" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORz" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_BOOT_PROGRESS_PROXY" acronym="CFG0_BOOT_PROGRESS_PROXY" offset="0x2044" width="32" description="">
		<bitfield id="BOOT_PROGRESS_PROGRESS_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Written by ROM to indicate boot progression.  Values and their meaning are determined by the ROM." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE0_PROXY" acronym="CFG0_DEVICE_FEATURE0_PROXY" offset="0x2060" width="32" description="">
		<bitfield id="DEVICE_FEATURE0_R5FSS0_CORE0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Main R5FSS CPU0 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MPU Cluster0 Core 3 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MPU Cluster0 Core 2 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MPU Cluster0 Core 1 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MPU Cluster0 Core 0 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE1_PROXY" acronym="CFG0_DEVICE_FEATURE1_PROXY" offset="0x2064" width="32" description="">
		<bitfield id="DEVICE_FEATURE1_ATL_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="ATL Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="23" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C7X_1_CORE_EN_PROXY" width="1" begin="17" end="17" resetval="0x0" description="C7x1  Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_C7X_CORE_EN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="C7x0 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_GPU_ASTC_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="GPU Adaptive Scalable Texture Compression Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="15" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_GPU_EN_PROXY" width="1" begin="12" end="12" resetval="0x0" description="GPU Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="12" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_AVC_DECODE_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Video CODEC HEVC decode feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_AVC_ENCODE_EN_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Video CODEC HEVC encode feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="6" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_HEVC_DECODE_EN_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Video CODEC AVC decode feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_HEVC_ENCODE_EN_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Video CODEC AVC encode feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VID_ENCODER_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Video CODEC Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_JPEG_ENC_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="JPEG Encoder Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE1_VPAC0_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="VPAC0 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE2_PROXY" acronym="CFG0_DEVICE_FEATURE2_PROXY" offset="0x2068" width="32" description="">
		<bitfield id="DEVICE_FEATURE2_MAIN_SRAM4M_1_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Availability of Main SRAM 4M Bank 1 Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MAIN_SRAM4M_0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Availability of Main SRAM 4M Bank 0 Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SM_EN_PROXY" width="1" begin="11" end="11" resetval="0x0" description="SA3SS Crypto Module SM2, SM3, SM4 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="11" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_PKA_EN_PROXY" width="1" begin="10" end="10" resetval="0x0" description="SA3SS Crypto Module PKA Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_ENCR_EN_PROXY" width="1" begin="9" end="9" resetval="0x0" description="SA3SS Crypto Module AES/3DES/DBRG Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SHA_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="SA3SS Crypto Module SHA/MD5 Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_AES_AUTH_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="AES authentication availability in FlashSS and SMS Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCAN_FD_MODE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="FD mode availability (applies to all MCAN instances) Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE3_PROXY" acronym="CFG0_DEVICE_FEATURE3_PROXY" offset="0x206C" width="32" description="">
		<bitfield id="DEVICE_FEATURE3_VPAC_FEATURE_DIS1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="VPAC Feature 1 In-Availablity Field values (others are reserved): 1'b0 - AVAILABLE 1'b1 - NOT_AVAILABLE" range="5" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_VPAC_FEATURE_DIS0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="VPAC Feature 0 In-Availablity Field values (others are reserved): 1'b0 - AVAILABLE 1'b1 - NOT_AVAILABLE" range="4" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_MMA_PRESENT_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="C7x1 MMA Feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE3_MMA_PRESENT_PROXY" width="1" begin="0" end="0" resetval="0x0" description="C7x0 MMA Feature Availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE6_PROXY" acronym="CFG0_DEVICE_FEATURE6_PROXY" offset="0x2078" width="32" description="">
		<bitfield id="DEVICE_FEATURE6_SA3_UL_PROXY" width="1" begin="5" end="5" resetval="0x0" description="SA3SS domain security accelerator availability Field values (others are reserved): 1'b0 - NOT_AVAILABLE 1'b1 - AVAILABLE" range="5" rwaccess="R"/>
	</register>
	<register id="CFG0_MAC_ID0_PROXY" acronym="CFG0_MAC_ID0_PROXY" offset="0x2200" width="32" description="">
		<bitfield id="MAC_ID0_MACID_LO_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32 lsbs of MAC address" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAC_ID1_PROXY" acronym="CFG0_MAC_ID1_PROXY" offset="0x2204" width="32" description="">
		<bitfield id="MAC_ID1_MACID_HI_PROXY" width="16" begin="15" end="0" resetval="0x0" description="16 msbs of MAC address" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID0_PROXY" acronym="CFG0_PCI_DEVICE_ID0_PROXY" offset="0x2210" width="32" description="">
		<bitfield id="PCI_DEVICE_ID0_ID0_PROXY" width="32" begin="31" end="0" resetval="0x2953842764" description="ROM writes 32-bit Value from Customer OTP to Here" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID1_PROXY" acronym="CFG0_PCI_DEVICE_ID1_PROXY" offset="0x2214" width="32" description="">
		<bitfield id="PCI_DEVICE_ID1_ID1_PROXY" width="32" begin="31" end="0" resetval="0x2953842764" description="ROM writes 32-bit Value from Customer OTP to Here" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID0_PROXY" acronym="CFG0_USB_DEVICE_ID0_PROXY" offset="0x2220" width="32" description="">
		<bitfield id="USB_DEVICE_ID0_ID0_PROXY" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM writes 32-bit Value from Customer OTP to Here" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID1_PROXY" acronym="CFG0_USB_DEVICE_ID1_PROXY" offset="0x2224" width="32" description="">
		<bitfield id="USB_DEVICE_ID1_ID1_PROXY" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM writes 32-bit Value from Customer OTP to Here" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GP_SW0_PROXY" acronym="CFG0_GP_SW0_PROXY" offset="0x2230" width="32" description="">
		<bitfield id="GP_SW0_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW1_PROXY" acronym="CFG0_GP_SW1_PROXY" offset="0x2234" width="32" description="">
		<bitfield id="GP_SW1_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW2_PROXY" acronym="CFG0_GP_SW2_PROXY" offset="0x2238" width="32" description="">
		<bitfield id="GP_SW2_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW3_PROXY" acronym="CFG0_GP_SW3_PROXY" offset="0x223C" width="32" description="">
		<bitfield id="GP_SW3_VAL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="general purpose value" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CBA_ERR_STAT_PROXY" acronym="CFG0_CBA_ERR_STAT_PROXY" offset="0x2270" width="32" description="">
		<bitfield id="CBA_ERR_STAT_DBG_CBA_ERR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Access Error from Main Debug CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_WKUP_DM_CBA_ERR_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Access Error from Wkup Device Manager CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="25" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_WKUP_SAFE_CBA_ERR_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Access Error from Wkup Safe CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="24" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MCU_CBA_ERR_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Access Error from MCU CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="20" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_AUDIO_CBA_ERR_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Access Error from Main Audio CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="16" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_RT_DATA_CBA_ERR_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Access Error from Main RT DATA CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="15" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_RT_CFG_CBA_ERR_PROXY" width="1" begin="14" end="14" resetval="0x0" description="Access Error from Main RT CFG CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="14" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_IPCSS_CBA_ERR_PROXY" width="1" begin="13" end="13" resetval="0x0" description="Access Error from Main IPCSS CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="13" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_MCASP_CBA_ERR_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Access Error from Main McASP CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="12" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_MISC_PERI_CBA_ERR_PROXY" width="1" begin="11" end="11" resetval="0x0" description="Access Errror from Main Misc. Peripheral CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="11" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_FW_CBA_ERR_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Access Error from Main Firewall CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="5" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_DATA_CBA_ERR_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Access Error from Main Data CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_CENTRAL_CBA_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Access Error from Main Central CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_INFRA_CBA_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Access Error from Main Infrastructure CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_ACCESS_ERR_STAT_PROXY" acronym="CFG0_ACCESS_ERR_STAT_PROXY" offset="0x2280" width="32" description="">
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN9_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Access Error Detected in MCU PadCfg MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="9" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN8_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Access Error Detected in MCU Ctrl MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="8" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN4_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Access Error Detected in MAIN PadCfg MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Access Error Detected in MAIN Ctrl MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Access Error Detected in WKUP Ctrl MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0_PROXY" acronym="CFG0_LOCK0_KICK0_PROXY" offset="0x3008" width="32" description="">
		<bitfield id="LOCK0_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1_PROXY" acronym="CFG0_LOCK0_KICK1_PROXY" offset="0x300C" width="32" description="">
		<bitfield id="LOCK0_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status_PROXY" acronym="CFG0_intr_raw_status_PROXY" offset="0x3010" width="32" description="">
		<bitfield id="PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear_PROXY" acronym="CFG0_intr_enabled_status_clear_PROXY" offset="0x3014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable_PROXY" acronym="CFG0_intr_enable_PROXY" offset="0x3018" width="32" description="">
		<bitfield id="PROXY_ERR_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear_PROXY" acronym="CFG0_intr_enable_clear_PROXY" offset="0x301C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi_PROXY" acronym="CFG0_eoi_PROXY" offset="0x3020" width="32" description="">
		<bitfield id="EOI_VECTOR_PROXY" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address_PROXY" acronym="CFG0_fault_address_PROXY" offset="0x3024" width="32" description="">
		<bitfield id="FAULT_ADDR_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status_PROXY" acronym="CFG0_fault_type_status_PROXY" offset="0x3028" width="32" description="">
		<bitfield id="FAULT_NS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status_PROXY" acronym="CFG0_fault_attr_status_PROXY" offset="0x302C" width="32" description="">
		<bitfield id="FAULT_XID_PROXY" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID_PROXY" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear_PROXY" acronym="CFG0_fault_clear_PROXY" offset="0x3030" width="32" description="">
		<bitfield id="FAULT_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0" acronym="CFG0_CLAIMREG_P0_R0" offset="0x3100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1" acronym="CFG0_CLAIMREG_P0_R1" offset="0x3104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2" acronym="CFG0_CLAIMREG_P0_R2" offset="0x3108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3" acronym="CFG0_CLAIMREG_P0_R3" offset="0x310C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4" acronym="CFG0_CLAIMREG_P0_R4" offset="0x3110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5" acronym="CFG0_CLAIMREG_P0_R5" offset="0x3114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6" acronym="CFG0_CLAIMREG_P0_R6" offset="0x3118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_PHY_CTRL" acronym="CFG0_USB0_PHY_CTRL" offset="0x4008" width="32" description="">
		<bitfield id="USB0_PHY_CTRL_CORE_VOLTAGE" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage Option: 0.85V or 0.75/0.80V Field values (others are reserved): 1'b0 - V_0P85 1'b1 - V_0P75_0P80" range="31" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_REF_SEL" width="4" begin="3" end="0" resetval="0x6" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should be set to match the frequency of the USB0 input clock, as selected by the USB0_CLKSEL register Field values (others are reserved): 4'b0000 - MHZ_9P6 4'b0001 - MHZ_10 4'b0010 - MHZ_12 4'b0011 - MHZ_19P2 4'b0100 - MHZ_20 4'b0101 - MHZ_24 4'b0110 - MHZ_25 4'b0111 - MHZ_26 4'b1000 - MHZ_38P4 4'b1001 - MHZ_40 4'b1010 - MHZ_48 4'b1011 - MHZ_50 4'b1100 - MHZ_52" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB1_PHY_CTRL" acronym="CFG0_USB1_PHY_CTRL" offset="0x4018" width="32" description="">
		<bitfield id="USB1_PHY_CTRL_CORE_VOLTAGE" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage Option: 0.85V or 0.75/0.80V Field values (others are reserved): 1'b0 - V_0P85 1'b1 - V_0P75_0P80" range="31" rwaccess="R/W"/> 
		<bitfield id="USB1_PHY_CTRL_PLL_REF_SEL" width="4" begin="3" end="0" resetval="0x6" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should be set to match the frequency of the USB1 input clock, as selected by the USB1_CLKSEL register Field values (others are reserved): 4'b0000 - MHZ_9P6 4'b0001 - MHZ_10 4'b0010 - MHZ_12 4'b0011 - MHZ_19P2 4'b0100 - MHZ_20 4'b0101 - MHZ_24 4'b0110 - MHZ_25 4'b0111 - MHZ_26 4'b1000 - MHZ_38P4 4'b1001 - MHZ_40 4'b1010 - MHZ_48 4'b1011 - MHZ_50 4'b1100 - MHZ_52" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE0_CTRL" acronym="CFG0_PCIE0_CTRL" offset="0x4070" width="32" description="">
		<bitfield id="PCIE0_CTRL_MODE_SEL" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode Field values (others are reserved): 1'b0 - ENDPOINT 1'b1 - ROOT_COMPLEX" range="7" rwaccess="R/W"/> 
		<bitfield id="PCIE0_CTRL_GENERATION_SEL" width="2" begin="1" end="0" resetval="0x1" description="Configures  the PCIe generation support in the PCIe capabilities linked-list Field values (others are reserved): 2'b00 - GEN1 2'b01 - GEN2 2'b10 - GEN3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO0_CTRL" acronym="CFG0_SDIO0_CTRL" offset="0x41B4" width="32" description="">
		<bitfield id="SDIO0_CTRL_DRV_STR" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength Note: Values other than the reset value may invalidate the datasheet timing parameters and therefore should not be used..  Default is an efuse trimmed value,  trimmed to aproximately 40 Ohms.  Expected values for trim are between DS_10 and DS_19.  Changing the value of this field is not recommended. Field values (others are reserved): 5'b11111 - DS_31 (MAX) 5'b11110 - DS_30 5'b11101 - DS_29 5'b11100 - DS_28 5'b11011 - DS_27 5'b11010 - DS_26 5'b11001 - DS_25 5'b11000 - DS_24 5'b10111 - DS_23 5'b10110 - DS_22 5'b10101 - DS_21 5'b10100 - DS_20 5'b10011 - DS_19 5'b10010 - DS_18 5'b10001 - DS_17 5'b10000 - DS_16 5'b01111 - DS_15 5'b01110 - DS_14 5'b01101 - DS_13 5'b01100 - DS_12 5'b01011 - DS_11 5'b01010 - DS_10 5'b01001 - DS_9 5'b01000 - DS_8 5'b00111 - DS_7 5'b00110 - DS_6 5'b00101 - DS_5 5'b00100 - DS_4 5'b00011 - DS_3 5'b00010 - DS_2 5'b00001 - DS_1 5'b00000 - DS_0 (MIN)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO1_CTRL" acronym="CFG0_SDIO1_CTRL" offset="0x41B8" width="32" description="">
		<bitfield id="SDIO1_CTRL_DRV_STR" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength Note: Values other than the reset value may invalidate the datasheet timing parameters and therefore should not be used..  Default is an efuse trimmed value,  trimmed to aproximately 40 Ohms.  Expected values for trim are between DS_10 and DS_19.  Changing the value of this field is not recommended. Field values (others are reserved): 5'b11111 - DS_31 (MAX) 5'b11110 - DS_30 5'b11101 - DS_29 5'b11100 - DS_28 5'b11011 - DS_27 5'b11010 - DS_26 5'b11001 - DS_25 5'b11000 - DS_24 5'b10111 - DS_23 5'b10110 - DS_22 5'b10101 - DS_21 5'b10100 - DS_20 5'b10011 - DS_19 5'b10010 - DS_18 5'b10001 - DS_17 5'b10000 - DS_16 5'b01111 - DS_15 5'b01110 - DS_14 5'b01101 - DS_13 5'b01100 - DS_12 5'b01011 - DS_11 5'b01010 - DS_10 5'b01001 - DS_9 5'b01000 - DS_8 5'b00111 - DS_7 5'b00110 - DS_6 5'b00101 - DS_5 5'b00100 - DS_4 5'b00011 - DS_3 5'b00010 - DS_2 5'b00001 - DS_1 5'b00000 - DS_0 (MIN)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO2_CTRL" acronym="CFG0_SDIO2_CTRL" offset="0x41BC" width="32" description="">
		<bitfield id="SDIO2_CTRL_DRV_STR" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength Note: Values other than the reset value may invalidate the datasheet timing parameters and therefore should not be used..  Default is an efuse trimmed value,  trimmed to aproximately 40 Ohms.  Expected values for trim are between DS_10 and DS_19.  Changing the value of this field is not recommended. Field values (others are reserved): 5'b11111 - DS_31 (MAX) 5'b11110 - DS_30 5'b11101 - DS_29 5'b11100 - DS_28 5'b11011 - DS_27 5'b11010 - DS_26 5'b11001 - DS_25 5'b11000 - DS_24 5'b10111 - DS_23 5'b10110 - DS_22 5'b10101 - DS_21 5'b10100 - DS_20 5'b10011 - DS_19 5'b10010 - DS_18 5'b10001 - DS_17 5'b10000 - DS_16 5'b01111 - DS_15 5'b01110 - DS_14 5'b01101 - DS_13 5'b01100 - DS_12 5'b01011 - DS_11 5'b01010 - DS_10 5'b01001 - DS_9 5'b01000 - DS_8 5'b00111 - DS_7 5'b00110 - DS_6 5'b00101 - DS_5 5'b00100 - DS_4 5'b00011 - DS_3 5'b00010 - DS_2 5'b00001 - DS_1 5'b00000 - DS_0 (MIN)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER1_CTRL" acronym="CFG0_WKUP_TIMER1_CTRL" offset="0x4204" width="32" description="">
		<bitfield id="WKUP_TIMER1_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_I2C0_CTRL" acronym="CFG0_WKUP_I2C0_CTRL" offset="0x42E0" width="32" description="">
		<bitfield id="WKUP_I2C0_CTRL_HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source activate. When set, activates the current-source pull-up on the SCL output.  Only one controller on the I2C bus should activate SCL current sourcing.   Field values (others are reserved): 1'b0 - HS_MCS_INACTIVE 1'b1 - HS_MCS_ACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU_PWR_REQ" acronym="CFG0_GPU_PWR_REQ" offset="0x45C0" width="32" description="">
		<bitfield id="GPU_PWR_REQ_REQ" width="1" begin="16" end="16" resetval="0x0" description="Power control request. This bit is set by the GPU to request a Power Management event to the PM processor. This will generate a gpu0_pwr_req interrupt. The interrupt is cleared only when the GPU clears its pwrctrl_gpu_req output. Field values (others are reserved): 1'b0 - CLEARED 1'b1 - POWER_REQ_ACTIVE" range="16" rwaccess="R"/> 
		<bitfield id="GPU_PWR_REQ_TYPE" width="1" begin="12" end="12" resetval="0x0" description="GPU request type. Field values (others are reserved): 1'b0 - POWER_DOWN_REQ 1'b1 - POWER_UP_REQ" range="12" rwaccess="R"/> 
		<bitfield id="GPU_PWR_REQ_DOMAIN" width="3" begin="10" end="8" resetval="0x0" description="GPU request mask. Indicates GPU domain to which the power event applies. For mapping refer to GPU RGX_CR_POWER_EVENT register." range="10 - 8" rwaccess="R"/> 
		<bitfield id="GPU_PWR_REQ_GPU_MASK" width="8" begin="7" end="0" resetval="0x0" description="GPU request mask. One bit per GPU indicating to which GPUs the power event applies. Mask bits are indexed by GPU_ID" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU_PWR_ACK" acronym="CFG0_GPU_PWR_ACK" offset="0x45C4" width="32" description="">
		<bitfield id="GPU_PWR_ACK_ABORT" width="1" begin="16" end="16" resetval="0x0" description="Power control exit. This bit is set by the PM processor to that the GPU power control request could not be completed. The bit is cleared to 0 when gpu0_pwr_req goes low. Field values (others are reserved): 1'b0 - CLEARED 1'b1 - ERROR_NOT_COMPLETED" range="16" rwaccess="R/W"/> 
		<bitfield id="GPU_PWR_ACK_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="Power control complete. This bit is set by the PM processor to indicate sucessful completion of the GPU power control request. The bit is cleared to 0 when gpu0_pwr_req goes low. Field values (others are reserved): 1'b0 - CLEARED 1'b1 - COMPLETE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TOG_STAT" acronym="CFG0_TOG_STAT" offset="0x4610" width="32" description="">
		<bitfield id="TOG_STAT_SLV_TOG_STAT" width="1" begin="15" end="15" resetval="0x0" description="Error Status of Target Timeout Gaskets Field values (others are reserved): 1'b0 - NONE 1'b1 - MCU_TIMEOUT0  (mcu2dm)" range="15" rwaccess="R"/> 
		<bitfield id="TOG_STAT_MST_TOG_STAT" width="2" begin="1" end="0" resetval="0x0" description="Error Status of Target Timeout Gaskets Field values (others are reserved): 2'b00 - NONE 2'b01 - WKUP_TIMEOUT1 (dm2mcu) undefined - undefined 2'b10 - WKUP_TIMEOUT0 (dm2ws) undefined - undefined 2'b11 - (both WKUP_TIMEOUT1 and WKUP_TIMEOUT0)" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0" acronym="CFG0_LOCK1_KICK0" offset="0x5008" width="32" description="">
		<bitfield id="LOCK1_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1" acronym="CFG0_LOCK1_KICK1" offset="0x500C" width="32" description="">
		<bitfield id="LOCK1_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0_READONLY" acronym="CFG0_CLAIMREG_P1_R0_READONLY" offset="0x5100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1_READONLY" acronym="CFG0_CLAIMREG_P1_R1_READONLY" offset="0x5104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2_READONLY" acronym="CFG0_CLAIMREG_P1_R2_READONLY" offset="0x5108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3_READONLY" acronym="CFG0_CLAIMREG_P1_R3_READONLY" offset="0x510C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4_READONLY" acronym="CFG0_CLAIMREG_P1_R4_READONLY" offset="0x5110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5_READONLY" acronym="CFG0_CLAIMREG_P1_R5_READONLY" offset="0x5114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6_READONLY" acronym="CFG0_CLAIMREG_P1_R6_READONLY" offset="0x5118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7_READONLY" acronym="CFG0_CLAIMREG_P1_R7_READONLY" offset="0x511C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8_READONLY" acronym="CFG0_CLAIMREG_P1_R8_READONLY" offset="0x5120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9_READONLY" acronym="CFG0_CLAIMREG_P1_R9_READONLY" offset="0x5124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10_READONLY" acronym="CFG0_CLAIMREG_P1_R10_READONLY" offset="0x5128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11_READONLY" acronym="CFG0_CLAIMREG_P1_R11_READONLY" offset="0x512C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12_READONLY" acronym="CFG0_CLAIMREG_P1_R12_READONLY" offset="0x5130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R13_READONLY" acronym="CFG0_CLAIMREG_P1_R13_READONLY" offset="0x5134" width="32" description="">
		<bitfield id="CLAIMREG_P1_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R14_READONLY" acronym="CFG0_CLAIMREG_P1_R14_READONLY" offset="0x5138" width="32" description="">
		<bitfield id="CLAIMREG_P1_R14_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_USB0_PHY_CTRL_PROXY" acronym="CFG0_USB0_PHY_CTRL_PROXY" offset="0x6008" width="32" description="">
		<bitfield id="USB0_PHY_CTRL_CORE_VOLTAGE_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage Option: 0.85V or 0.75/0.80V Field values (others are reserved): 1'b0 - V_0P85 1'b1 - V_0P75_0P80" range="31" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_REF_SEL_PROXY" width="4" begin="3" end="0" resetval="0x6" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should be set to match the frequency of the USB0 input clock, as selected by the USB0_CLKSEL register Field values (others are reserved): 4'b0000 - MHZ_9P6 4'b0001 - MHZ_10 4'b0010 - MHZ_12 4'b0011 - MHZ_19P2 4'b0100 - MHZ_20 4'b0101 - MHZ_24 4'b0110 - MHZ_25 4'b0111 - MHZ_26 4'b1000 - MHZ_38P4 4'b1001 - MHZ_40 4'b1010 - MHZ_48 4'b1011 - MHZ_50 4'b1100 - MHZ_52" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB1_PHY_CTRL_PROXY" acronym="CFG0_USB1_PHY_CTRL_PROXY" offset="0x6018" width="32" description="">
		<bitfield id="USB1_PHY_CTRL_CORE_VOLTAGE_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage Option: 0.85V or 0.75/0.80V Field values (others are reserved): 1'b0 - V_0P85 1'b1 - V_0P75_0P80" range="31" rwaccess="R/W"/> 
		<bitfield id="USB1_PHY_CTRL_PLL_REF_SEL_PROXY" width="4" begin="3" end="0" resetval="0x6" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should be set to match the frequency of the USB1 input clock, as selected by the USB1_CLKSEL register Field values (others are reserved): 4'b0000 - MHZ_9P6 4'b0001 - MHZ_10 4'b0010 - MHZ_12 4'b0011 - MHZ_19P2 4'b0100 - MHZ_20 4'b0101 - MHZ_24 4'b0110 - MHZ_25 4'b0111 - MHZ_26 4'b1000 - MHZ_38P4 4'b1001 - MHZ_40 4'b1010 - MHZ_48 4'b1011 - MHZ_50 4'b1100 - MHZ_52" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE0_CTRL_PROXY" acronym="CFG0_PCIE0_CTRL_PROXY" offset="0x6070" width="32" description="">
		<bitfield id="PCIE0_CTRL_MODE_SEL_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode Field values (others are reserved): 1'b0 - ENDPOINT 1'b1 - ROOT_COMPLEX" range="7" rwaccess="R/W"/> 
		<bitfield id="PCIE0_CTRL_GENERATION_SEL_PROXY" width="2" begin="1" end="0" resetval="0x1" description="Configures  the PCIe generation support in the PCIe capabilities linked-list Field values (others are reserved): 2'b00 - GEN1 2'b01 - GEN2 2'b10 - GEN3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO0_CTRL_PROXY" acronym="CFG0_SDIO0_CTRL_PROXY" offset="0x61B4" width="32" description="">
		<bitfield id="SDIO0_CTRL_DRV_STR_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength Note: Values other than the reset value may invalidate the datasheet timing parameters and therefore should not be used..  Default is an efuse trimmed value,  trimmed to aproximately 40 Ohms.  Expected values for trim are between DS_10 and DS_19.  Changing the value of this field is not recommended. Field values (others are reserved): 5'b11111 - DS_31 (MAX) 5'b11110 - DS_30 5'b11101 - DS_29 5'b11100 - DS_28 5'b11011 - DS_27 5'b11010 - DS_26 5'b11001 - DS_25 5'b11000 - DS_24 5'b10111 - DS_23 5'b10110 - DS_22 5'b10101 - DS_21 5'b10100 - DS_20 5'b10011 - DS_19 5'b10010 - DS_18 5'b10001 - DS_17 5'b10000 - DS_16 5'b01111 - DS_15 5'b01110 - DS_14 5'b01101 - DS_13 5'b01100 - DS_12 5'b01011 - DS_11 5'b01010 - DS_10 5'b01001 - DS_9 5'b01000 - DS_8 5'b00111 - DS_7 5'b00110 - DS_6 5'b00101 - DS_5 5'b00100 - DS_4 5'b00011 - DS_3 5'b00010 - DS_2 5'b00001 - DS_1 5'b00000 - DS_0 (MIN)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO1_CTRL_PROXY" acronym="CFG0_SDIO1_CTRL_PROXY" offset="0x61B8" width="32" description="">
		<bitfield id="SDIO1_CTRL_DRV_STR_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength Note: Values other than the reset value may invalidate the datasheet timing parameters and therefore should not be used..  Default is an efuse trimmed value,  trimmed to aproximately 40 Ohms.  Expected values for trim are between DS_10 and DS_19.  Changing the value of this field is not recommended. Field values (others are reserved): 5'b11111 - DS_31 (MAX) 5'b11110 - DS_30 5'b11101 - DS_29 5'b11100 - DS_28 5'b11011 - DS_27 5'b11010 - DS_26 5'b11001 - DS_25 5'b11000 - DS_24 5'b10111 - DS_23 5'b10110 - DS_22 5'b10101 - DS_21 5'b10100 - DS_20 5'b10011 - DS_19 5'b10010 - DS_18 5'b10001 - DS_17 5'b10000 - DS_16 5'b01111 - DS_15 5'b01110 - DS_14 5'b01101 - DS_13 5'b01100 - DS_12 5'b01011 - DS_11 5'b01010 - DS_10 5'b01001 - DS_9 5'b01000 - DS_8 5'b00111 - DS_7 5'b00110 - DS_6 5'b00101 - DS_5 5'b00100 - DS_4 5'b00011 - DS_3 5'b00010 - DS_2 5'b00001 - DS_1 5'b00000 - DS_0 (MIN)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO2_CTRL_PROXY" acronym="CFG0_SDIO2_CTRL_PROXY" offset="0x61BC" width="32" description="">
		<bitfield id="SDIO2_CTRL_DRV_STR_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength Note: Values other than the reset value may invalidate the datasheet timing parameters and therefore should not be used..  Default is an efuse trimmed value,  trimmed to aproximately 40 Ohms.  Expected values for trim are between DS_10 and DS_19.  Changing the value of this field is not recommended. Field values (others are reserved): 5'b11111 - DS_31 (MAX) 5'b11110 - DS_30 5'b11101 - DS_29 5'b11100 - DS_28 5'b11011 - DS_27 5'b11010 - DS_26 5'b11001 - DS_25 5'b11000 - DS_24 5'b10111 - DS_23 5'b10110 - DS_22 5'b10101 - DS_21 5'b10100 - DS_20 5'b10011 - DS_19 5'b10010 - DS_18 5'b10001 - DS_17 5'b10000 - DS_16 5'b01111 - DS_15 5'b01110 - DS_14 5'b01101 - DS_13 5'b01100 - DS_12 5'b01011 - DS_11 5'b01010 - DS_10 5'b01001 - DS_9 5'b01000 - DS_8 5'b00111 - DS_7 5'b00110 - DS_6 5'b00101 - DS_5 5'b00100 - DS_4 5'b00011 - DS_3 5'b00010 - DS_2 5'b00001 - DS_1 5'b00000 - DS_0 (MIN)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER1_CTRL_PROXY" acronym="CFG0_WKUP_TIMER1_CTRL_PROXY" offset="0x6204" width="32" description="">
		<bitfield id="WKUP_TIMER1_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_I2C0_CTRL_PROXY" acronym="CFG0_WKUP_I2C0_CTRL_PROXY" offset="0x62E0" width="32" description="">
		<bitfield id="WKUP_I2C0_CTRL_HS_MCS_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source activate. When set, activates the current-source pull-up on the SCL output.  Only one controller on the I2C bus should activate SCL current sourcing.   Field values (others are reserved): 1'b0 - HS_MCS_INACTIVE 1'b1 - HS_MCS_ACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU_PWR_REQ_PROXY" acronym="CFG0_GPU_PWR_REQ_PROXY" offset="0x65C0" width="32" description="">
		<bitfield id="GPU_PWR_REQ_REQ_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Power control request. This bit is set by the GPU to request a Power Management event to the PM processor. This will generate a gpu0_pwr_req interrupt. The interrupt is cleared only when the GPU clears its pwrctrl_gpu_req output. Field values (others are reserved): 1'b0 - CLEARED 1'b1 - POWER_REQ_ACTIVE" range="16" rwaccess="R"/> 
		<bitfield id="GPU_PWR_REQ_TYPE_PROXY" width="1" begin="12" end="12" resetval="0x0" description="GPU request type. Field values (others are reserved): 1'b0 - POWER_DOWN_REQ 1'b1 - POWER_UP_REQ" range="12" rwaccess="R"/> 
		<bitfield id="GPU_PWR_REQ_DOMAIN_PROXY" width="3" begin="10" end="8" resetval="0x0" description="GPU request mask. Indicates GPU domain to which the power event applies. For mapping refer to GPU RGX_CR_POWER_EVENT register." range="10 - 8" rwaccess="R"/> 
		<bitfield id="GPU_PWR_REQ_GPU_MASK_PROXY" width="8" begin="7" end="0" resetval="0x0" description="GPU request mask. One bit per GPU indicating to which GPUs the power event applies. Mask bits are indexed by GPU_ID" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU_PWR_ACK_PROXY" acronym="CFG0_GPU_PWR_ACK_PROXY" offset="0x65C4" width="32" description="">
		<bitfield id="GPU_PWR_ACK_ABORT_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Power control exit. This bit is set by the PM processor to that the GPU power control request could not be completed. The bit is cleared to 0 when gpu0_pwr_req goes low. Field values (others are reserved): 1'b0 - CLEARED 1'b1 - ERROR_NOT_COMPLETED" range="16" rwaccess="R/W"/> 
		<bitfield id="GPU_PWR_ACK_COMPLETE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Power control complete. This bit is set by the PM processor to indicate sucessful completion of the GPU power control request. The bit is cleared to 0 when gpu0_pwr_req goes low. Field values (others are reserved): 1'b0 - CLEARED 1'b1 - COMPLETE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TOG_STAT_PROXY" acronym="CFG0_TOG_STAT_PROXY" offset="0x6610" width="32" description="">
		<bitfield id="TOG_STAT_SLV_TOG_STAT_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Error Status of Target Timeout Gaskets Field values (others are reserved): 1'b0 - NONE 1'b1 - MCU_TIMEOUT0  (mcu2dm)" range="15" rwaccess="R"/> 
		<bitfield id="TOG_STAT_MST_TOG_STAT_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Error Status of Target Timeout Gaskets Field values (others are reserved): 2'b00 - NONE 2'b01 - WKUP_TIMEOUT1 (dm2mcu) undefined - undefined 2'b10 - WKUP_TIMEOUT0 (dm2ws) undefined - undefined 2'b11 - (both WKUP_TIMEOUT1 and WKUP_TIMEOUT0)" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0_PROXY" acronym="CFG0_LOCK1_KICK0_PROXY" offset="0x7008" width="32" description="">
		<bitfield id="LOCK1_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1_PROXY" acronym="CFG0_LOCK1_KICK1_PROXY" offset="0x700C" width="32" description="">
		<bitfield id="LOCK1_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0" acronym="CFG0_CLAIMREG_P1_R0" offset="0x7100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1" acronym="CFG0_CLAIMREG_P1_R1" offset="0x7104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2" acronym="CFG0_CLAIMREG_P1_R2" offset="0x7108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3" acronym="CFG0_CLAIMREG_P1_R3" offset="0x710C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4" acronym="CFG0_CLAIMREG_P1_R4" offset="0x7110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5" acronym="CFG0_CLAIMREG_P1_R5" offset="0x7114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6" acronym="CFG0_CLAIMREG_P1_R6" offset="0x7118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7" acronym="CFG0_CLAIMREG_P1_R7" offset="0x711C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8" acronym="CFG0_CLAIMREG_P1_R8" offset="0x7120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9" acronym="CFG0_CLAIMREG_P1_R9" offset="0x7124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10" acronym="CFG0_CLAIMREG_P1_R10" offset="0x7128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11" acronym="CFG0_CLAIMREG_P1_R11" offset="0x712C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12" acronym="CFG0_CLAIMREG_P1_R12" offset="0x7130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R13" acronym="CFG0_CLAIMREG_P1_R13" offset="0x7134" width="32" description="">
		<bitfield id="CLAIMREG_P1_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R14" acronym="CFG0_CLAIMREG_P1_R14" offset="0x7138" width="32" description="">
		<bitfield id="CLAIMREG_P1_R14" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_CLKSEL" acronym="CFG0_WKUP_CLKSEL" offset="0x8010" width="32" description="">
		<bitfield id="WKUP_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects Clock Source for Wakeup Domain (Device Manager and Peripherals) Field values (others are reserved): 1'b0 - CPU_MAIN_PLL15_HSDIV2_CLKOUT__PERIPHERALS_ MAIN_PLL15_HSDIV0_CLKOUT undefined - undefined 1'b1 - CPU_AND_PERIPHERALS_MCU_PLL0_HSDIV0_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL" acronym="CFG0_CLKOUT_CTRL" offset="0x8020" width="32" description="">
		<bitfield id="CLKOUT_CTRL_OUT_MUX_SEL" width="1" begin="24" end="24" resetval="0x0" description="WKUP CLKOUT (Pin) pin output mux selection.   HFOSC0_CLK is a direct output from the HFOSC0 Field values (others are reserved): 1'b0 - CLK_DIV_OUT 1'b1 - HFOSC0_CLK  (clk_sel must be DRIVE_LOW)" range="24" rwaccess="R/W"/> 
		<bitfield id="CLKOUT_CTRL_WKUP_CLKOUT_SEL" width="3" begin="2" end="0" resetval="0x0" description="Controls WKUP CLKOUT MUX for WKUP_CLKOUT0 Pin Field values (others are reserved): undefined - undefined 3'b000 - DRIVE_LOW 3'b001 - LFOSC0_CLKOUT 3'b010 - MAIN_PLL0_HSDIV2_CLKOUT 3'b011 - MAIN_PLL1_HSDIV2_CLKOUT 3'b100 - MAIN_PLL2_HSDIV9_CLKOUT 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CLK_12M_RC 3'b111 - HFOSC0_CLKOUT" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_GTC_CLKSEL" acronym="CFG0_WKUP_GTC_CLKSEL" offset="0x8030" width="32" description="">
		<bitfield id="WKUP_GTC_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x1" description="Selects the GTC timebase clock source Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV5_CLKOUT 3'b001 - MAIN_PLL0_HSDIV6_CLKOUT 3'b010 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 3'b011 - Reserved '0' 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - EXT_REFCLK1 (Pin) 3'b110 - MCU_SYSCLK0_DIV2 undefined - undefined 3'b111 - MAIN_SYSCLK0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EFUSE_CLKSEL" acronym="CFG0_EFUSE_CLKSEL" offset="0x803C" width="32" description="">
		<bitfield id="EFUSE_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_SYSCLK0/16" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR32SS_PMCTRL" acronym="CFG0_DDR32SS_PMCTRL" offset="0x80D0" width="32" description="">
		<bitfield id="DDR32SS_PMCTRL_DATA_RET_LD" width="1" begin="31" end="31" resetval="0x0" description="Controls latching of the retention value Field values (others are reserved): 1'b0 - LATCH_CLOSED 1'b1 - LATCH_OPEN" range="31" rwaccess="R/W"/> 
		<bitfield id="DDR32SS_PMCTRL_DATA_RETENTION" width="4" begin="3" end="0" resetval="0x0" description="DDR32SS Retention:    This is a fault tolerant bit field    0x06  Asserts DDRSS 'data_retention' which will Hi-Z most of the phy output pins except for CKE/RESET#   All others (Default 0) :   data_retention is deasserted for normal DDR32SS Operation Field values (others are reserved): 4'b0000 - RETENTION_DEACTIVATED 4'b0110 - RETENTION_ACTIVATED" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CLKSEL" acronym="CFG0_USB0_CLKSEL" offset="0x8190" width="32" description="">
		<bitfield id="USB0_CLKSEL_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk.   Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_PLL0_HSDIV8_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB1_CLKSEL" acronym="CFG0_USB1_CLKSEL" offset="0x8194" width="32" description="">
		<bitfield id="USB1_CLKSEL_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB1 ref_clk.   Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_PLL0_HSDIV8_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER0_CLKSEL" acronym="CFG0_WKUP_TIMER0_CLKSEL" offset="0x81B0" width="32" description="">
		<bitfield id="WKUP_TIMER0_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - DM_CLK/2 undefined - undefined 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER1_CLKSEL" acronym="CFG0_WKUP_TIMER1_CLKSEL" offset="0x81B4" width="32" description="">
		<bitfield id="WKUP_TIMER1_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - DM_CLK/2 undefined - undefined 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_WWD0_CTRL" acronym="CFG0_WKUP_WWD0_CTRL" offset="0x8340" width="32" description="">
		<bitfield id="WKUP_WWD0_CTRL_WWD_STOP" width="4" begin="3" end="0" resetval="0x0" description="Controls Clocks to the WWD Watchdog Counter Field values (others are reserved): 4'b0000 - WWD Counter Running 4'b1010 - WWD Counter Stopped" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_WWD0_CLKSEL" acronym="CFG0_WKUP_WWD0_CLKSEL" offset="0x8380" width="32" description="">
		<bitfield id="WKUP_WWD0_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WKUP_WWD0_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WKUP_WWD0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_RTC_CLKSEL" acronym="CFG0_WKUP_RTC_CLKSEL" offset="0x8600" width="32" description="">
		<bitfield id="WKUP_RTC_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the source of the RTC functional clock Field values (others are reserved): 1'b0 - DEVICE_CLKOUT_32K 1'b1 - CLK_32K_RC" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0" acronym="CFG0_LOCK2_KICK0" offset="0x9008" width="32" description="">
		<bitfield id="LOCK2_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1" acronym="CFG0_LOCK2_KICK1" offset="0x900C" width="32" description="">
		<bitfield id="LOCK2_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0_READONLY" acronym="CFG0_CLAIMREG_P2_R0_READONLY" offset="0x9100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1_READONLY" acronym="CFG0_CLAIMREG_P2_R1_READONLY" offset="0x9104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2_READONLY" acronym="CFG0_CLAIMREG_P2_R2_READONLY" offset="0x9108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3_READONLY" acronym="CFG0_CLAIMREG_P2_R3_READONLY" offset="0x910C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4_READONLY" acronym="CFG0_CLAIMREG_P2_R4_READONLY" offset="0x9110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5_READONLY" acronym="CFG0_CLAIMREG_P2_R5_READONLY" offset="0x9114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6_READONLY" acronym="CFG0_CLAIMREG_P2_R6_READONLY" offset="0x9118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7_READONLY" acronym="CFG0_CLAIMREG_P2_R7_READONLY" offset="0x911C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8_READONLY" acronym="CFG0_CLAIMREG_P2_R8_READONLY" offset="0x9120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9_READONLY" acronym="CFG0_CLAIMREG_P2_R9_READONLY" offset="0x9124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10_READONLY" acronym="CFG0_CLAIMREG_P2_R10_READONLY" offset="0x9128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R11_READONLY" acronym="CFG0_CLAIMREG_P2_R11_READONLY" offset="0x912C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R12_READONLY" acronym="CFG0_CLAIMREG_P2_R12_READONLY" offset="0x9130" width="32" description="">
		<bitfield id="CLAIMREG_P2_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP_CLKSEL_PROXY" acronym="CFG0_WKUP_CLKSEL_PROXY" offset="0xA010" width="32" description="">
		<bitfield id="WKUP_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects Clock Source for Wakeup Domain (Device Manager and Peripherals) Field values (others are reserved): 1'b0 - CPU_MAIN_PLL15_HSDIV2_CLKOUT__PERIPHERALS_ MAIN_PLL15_HSDIV0_CLKOUT undefined - undefined 1'b1 - CPU_AND_PERIPHERALS_MCU_PLL0_HSDIV0_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL_PROXY" acronym="CFG0_CLKOUT_CTRL_PROXY" offset="0xA020" width="32" description="">
		<bitfield id="CLKOUT_CTRL_OUT_MUX_SEL_PROXY" width="1" begin="24" end="24" resetval="0x0" description="WKUP CLKOUT (Pin) pin output mux selection.   HFOSC0_CLK is a direct output from the HFOSC0 Field values (others are reserved): 1'b0 - CLK_DIV_OUT 1'b1 - HFOSC0_CLK  (clk_sel must be DRIVE_LOW)" range="24" rwaccess="R/W"/> 
		<bitfield id="CLKOUT_CTRL_WKUP_CLKOUT_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Controls WKUP CLKOUT MUX for WKUP_CLKOUT0 Pin Field values (others are reserved): undefined - undefined 3'b000 - DRIVE_LOW 3'b001 - LFOSC0_CLKOUT 3'b010 - MAIN_PLL0_HSDIV2_CLKOUT 3'b011 - MAIN_PLL1_HSDIV2_CLKOUT 3'b100 - MAIN_PLL2_HSDIV9_CLKOUT 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CLK_12M_RC 3'b111 - HFOSC0_CLKOUT" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_GTC_CLKSEL_PROXY" acronym="CFG0_WKUP_GTC_CLKSEL_PROXY" offset="0xA030" width="32" description="">
		<bitfield id="WKUP_GTC_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x1" description="Selects the GTC timebase clock source Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV5_CLKOUT 3'b001 - MAIN_PLL0_HSDIV6_CLKOUT 3'b010 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 3'b011 - Reserved '0' 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - EXT_REFCLK1 (Pin) 3'b110 - MCU_SYSCLK0_DIV2 undefined - undefined 3'b111 - MAIN_SYSCLK0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EFUSE_CLKSEL_PROXY" acronym="CFG0_EFUSE_CLKSEL_PROXY" offset="0xA03C" width="32" description="">
		<bitfield id="EFUSE_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_SYSCLK0/16" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR32SS_PMCTRL_PROXY" acronym="CFG0_DDR32SS_PMCTRL_PROXY" offset="0xA0D0" width="32" description="">
		<bitfield id="DDR32SS_PMCTRL_DATA_RET_LD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Controls latching of the retention value Field values (others are reserved): 1'b0 - LATCH_CLOSED 1'b1 - LATCH_OPEN" range="31" rwaccess="R/W"/> 
		<bitfield id="DDR32SS_PMCTRL_DATA_RETENTION_PROXY" width="4" begin="3" end="0" resetval="0x0" description="DDR32SS Retention:    This is a fault tolerant bit field    0x06  Asserts DDRSS 'data_retention' which will Hi-Z most of the phy output pins except for CKE/RESET#   All others (Default 0) :   data_retention is deasserted for normal DDR32SS Operation Field values (others are reserved): 4'b0000 - RETENTION_DEACTIVATED 4'b0110 - RETENTION_ACTIVATED" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CLKSEL_PROXY" acronym="CFG0_USB0_CLKSEL_PROXY" offset="0xA190" width="32" description="">
		<bitfield id="USB0_CLKSEL_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk.   Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_PLL0_HSDIV8_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB1_CLKSEL_PROXY" acronym="CFG0_USB1_CLKSEL_PROXY" offset="0xA194" width="32" description="">
		<bitfield id="USB1_CLKSEL_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB1 ref_clk.   Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_PLL0_HSDIV8_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER0_CLKSEL_PROXY" acronym="CFG0_WKUP_TIMER0_CLKSEL_PROXY" offset="0xA1B0" width="32" description="">
		<bitfield id="WKUP_TIMER0_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - DM_CLK/2 undefined - undefined 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER1_CLKSEL_PROXY" acronym="CFG0_WKUP_TIMER1_CLKSEL_PROXY" offset="0xA1B4" width="32" description="">
		<bitfield id="WKUP_TIMER1_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - DM_CLK/2 undefined - undefined 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_WWD0_CTRL_PROXY" acronym="CFG0_WKUP_WWD0_CTRL_PROXY" offset="0xA340" width="32" description="">
		<bitfield id="WKUP_WWD0_CTRL_WWD_STOP_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Controls Clocks to the WWD Watchdog Counter Field values (others are reserved): 4'b0000 - WWD Counter Running 4'b1010 - WWD Counter Stopped" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_WWD0_CLKSEL_PROXY" acronym="CFG0_WKUP_WWD0_CLKSEL_PROXY" offset="0xA380" width="32" description="">
		<bitfield id="WKUP_WWD0_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WKUP_WWD0_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WKUP_WWD0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_RTC_CLKSEL_PROXY" acronym="CFG0_WKUP_RTC_CLKSEL_PROXY" offset="0xA600" width="32" description="">
		<bitfield id="WKUP_RTC_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the source of the RTC functional clock Field values (others are reserved): 1'b0 - DEVICE_CLKOUT_32K 1'b1 - CLK_32K_RC" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0_PROXY" acronym="CFG0_LOCK2_KICK0_PROXY" offset="0xB008" width="32" description="">
		<bitfield id="LOCK2_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1_PROXY" acronym="CFG0_LOCK2_KICK1_PROXY" offset="0xB00C" width="32" description="">
		<bitfield id="LOCK2_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0" acronym="CFG0_CLAIMREG_P2_R0" offset="0xB100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1" acronym="CFG0_CLAIMREG_P2_R1" offset="0xB104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2" acronym="CFG0_CLAIMREG_P2_R2" offset="0xB108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3" acronym="CFG0_CLAIMREG_P2_R3" offset="0xB10C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4" acronym="CFG0_CLAIMREG_P2_R4" offset="0xB110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5" acronym="CFG0_CLAIMREG_P2_R5" offset="0xB114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6" acronym="CFG0_CLAIMREG_P2_R6" offset="0xB118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7" acronym="CFG0_CLAIMREG_P2_R7" offset="0xB11C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8" acronym="CFG0_CLAIMREG_P2_R8" offset="0xB120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9" acronym="CFG0_CLAIMREG_P2_R9" offset="0xB124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10" acronym="CFG0_CLAIMREG_P2_R10" offset="0xB128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R11" acronym="CFG0_CLAIMREG_P2_R11" offset="0xB12C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R12" acronym="CFG0_CLAIMREG_P2_R12" offset="0xB130" width="32" description="">
		<bitfield id="CLAIMREG_P2_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POST_STAT" acronym="CFG0_POST_STAT" offset="0xC2C0" width="32" description="">
		<bitfield id="POST_STAT_FPOST_PLL_LOCK_TIMEOUT" width="1" begin="17" end="17" resetval="0x0" description="Differentiates between Fast POST and Slow POST.   Fast POST is initiated after the PLL locks using the settings in the POST_CFG MMR.   Otherwise, if the PLL lock times out, Slow POST is initated at the PLL reference clock rate. Field values (others are reserved): 1'b0 - FAST_POST 1'b1 - SLOW_POST" range="17" rwaccess="R"/> 
		<bitfield id="POST_STAT_FPOST_PLL_LOCKLOSS" width="1" begin="16" end="16" resetval="0x0" description="Indicates that POST exited with a PLL Lockloss Error Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - EXITED_ON_LOCK_LOSS" range="16" rwaccess="R"/> 
		<bitfield id="POST_STAT_POST_PBIST_FAIL" width="1" begin="15" end="15" resetval="0x0" description="POST PBIST failed Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - FAIL" range="15" rwaccess="R"/> 
		<bitfield id="POST_STAT_POST_PBIST_TIMEOUT" width="1" begin="9" end="9" resetval="0x0" description="POST PBIST timed out Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - TIMEOUT" range="9" rwaccess="R"/> 
		<bitfield id="POST_STAT_POST_PBIST_DONE" width="1" begin="8" end="8" resetval="0x0" description="POST PBIST done Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DONE" range="8" rwaccess="R"/>
	</register>
	<register id="CFG0_POST_CFG" acronym="CFG0_POST_CFG" offset="0xC2C4" width="32" description="">
		<bitfield id="POST_CFG_FAST_POST_EN" width="1" begin="31" end="31" resetval="0x0" description="Activate Fast POST mode Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R"/> 
		<bitfield id="POST_CFG_POST_DIV2" width="3" begin="30" end="28" resetval="0x0" description="Fast POST PLL secondary post-divider value,  must be less than or equal to post_div1. Field values (others are reserved): 3'b000 - UNSUPPORTED 3'b001 - DIV1 3'b010 - DIV2 3'b011 - DIV3 3'b100 - DIV4 3'b101 - DIV5 3'b110 - DIV6 3'b111 - DIV7" range="30 - 28" rwaccess="R"/> 
		<bitfield id="POST_CFG_POST_DIV1" width="3" begin="26" end="24" resetval="0x0" description="Fast POST PLL primary post-divider value,  must be greater than or equal to post_div2. Field values (others are reserved): 3'b000 - UNSUPPORTED 3'b001 - DIV1 3'b010 - DIV2 3'b011 - DIV3 3'b100 - DIV4 3'b101 - DIV5 3'b110 - DIV6 3'b111 - DIV7" range="26 - 24" rwaccess="R"/> 
		<bitfield id="POST_CFG_REF_DIV" width="6" begin="21" end="16" resetval="0x0" description="Fast POST PLL reference clock pre-divider value.   Field values (others are reserved): 6'b000000 - UNSUPPORTED 6'b000001 - DIV1 6'b000010 - DIV2 6'b000011 - DIV3 6'b000100 - DIV4 6'b000101 - DIV5 6'b000110 - DIV6 6'b000111 - DIV7 6'b001000 - DIV8 6'b001001 - DIV9 6'b001010 - DIV10 6'b001011 - DIV11 6'b001100 - DIV12 6'b001101 - DIV13 6'b001110 - DIV14 6'b001111 - DIV15 6'b010000 - DIV16 6'b010001 - DIV17 6'b010010 - DIV18 6'b010011 - DIV19 6'b010100 - DIV20 6'b010101 - DIV21 6'b010110 - DIV22 6'b010111 - DIV23 6'b011000 - DIV24 6'b011001 - DIV25 6'b011010 - DIV26 6'b011011 - DIV27 6'b011100 - DIV28 6'b011101 - DIV29 6'b011110 - DIV30 6'b011111 - DIV31 6'b100000 - DIV32 6'b100001 - DIV33 6'b100010 - DIV34 6'b100011 - DIV35 6'b100100 - DIV36 6'b100101 - DIV37 6'b100110 - DIV38 6'b100111 - DIV39 6'b101000 - DIV40 6'b101001 - DIV41 6'b101010 - DIV42 6'b101011 - DIV43 6'b101100 - DIV44 6'b101101 - DIV45 6'b101110 - DIV46 6'b101111 - DIV47 6'b110000 - DIV48 6'b110001 - DIV49 6'b110010 - DIV50 6'b110011 - DIV51 6'b110100 - DIV52 6'b110101 - DIV53 6'b110110 - DIV54 6'b110111 - DIV55 6'b111000 - DIV56 6'b111001 - DIV57 6'b111010 - DIV58 6'b111011 - DIV59 6'b111100 - DIV60 6'b111101 - DIV61 6'b111110 - DIV62 6'b111111 - DIV63" range="21 - 16" rwaccess="R"/> 
		<bitfield id="POST_CFG_FB_DIV_INT" width="12" begin="11" end="0" resetval="0x0" description="Fast POST PLL feedback divider (integer portion) value.   In Integer mode values of 16 - 3200 (decimal) are supported." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FUSE_CRC_STAT" acronym="CFG0_FUSE_CRC_STAT" offset="0xC320" width="32" description="">
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_7" width="1" begin="7" end="7" resetval="0x0" description="Indicates eFuse CRC error on chain 7 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="7" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_6" width="1" begin="6" end="6" resetval="0x0" description="Indicates eFuse CRC error on chain 6 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="6" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_5" width="1" begin="5" end="5" resetval="0x0" description="Indicates eFuse CRC error on chain 5 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="5" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_4" width="1" begin="4" end="4" resetval="0x0" description="Indicates eFuse CRC error on chain 4 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="4" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_3" width="1" begin="3" end="3" resetval="0x0" description="Indicates eFuse CRC error on chain 3 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="3" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_2" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_FUSE_CTRL_STAT" acronym="CFG0_FUSE_CTRL_STAT" offset="0xC340" width="32" description="">
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_7" width="1" begin="7" end="7" resetval="0x0" description="Autoload Error Status Chain 7 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="7" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_6" width="1" begin="6" end="6" resetval="0x0" description="Autoload Error Status Chain 6 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="6" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_5" width="1" begin="5" end="5" resetval="0x0" description="Autoload Error Status Chain 5 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="5" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_4" width="1" begin="4" end="4" resetval="0x0" description="Autoload Error Status Chain 4 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="4" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_3" width="1" begin="3" end="3" resetval="0x0" description="Autoload Error Status Chain 3 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="3" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_2" width="1" begin="2" end="2" resetval="0x0" description="Autoload Error Status Chain 2 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Autoload Error Status Chain 1 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="1" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_0" width="1" begin="0" end="0" resetval="0x0" description="Autoload Error Status Chain 0 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_PBIST_EN" acronym="CFG0_PBIST_EN" offset="0xC400" width="32" description="">
		<bitfield id="PBIST_EN_CSI_TX0" width="1" begin="15" end="15" resetval="0x0" description="Activates PBIST Access to CSI-TX0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="15" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_DSS0" width="1" begin="11" end="11" resetval="0x0" description="Activates PBIST Access to DSS0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="11" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_PCIE0" width="1" begin="8" end="8" resetval="0x0" description="Activates PBIST Access to PCIE0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="8" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB1" width="1" begin="5" end="5" resetval="0x0" description="Activates PBIST Access to USB1 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="5" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB0" width="1" begin="4" end="4" resetval="0x0" description="Activates PBIST Access to USB0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="4" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC2" width="1" begin="2" end="2" resetval="0x0" description="Activates PBIST Access to MMC2 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="2" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC1" width="1" begin="1" end="1" resetval="0x0" description="Activates PBIST Access to MMC1 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="1" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC0" width="1" begin="0" end="0" resetval="0x0" description="Activates PBIST Access to MMC0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK0" acronym="CFG0_LOCK3_KICK0" offset="0xD008" width="32" description="">
		<bitfield id="LOCK3_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1" acronym="CFG0_LOCK3_KICK1" offset="0xD00C" width="32" description="">
		<bitfield id="LOCK3_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0_READONLY" acronym="CFG0_CLAIMREG_P3_R0_READONLY" offset="0xD100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1_READONLY" acronym="CFG0_CLAIMREG_P3_R1_READONLY" offset="0xD104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2_READONLY" acronym="CFG0_CLAIMREG_P3_R2_READONLY" offset="0xD108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3_READONLY" acronym="CFG0_CLAIMREG_P3_R3_READONLY" offset="0xD10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4_READONLY" acronym="CFG0_CLAIMREG_P3_R4_READONLY" offset="0xD110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5_READONLY" acronym="CFG0_CLAIMREG_P3_R5_READONLY" offset="0xD114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6_READONLY" acronym="CFG0_CLAIMREG_P3_R6_READONLY" offset="0xD118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R7_READONLY" acronym="CFG0_CLAIMREG_P3_R7_READONLY" offset="0xD11C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R8_READONLY" acronym="CFG0_CLAIMREG_P3_R8_READONLY" offset="0xD120" width="32" description="">
		<bitfield id="CLAIMREG_P3_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_POST_STAT_PROXY" acronym="CFG0_POST_STAT_PROXY" offset="0xE2C0" width="32" description="">
		<bitfield id="POST_STAT_FPOST_PLL_LOCK_TIMEOUT_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Differentiates between Fast POST and Slow POST.   Fast POST is initiated after the PLL locks using the settings in the POST_CFG MMR.   Otherwise, if the PLL lock times out, Slow POST is initated at the PLL reference clock rate. Field values (others are reserved): 1'b0 - FAST_POST 1'b1 - SLOW_POST" range="17" rwaccess="R"/> 
		<bitfield id="POST_STAT_FPOST_PLL_LOCKLOSS_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Indicates that POST exited with a PLL Lockloss Error Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - EXITED_ON_LOCK_LOSS" range="16" rwaccess="R"/> 
		<bitfield id="POST_STAT_POST_PBIST_FAIL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="POST PBIST failed Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - FAIL" range="15" rwaccess="R"/> 
		<bitfield id="POST_STAT_POST_PBIST_TIMEOUT_PROXY" width="1" begin="9" end="9" resetval="0x0" description="POST PBIST timed out Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - TIMEOUT" range="9" rwaccess="R"/> 
		<bitfield id="POST_STAT_POST_PBIST_DONE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="POST PBIST done Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DONE" range="8" rwaccess="R"/>
	</register>
	<register id="CFG0_POST_CFG_PROXY" acronym="CFG0_POST_CFG_PROXY" offset="0xE2C4" width="32" description="">
		<bitfield id="POST_CFG_FAST_POST_EN_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Activate Fast POST mode Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R"/> 
		<bitfield id="POST_CFG_POST_DIV2_PROXY" width="3" begin="30" end="28" resetval="0x0" description="Fast POST PLL secondary post-divider value,  must be less than or equal to post_div1. Field values (others are reserved): 3'b000 - UNSUPPORTED 3'b001 - DIV1 3'b010 - DIV2 3'b011 - DIV3 3'b100 - DIV4 3'b101 - DIV5 3'b110 - DIV6 3'b111 - DIV7" range="30 - 28" rwaccess="R"/> 
		<bitfield id="POST_CFG_POST_DIV1_PROXY" width="3" begin="26" end="24" resetval="0x0" description="Fast POST PLL primary post-divider value,  must be greater than or equal to post_div2. Field values (others are reserved): 3'b000 - UNSUPPORTED 3'b001 - DIV1 3'b010 - DIV2 3'b011 - DIV3 3'b100 - DIV4 3'b101 - DIV5 3'b110 - DIV6 3'b111 - DIV7" range="26 - 24" rwaccess="R"/> 
		<bitfield id="POST_CFG_REF_DIV_PROXY" width="6" begin="21" end="16" resetval="0x0" description="Fast POST PLL reference clock pre-divider value.   Field values (others are reserved): 6'b000000 - UNSUPPORTED 6'b000001 - DIV1 6'b000010 - DIV2 6'b000011 - DIV3 6'b000100 - DIV4 6'b000101 - DIV5 6'b000110 - DIV6 6'b000111 - DIV7 6'b001000 - DIV8 6'b001001 - DIV9 6'b001010 - DIV10 6'b001011 - DIV11 6'b001100 - DIV12 6'b001101 - DIV13 6'b001110 - DIV14 6'b001111 - DIV15 6'b010000 - DIV16 6'b010001 - DIV17 6'b010010 - DIV18 6'b010011 - DIV19 6'b010100 - DIV20 6'b010101 - DIV21 6'b010110 - DIV22 6'b010111 - DIV23 6'b011000 - DIV24 6'b011001 - DIV25 6'b011010 - DIV26 6'b011011 - DIV27 6'b011100 - DIV28 6'b011101 - DIV29 6'b011110 - DIV30 6'b011111 - DIV31 6'b100000 - DIV32 6'b100001 - DIV33 6'b100010 - DIV34 6'b100011 - DIV35 6'b100100 - DIV36 6'b100101 - DIV37 6'b100110 - DIV38 6'b100111 - DIV39 6'b101000 - DIV40 6'b101001 - DIV41 6'b101010 - DIV42 6'b101011 - DIV43 6'b101100 - DIV44 6'b101101 - DIV45 6'b101110 - DIV46 6'b101111 - DIV47 6'b110000 - DIV48 6'b110001 - DIV49 6'b110010 - DIV50 6'b110011 - DIV51 6'b110100 - DIV52 6'b110101 - DIV53 6'b110110 - DIV54 6'b110111 - DIV55 6'b111000 - DIV56 6'b111001 - DIV57 6'b111010 - DIV58 6'b111011 - DIV59 6'b111100 - DIV60 6'b111101 - DIV61 6'b111110 - DIV62 6'b111111 - DIV63" range="21 - 16" rwaccess="R"/> 
		<bitfield id="POST_CFG_FB_DIV_INT_PROXY" width="12" begin="11" end="0" resetval="0x0" description="Fast POST PLL feedback divider (integer portion) value.   In Integer mode values of 16 - 3200 (decimal) are supported." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FUSE_CRC_STAT_PROXY" acronym="CFG0_FUSE_CRC_STAT_PROXY" offset="0xE320" width="32" description="">
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_7_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Indicates eFuse CRC error on chain 7 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="7" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_6_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Indicates eFuse CRC error on chain 6 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="6" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_5_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Indicates eFuse CRC error on chain 5 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="5" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_4_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Indicates eFuse CRC error on chain 4 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="4" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Indicates eFuse CRC error on chain 3 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="3" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_FUSE_CTRL_STAT_PROXY" acronym="CFG0_FUSE_CTRL_STAT_PROXY" offset="0xE340" width="32" description="">
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_7_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Autoload Error Status Chain 7 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="7" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_6_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Autoload Error Status Chain 6 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="6" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_5_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Autoload Error Status Chain 5 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="5" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_4_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Autoload Error Status Chain 4 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="4" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Autoload Error Status Chain 3 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="3" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Autoload Error Status Chain 2 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Autoload Error Status Chain 1 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="1" rwaccess="R"/> 
		<bitfield id="FUSE_CTRL_STAT_AUTOLOAD_ERR_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Autoload Error Status Chain 0 Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - ERROR" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_PBIST_EN_PROXY" acronym="CFG0_PBIST_EN_PROXY" offset="0xE400" width="32" description="">
		<bitfield id="PBIST_EN_CSI_TX0_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Activates PBIST Access to CSI-TX0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="15" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_DSS0_PROXY" width="1" begin="11" end="11" resetval="0x0" description="Activates PBIST Access to DSS0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="11" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_PCIE0_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates PBIST Access to PCIE0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="8" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Activates PBIST Access to USB1 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="5" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activates PBIST Access to USB0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="4" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Activates PBIST Access to MMC2 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="2" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Activates PBIST Access to MMC1 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="1" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Activates PBIST Access to MMC0 Memories Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK0_PROXY" acronym="CFG0_LOCK3_KICK0_PROXY" offset="0xF008" width="32" description="">
		<bitfield id="LOCK3_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1_PROXY" acronym="CFG0_LOCK3_KICK1_PROXY" offset="0xF00C" width="32" description="">
		<bitfield id="LOCK3_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0" acronym="CFG0_CLAIMREG_P3_R0" offset="0xF100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1" acronym="CFG0_CLAIMREG_P3_R1" offset="0xF104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2" acronym="CFG0_CLAIMREG_P3_R2" offset="0xF108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3" acronym="CFG0_CLAIMREG_P3_R3" offset="0xF10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4" acronym="CFG0_CLAIMREG_P3_R4" offset="0xF110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5" acronym="CFG0_CLAIMREG_P3_R5" offset="0xF114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6" acronym="CFG0_CLAIMREG_P3_R6" offset="0xF118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R7" acronym="CFG0_CLAIMREG_P3_R7" offset="0xF11C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R8" acronym="CFG0_CLAIMREG_P3_R8" offset="0xF120" width="32" description="">
		<bitfield id="CLAIMREG_P3_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0" acronym="CFG0_LOCK4_KICK0" offset="0x11008" width="32" description="">
		<bitfield id="LOCK4_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1" acronym="CFG0_LOCK4_KICK1" offset="0x1100C" width="32" description="">
		<bitfield id="LOCK4_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0_READONLY" acronym="CFG0_CLAIMREG_P4_R0_READONLY" offset="0x11100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1_READONLY" acronym="CFG0_CLAIMREG_P4_R1_READONLY" offset="0x11104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2_READONLY" acronym="CFG0_CLAIMREG_P4_R2_READONLY" offset="0x11108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3_READONLY" acronym="CFG0_CLAIMREG_P4_R3_READONLY" offset="0x1110C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4_READONLY" acronym="CFG0_CLAIMREG_P4_R4_READONLY" offset="0x11110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5_READONLY" acronym="CFG0_CLAIMREG_P4_R5_READONLY" offset="0x11114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6_READONLY" acronym="CFG0_CLAIMREG_P4_R6_READONLY" offset="0x11118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7_READONLY" acronym="CFG0_CLAIMREG_P4_R7_READONLY" offset="0x1111C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8_READONLY" acronym="CFG0_CLAIMREG_P4_R8_READONLY" offset="0x11120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK4_KICK0_PROXY" acronym="CFG0_LOCK4_KICK0_PROXY" offset="0x13008" width="32" description="">
		<bitfield id="LOCK4_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1_PROXY" acronym="CFG0_LOCK4_KICK1_PROXY" offset="0x1300C" width="32" description="">
		<bitfield id="LOCK4_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0" acronym="CFG0_CLAIMREG_P4_R0" offset="0x13100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1" acronym="CFG0_CLAIMREG_P4_R1" offset="0x13104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2" acronym="CFG0_CLAIMREG_P4_R2" offset="0x13108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3" acronym="CFG0_CLAIMREG_P4_R3" offset="0x1310C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4" acronym="CFG0_CLAIMREG_P4_R4" offset="0x13110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5" acronym="CFG0_CLAIMREG_P4_R5" offset="0x13114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6" acronym="CFG0_CLAIMREG_P4_R6" offset="0x13118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7" acronym="CFG0_CLAIMREG_P4_R7" offset="0x1311C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8" acronym="CFG0_CLAIMREG_P4_R8" offset="0x13120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ" acronym="CFG0_CHNG_DDR4_FSP_REQ" offset="0x14000" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type - Desired Frequency Set Point after switch. Field values (others are reserved): 2'b00 - FSP0 2'b01 - FSP1 2'b10 - FSP2 2'b11 - FSP3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK" acronym="CFG0_CHNG_DDR4_FSP_ACK" offset="0x14004" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_ACK_ACK" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge. This bit is only valid when CHNG_DDR4_FSP_REQ_req is active Indication from the DDR Controller that the Frequency Set Point change operation is complete Field values (others are reserved): 1'b0 - IN_PROGRESS 1'b1 - COMPLETE" range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Frequency change error This bit is only valid when CHNG_DDR4_FSP_REQ_req is active. Field values (others are reserved): 1'b0 - SUCCESS 1'b1 - ERROR" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ" offset="0x14080" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change request Indicates that the DDR controller needs the DDR clock changed to the frequency set point indicated by the req_type field.  This bit is cleared when the DDR4_FSP_CLKCHNG_ACK_ack bit is set. Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type - Desired Frequency Set Point after switch. Field values (others are reserved): 2'b00 - FSP0 2'b01 - FSP1 2'b10 - FSP2 2'b11 - FSP3" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK" offset="0x140C0" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK_ACK" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change ackowledge This bit should be set once the DDR clock has been sucessfully changed to the value requested by DDR4_FSP_CLKCHNG_REQ_req_type.  Setting this bit will clear the DDR4_FSP_CLKCHNG_REQ_req bit and the associated change request interrupt. Field values (others are reserved): 1'b0 - UNKNOWN  (not complete, or not in progress) 1'b1 - COMPLETE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK0" acronym="CFG0_LOCK5_KICK0" offset="0x15008" width="32" description="">
		<bitfield id="LOCK5_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1" acronym="CFG0_LOCK5_KICK1" offset="0x1500C" width="32" description="">
		<bitfield id="LOCK5_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0_READONLY" acronym="CFG0_CLAIMREG_P5_R0_READONLY" offset="0x15100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1_READONLY" acronym="CFG0_CLAIMREG_P5_R1_READONLY" offset="0x15104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ_PROXY" acronym="CFG0_CHNG_DDR4_FSP_REQ_PROXY" offset="0x16000" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type - Desired Frequency Set Point after switch. Field values (others are reserved): 2'b00 - FSP0 2'b01 - FSP1 2'b10 - FSP2 2'b11 - FSP3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK_PROXY" acronym="CFG0_CHNG_DDR4_FSP_ACK_PROXY" offset="0x16004" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_ACK_ACK_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge. This bit is only valid when CHNG_DDR4_FSP_REQ_req is active Indication from the DDR Controller that the Frequency Set Point change operation is complete Field values (others are reserved): 1'b0 - IN_PROGRESS 1'b1 - COMPLETE" range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK_ERROR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Frequency change error This bit is only valid when CHNG_DDR4_FSP_REQ_req is active. Field values (others are reserved): 1'b0 - SUCCESS 1'b1 - ERROR" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ_PROXY" offset="0x16080" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_PROXY" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change request Indicates that the DDR controller needs the DDR clock changed to the frequency set point indicated by the req_type field.  This bit is cleared when the DDR4_FSP_CLKCHNG_ACK_ack bit is set. Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type - Desired Frequency Set Point after switch. Field values (others are reserved): 2'b00 - FSP0 2'b01 - FSP1 2'b10 - FSP2 2'b11 - FSP3" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK_PROXY" offset="0x160C0" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK_ACK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change ackowledge This bit should be set once the DDR clock has been sucessfully changed to the value requested by DDR4_FSP_CLKCHNG_REQ_req_type.  Setting this bit will clear the DDR4_FSP_CLKCHNG_REQ_req bit and the associated change request interrupt. Field values (others are reserved): 1'b0 - UNKNOWN  (not complete, or not in progress) 1'b1 - COMPLETE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK0_PROXY" acronym="CFG0_LOCK5_KICK0_PROXY" offset="0x17008" width="32" description="">
		<bitfield id="LOCK5_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1_PROXY" acronym="CFG0_LOCK5_KICK1_PROXY" offset="0x1700C" width="32" description="">
		<bitfield id="LOCK5_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0" acronym="CFG0_CLAIMREG_P5_R0" offset="0x17100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1" acronym="CFG0_CLAIMREG_P5_R1" offset="0x17104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0" acronym="CFG0_FW_CTRL_OUT0" offset="0x18040" width="32" description="">
		<bitfield id="FW_CTRL_OUT0_FW_CTRL_OUT0" width="32" begin="31" end="0" resetval="0x0" description="Unused" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_SET" acronym="CFG0_FW_CTRL_OUT0_SET" offset="0x18044" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT0_CLR" acronym="CFG0_FW_CTRL_OUT0_CLR" offset="0x18048" width="32" description="">
		
	</register>
	<register id="CFG0_FW_STS_IN0" acronym="CFG0_FW_STS_IN0" offset="0x1804C" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1" acronym="CFG0_FW_CTRL_OUT1" offset="0x18050" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_SET" acronym="CFG0_FW_CTRL_OUT1_SET" offset="0x18054" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_CLR" acronym="CFG0_FW_CTRL_OUT1_CLR" offset="0x18058" width="32" description="">
		
	</register>
	<register id="CFG0_FW_STS_IN1" acronym="CFG0_FW_STS_IN1" offset="0x1805C" width="32" description="">
		
	</register>
	<register id="CFG0_PMCTRL_SYS" acronym="CFG0_PMCTRL_SYS" offset="0x18080" width="32" description="">
		<bitfield id="PMCTRL_SYS_PMIC_EN_WE" width="1" begin="5" end="5" resetval="0x0" description="Unused Field - Value is Don't Care" range="5" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_PMIC_EN" width="1" begin="4" end="4" resetval="0x1" description="Controls state of PMIC_LPM_EN_OUT when LPM_EN[2:0]  is  000" range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_LPM_EN_WE" width="1" begin="3" end="3" resetval="0x0" description="Unused Field - Value is Don't Care" range="3" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_LPM_EN" width="3" begin="2" end="0" resetval="0x0" description="Controls whether PMIC_LPM_EN_OUT is driven by the pmic_en bit, or by deep sleep logic.   Field values (others are reserved): 3'b000 - PMIC_LPM_EN_OUT controlled by pmic_en bit. 3'b101 - PMIC_LPM_EN_OUT controlled by DeepSleep Logic" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_0" acronym="CFG0_PMCTRL_IO_0" offset="0x18084" width="32" description="">
		<bitfield id="PMCTRL_IO_0_IO_ISO_STATUS_0" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status. Read 0: IO isolation not active. Read 1: IO isolation active. Reflects value of DM input port io_isoack coming back from IO pad ring." range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_IO_ISO_CTRL_0" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. Writing this bit to 1 will kick off IO isolation." range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_GLOBAL_WUEN_0" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup activate. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic. 0:All individual IO WUEN are gated in the Spinner logic (override to 0). 1: All individual IO WUEN from control module are going to Ios. Map to DM input port io_globalwkupen" range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_STATUS_0" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of DM input port io_wuclkack coming back from IO pad ring." range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_CTRL_0" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring.0:WUCLKIN signal is driven to 0.IO wakeup daisy chain is functional as well as IO whose wakeup feature is activated.     1:WUCLKIN signal is driven to 1.  IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOBYPASS_OVR_0" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly DM output port io_isobypassundefined." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_IO_ON_STATUS_0" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. Read 0: Part or all of the Ios are not in the ON state that is are in isolation state. Read 1: All Ios are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOOVR_EXTEND_0" width="1" begin="4" end="4" resetval="0x0" description="This drives the SOC chain ISO-OVERRIDE global control. This bit drives directly the DM output port io_isoovrundefined. At the SOC level it is used to activate when 1 or gate-off when 0, the individual ISOOR for each IO. This operates as a global activate/disable for the individual IOs.Control for IO isolation extension.  '0' IO isolation is not extended. Transition happens as soon as automatic restore is completed. '1' IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_STATUS_0" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of DM input port io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_OVRD_0" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. When not overridden this signal is controlled by hardware only. 0 ISOCLKIN signal is not override. 1 ISOCLKIN signal is overridden to active value ('1')." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_1" acronym="CFG0_PMCTRL_IO_1" offset="0x18088" width="32" description="">
		<bitfield id="PMCTRL_IO_1_IO_ISO_STATUS_1" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status. Read 0: IO isolation not active. Read 1: IO isolation active. Reflects value of DM input port io_isoack coming back from IO pad ring." range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_IO_ISO_CTRL_1" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. Writing this bit to 1 will kick off IO isolation." range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_GLOBAL_WUEN_1" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup activate. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic. 0:All individual IO WUEN are gated in the Spinner logic (override to 0). 1: All individual IO WUEN from control module are going to Ios. Map to DM input port io_globalwkupen" range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_STATUS_1" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of DM input port io_wuclkack coming back from IO pad ring." range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_CTRL_1" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring.0:WUCLKIN signal is driven to 0.IO wakeup daisy chain is functional as well as IO whose wakeup feature is activated.     1:WUCLKIN signal is driven to 1.  IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOBYPASS_OVR_1" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly DM output port io_isobypassundefined." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_IO_ON_STATUS_1" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. Read 0: Part or all of the Ios are not in the ON state that is are in isolation state. Read 1: All Ios are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOOVR_EXTEND_1" width="1" begin="4" end="4" resetval="0x0" description="This drives the SOC chain ISO-OVERRIDE global control. This bit drives directly the DM output port io_isoovrundefined. At the SOC level it is used to activate when 1 or gate-off when 0, the individual ISOOR for each IO. This operates as a global activate/disable for the individual IOs.Control for IO isolation extension.  '0' IO isolation is not extended. Transition happens as soon as automatic restore is completed. '1' IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_STATUS_1" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of DM input port io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_OVRD_1" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. When not overridden this signal is controlled by hardware only. 0 ISOCLKIN signal is not override. 1 ISOCLKIN signal is overridden to active value ('1')." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_MOSC" acronym="CFG0_PMCTRL_MOSC" offset="0x18090" width="32" description="">
		<bitfield id="PMCTRL_MOSC_OSC_CG_ON_WFI" width="1" begin="31" end="31" resetval="0x0" description="To clock gate the main HFOSC, DM sets this bit then enters the WFI state at which time the HFOSC will be gated.   Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_MOSC_SETUP_TIME" width="20" begin="19" end="0" resetval="0x48128" description="Number of HFOSC clock cycles before HFOSC clock is ungated to the SOC (allows the HFOSC time to stabilize after starting up, before the SOC is clocked)." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_MISC_STATUS" acronym="CFG0_PM_MISC_STATUS" offset="0x18098" width="32" description="">
		<bitfield id="PM_MISC_STATUS_OSC_CG_STAT" width="2" begin="1" end="0" resetval="0x0" description="HFOSC Clock Gating State Field values (others are reserved): 2'b00 - HFOSC_OFF 2'b01 - HFOSC_OFF2ON (transition state) 2'b10 - HFOSC_ON2OFF (transition state) 2'b11 - HFOSC_ON" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PMCTRL_IO_GLB" acronym="CFG0_PMCTRL_IO_GLB" offset="0x1809C" width="32" description="">
		<bitfield id="PMCTRL_IO_GLB_DSEN_QUALIFIED" width="2" begin="1" end="0" resetval="0x0" description="Bit 0 puts WKUP Domain IOs in Deepsleep.  Bit 1 Puts Main Domain IOs in Deepsleep. Field values (others are reserved): 2'b00 - IO_ACTIVE_ALL 2'b01 - IO_DEEPSLEEP_WKUP 2'b10 - IO_DEEPSLEEP_MAIN 2'b11 - IO_DEEPSLEEP_MAIN_AND_WKUP" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_PERMISSION" acronym="CFG0_PM_PERMISSION" offset="0x180A0" width="32" description="">
		<bitfield id="PM_PERMISSION_MCU_SAFETY_ACTIVE" width="1" begin="2" end="2" resetval="0x0" description="Read Only - Reads return a 1 when  MCU RST_MAGIC_WORD is non-zero. When 1, indicates that the MCU is blocking reset and also deep sleep entry. Field values (others are reserved): 1'b0 - DS_ALLOW 1'b1 - DS_BLOCK" range="2" rwaccess="R"/> 
		<bitfield id="PM_PERMISSION_SECURITY_ACTIVE" width="1" begin="1" end="1" resetval="0x0" description="Read Only - Reads return the value of SMS security active.  When 1, indicates that SMS is blocking deep sleep entry. Field values (others are reserved): 1'b0 - DS_ALLOW 1'b1 - DS_BLOCK" range="1" rwaccess="R"/> 
		<bitfield id="PM_PERMISSION_DEBUG_ACTIVE" width="1" begin="0" end="0" resetval="0x0" description="Read Only - Returns a 1 when Debug is blocking deep sleep entry. Field values (others are reserved): 1'b0 - DS_ALLOW 1'b1 - DS_BLOCK" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEEPSLEEP_CTRL" acronym="CFG0_DEEPSLEEP_CTRL" offset="0x18160" width="32" description="">
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_MAIN" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set Field values (others are reserved): 1'b0 - IO_ACTIVE 1'b1 - IO_DEEPSLEEP" range="8" rwaccess="R/W"/> 
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_WKUP" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set Field values (others are reserved): 1'b0 - IO_ACTIVE 1'b1 - IO_DEEPSLEEP" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL" acronym="CFG0_RST_CTRL" offset="0x18170" width="32" description="">
		<bitfield id="RST_CTRL_MAIN_RESET_ISO_DONE_Z" width="1" begin="18" end="18" resetval="0x0" description="Blocks Main Domain Warm Reset. Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MAIN_ESM_ERROR_RST_EN_Z" width="1" begin="17" end="17" resetval="0x1" description="Block Reset of Main by ESM Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SMS_COLD_RESET_EN_Z" width="1" begin="16" end="16" resetval="0x0" description="Block Reset of Main by SMS Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR" width="4" begin="7" end="4" resetval="0x15" description="Causes MAIN Domain Power On Reset.  This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST" width="4" begin="3" end="0" resetval="0x15" description="Causes MAIN Domain Warm Reset.  This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT" acronym="CFG0_RST_STAT" offset="0x18174" width="32" description="">
		<bitfield id="RST_STAT_MCU_RESET_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Indicates MCU Domain is in Reset Isolation When Active (Low) Field values (others are reserved): 1'b0 - ISOLATION 1'b1 - PASS_THROUGH" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC" acronym="CFG0_RST_SRC" offset="0x18178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="31" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="30" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From CTRL_MMR0.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="25" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU_CTRL_MMR0.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="24" rwaccess="R"/> 
		<bitfield id="RST_SRC_DM_WDT_RST" width="1" begin="22" end="22" resetval="0x0" description="Watchdog Initiated Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="22" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset From CTRL_MMR0.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="21" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU_CTRL_MMR0.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="20" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="16" rwaccess="R"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST" width="1" begin="13" end="13" resetval="0x0" description="SMS Warm Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="13" rwaccess="R"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST" width="1" begin="12" end="12" resetval="0x0" description="SMS Cold Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="12" rwaccess="R"/> 
		<bitfield id="RST_SRC_DEBUG_RST" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="8" rwaccess="R"/> 
		<bitfield id="RST_SRC_THERMAL_RST" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="4" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="2" rwaccess="R"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD" acronym="CFG0_RST_MAGIC_WORD" offset="0x1817C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating Status of MCU Subsystem Boot" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP0_EN" acronym="CFG0_WKUP0_EN" offset="0x18180" width="32" description="">
		<bitfield id="WKUP0_EN_WKUPEN" width="32" begin="31" end="0" resetval="0x0" description="Activates Wakeup from on-chip sources.  In addition to values listed, any OR combination of the values is also valid. Field values (others are reserved): 32'h00000001 - WKUP_I2C0 32'h00000002 - WKUP_USART0 32'h00000004 - MCU_GPIO0 32'h00000008 - DEBUG undefined - undefined 32'h00000020 - WKUP_TIMER0 32'h00000040 - WKUP_TIMER1 32'h00000080 - WKUP_RTC 32'h00000100 - MAIN_RESET_REQz 32'h00000200 - USB0_IN_BAND 32'h00000400 - USB1_IN_BAND 32'h00010000 - MAIN_IO_DAISY_CHAIN 32'h00020000 - MCU_IO_DAISY_CHAIN 32'h00040000 - CANUART_IO_DAISY_CHAIN" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKGATE_CTRL0" acronym="CFG0_CLKGATE_CTRL0" offset="0x18280" width="32" description="">
		<bitfield id="CLKGATE_CTRL0_MAIN_SMS_NOGATE" width="1" begin="31" end="31" resetval="0x0" description="MAIN domain SMS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_SA3SS_NOGATE" width="1" begin="29" end="29" resetval="0x0" description="MAIN domain SA3SS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="29" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_DBG_CBA_NOGATE" width="1" begin="28" end="28" resetval="0x0" description="MAIN domain Debug CBASS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="28" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_R5F_0_NOGATE" width="1" begin="26" end="26" resetval="0x0" description="MAIN domain R5FSS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="26" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MCU_FW_CBASS_NOGATE" width="1" begin="25" end="25" resetval="0x0" description="MCU domain  FW CBASS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="25" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_RT_FW_NOGATE" width="1" begin="24" end="24" resetval="0x0" description="MAIN domain  RT FW CBASS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="24" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_RT_DATA_NOGATE" width="1" begin="23" end="23" resetval="0x0" description="MAIN domain  RT DATA CBASS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="23" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_RT_CFG_NOGATE" width="1" begin="22" end="22" resetval="0x0" description="MAIN domain  RT CFG CBASS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="22" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_PDMA3_NOGATE" width="1" begin="20" end="20" resetval="0x0" description="MAIN domain PDMA3  auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="20" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_PDMA2_NOGATE" width="1" begin="19" end="19" resetval="0x0" description="MAIN domain PDMA2  auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="19" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_PDMA1_NOGATE" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain PDMA1  auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="18" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_PDMA0_NOGATE" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain PDMA0 auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="17" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_DMSS_NOGATE" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain DMSS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="16" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_GIC500_NOGATE" width="1" begin="15" end="15" resetval="0x0" description="MAIN MPUSS0 GIC500 auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_AUDIO_CBA_NOGATE" width="1" begin="14" end="14" resetval="0x0" description="MAIN domain Infrastructure bus (AUDIO) auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="14" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_IPCSS_CBA_NOGATE" width="1" begin="13" end="13" resetval="0x0" description="MAIN domain Infrastructure CBASS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="13" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MCASP_CBA_NOGATE" width="1" begin="12" end="12" resetval="0x0" description="MAIN domain Infrastructure bus (McASP) auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="12" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MISC_PERI_CBA_NOGATE" width="1" begin="11" end="11" resetval="0x0" description="MAIN domain Infrastructure bus (Misc Peripehal) auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="11" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MPU_0_DBG_NOGATE" width="1" begin="10" end="10" resetval="0x0" description="MAIN MPUSS0 Debug Port auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="10" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MPU_0_CFG_NOGATE" width="1" begin="9" end="9" resetval="0x0" description="MAIN MPUSS0 Configuration Port auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="9" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MPU_0_ACP_NOGATE" width="1" begin="8" end="8" resetval="0x0" description="MAIN MPUSS0 ACP auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="8" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MPU_0_NOGATE" width="1" begin="7" end="7" resetval="0x0" description="MAIN MPUSS0 auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="7" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_FW_CBA_NOGATE" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain data bus auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="5" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_DATA_CBA_NOGATE" width="1" begin="4" end="4" resetval="0x0" description="MAIN domain data bus auto clock gate on idle deactivate.    Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="4" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_CENTRAL_CBA_NOGATE" width="1" begin="3" end="3" resetval="0x1" description="WKUP domain Infrastructure ECC aggregator auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="3" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_WKUP_DM_PWR_NOGATE" width="1" begin="2" end="2" resetval="0x1" description="WKUP domain Device Manager  auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="2" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_WKUP_DM_CBA_NOGATE" width="1" begin="1" end="1" resetval="0x1" description="WKUP domain device manager CBA auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="1" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_INFRA_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain Infrastructure bus auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKGATE_CTRL1" acronym="CFG0_CLKGATE_CTRL1" offset="0x18284" width="32" description="">
		<bitfield id="CLKGATE_CTRL1_RAM0_NOGATE" width="1" begin="24" end="24" resetval="0x1" description="MAIN SRAM auto clockgate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="24" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_CSITX0_NOGATE" width="1" begin="19" end="19" resetval="0x0" description="VPAC0 auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="19" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_VPAC0_NOGATE" width="1" begin="15" end="15" resetval="0x0" description="VPAC0 auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_C7X_1_NOGATE" width="1" begin="12" end="12" resetval="0x0" description="C7x_1 auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="12" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_C7X_NOGATE" width="1" begin="11" end="11" resetval="0x0" description="C7x auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="11" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_JPEG_ENC_NOGATE" width="1" begin="7" end="7" resetval="0x0" description="JPEG Encoder auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="7" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_VIDEO_CODEC_NOGATE" width="1" begin="3" end="3" resetval="0x0" description="VIDEO CODEC auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="3" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_DMSS_CSI_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="DMSS_CSI auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_CTRL" acronym="CFG0_CANUART_WAKE_CTRL" offset="0x18300" width="32" description="">
		<bitfield id="CANUART_WAKE_CTRL_MW" width="31" begin="31" end="1" resetval="0x0" description="CANUART IO magic word.   The lower 23 bits determine if the device enters CANUART IO isolation when mw_load_en is set. If the lower 23 bits match the ACTIVATE value (0x5AAAAA), then CANUART IO Isolation is entered, any other value will prevent entry. The upper 8 bits of this register are software defined and do not determine whether or not CANUART IO isolation is entered.  Field values (others are reserved): 31'h005AAAAA - ACTIVATE 31'h00000000 - DEACTIVATE" range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="CANUART_WAKE_CTRL_MW_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Magic word load activate Setting this bit loads and locks the mw field for CANUART IO isolation. If the mw field matches ACTIVATE, CANUART IO Isolation is initiated. Field values (others are reserved): 1'b0 - UNLOCK 1'b1 - LOCK_AND_LOAD" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_STAT0" acronym="CFG0_CANUART_WAKE_STAT0" offset="0x18308" width="32" description="">
		<bitfield id="CANUART_WAKE_STAT0_MW_STAT" width="31" begin="31" end="1" resetval="0x0" description="CANUART magic word status Indicates the latched value of the mw field." range="31 - 1" rwaccess="R"/> 
		<bitfield id="CANUART_WAKE_STAT0_MW_LOAD_STAT" width="1" begin="0" end="0" resetval="0x0" description="Magic word load status. Indicates the latched value of the mw_load_en bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_CANUART_WAKE_STAT1" acronym="CFG0_CANUART_WAKE_STAT1" offset="0x1830C" width="32" description="">
		<bitfield id="CANUART_WAKE_STAT1_CANUART_IO_MODE" width="1" begin="0" end="0" resetval="0x0" description="Indicates if CANUART IO wakeup mode is activated.  Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVATED" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_CANUART_WAKE_OFF_MODE" acronym="CFG0_CANUART_WAKE_OFF_MODE" offset="0x18310" width="32" description="">
		<bitfield id="CANUART_WAKE_OFF_MODE_MW" width="32" begin="31" end="0" resetval="0x0" description="magic word" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_OFF_MODE_STAT" acronym="CFG0_CANUART_WAKE_OFF_MODE_STAT" offset="0x18318" width="32" description="">
		<bitfield id="CANUART_WAKE_OFF_MODE_STAT_MW" width="32" begin="31" end="0" resetval="0x0" description="returned magic word" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CANUART_WAKE_RESUME_KEY" acronym="CFG0_CANUART_WAKE_RESUME_KEY" offset="0x18320" width="32" description="">
		<bitfield id="KEYVAL" width="32" begin="31" end="0" resetval="0x0" description="key value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_RESUME_KEY_STAT" acronym="CFG0_CANUART_WAKE_RESUME_KEY_STAT" offset="0x18340" width="32" description="">
		<bitfield id="KEYVAL" width="32" begin="31" end="0" resetval="0x0" description="returned key value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WFI_STATUS" acronym="CFG0_WFI_STATUS" offset="0x18400" width="32" description="">
		<bitfield id="WFI_STATUS_MPUSS0_CPU3_WFI" width="1" begin="12" end="12" resetval="0x0" description="WFI status of MPUSS0 CPU3  (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="12" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MPUSS0_CPU2_WFI" width="1" begin="11" end="11" resetval="0x0" description="WFI status of MPUSS0 CPU2 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="11" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MPUSS0_CPU1_WFI" width="1" begin="10" end="10" resetval="0x0" description="WFI status of MPUSS0 CPU1 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="10" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MPUSS0_CPU0_WFI" width="1" begin="9" end="9" resetval="0x0" description="WFI status of MPUSS0 CPU0 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="9" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MAIN_R5F_0_WFI" width="1" begin="5" end="5" resetval="0x0" description="WFI status of MAIN Cortex R5F (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="5" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MCU_R5F_WFI" width="1" begin="4" end="4" resetval="0x0" description="WFI status of MCU Cortex R5F (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="4" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_SMS_CPU1_WFI" width="1" begin="3" end="3" resetval="0x0" description="WFI status of SMS Cortex M4F1 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="3" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_SMS_CPU0_WFI" width="1" begin="2" end="2" resetval="0x0" description="WFI status of SMS Cortex M4F0 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="2" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_WKUP_R5F_WFI" width="1" begin="0" end="0" resetval="0x0" description="WFI status of Device Manager Cortex R5F (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SLEEP_STATUS" acronym="CFG0_SLEEP_STATUS" offset="0x18410" width="32" description="">
		<bitfield id="SLEEP_STATUS_EXITED_SLEEP" width="1" begin="31" end="31" resetval="0x0" description="Captures disable/gating of HFOSC.  Allows DM to confirm, after the WFI instruction, to determine whether or not HFOSC clocks were actually gated (a pending event may cancel the sleep sequence early). Field values (others are reserved): 1'b0 - OTHER 1'b1 - SLEEP_EXIT" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="SLEEP_STATUS_MAIN_DS" width="1" begin="28" end="28" resetval="0x0" description="Captures DS_MAIN por_pdoff assertion, so that after deepsleep exit software can differentiate between a regular power on reset and a main power on reset due to deepsleep exit.   Write 1 to Clear this bit. Field values (others are reserved): 1'b0 - OTHER 1'b1 - DS_EXIT" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="SLEEP_STATUS_MAIN_RESETSTATZ" width="1" begin="8" end="8" resetval="0x0" description="Reflects the status of the main domain reset (active low) Field values (others are reserved): 1'b0 - ASSERTED 1'b1 - DEASSERTED" range="8" rwaccess="R"/>
	</register>
	<register id="CFG0_DS_MAGIC_WORD" acronym="CFG0_DS_MAGIC_WORD" offset="0x18418" width="32" description="">
		<bitfield id="DS_MAGIC_WORD_DS_MAGIC_WORD" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating State of Deep Sleep" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_MAIN" acronym="CFG0_DS_MAIN" offset="0x18420" width="32" description="">
		<bitfield id="DS_MAIN_POR_PDOFF" width="4" begin="3" end="0" resetval="0x15" description="Signal Puts main SMS, DebugSS and MainIP Power Domains into Power Off state, and asserts Main Power On Reset. Field values (others are reserved): 4'b0110 - Off 4'b1111 - On" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_DM_RESET" acronym="CFG0_DS_DM_RESET" offset="0x18440" width="32" description="">
		<bitfield id="DS_DM_RESET_MASK" width="4" begin="3" end="0" resetval="0x15" description="Signal used to mask main domain resets from Device Manager / Wakeup and MCU Ips Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_USB0_RESET" acronym="CFG0_DS_USB0_RESET" offset="0x18460" width="32" description="">
		<bitfield id="DS_USB0_RESET_MASK" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the USBSS0 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_USB1_RESET" acronym="CFG0_DS_USB1_RESET" offset="0x18464" width="32" description="">
		<bitfield id="DS_USB1_RESET_MASK" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the USBSS1 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_CLKSTOP_EN" acronym="CFG0_DM_CLKSTOP_EN" offset="0x18480" width="32" description="">
		<bitfield id="DM_CLKSTOP_EN_EN_17" width="1" begin="17" end="17" resetval="0x0" description="WKUP DMTIMER1 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - NOT_PARTICIPATING 1'b1 - PARTICIPATING" range="17" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_16" width="1" begin="16" end="16" resetval="0x0" description="WKUP DMTIMER0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - NOT_PARTICIPATING 1'b1 - PARTICIPATING" range="16" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_3" width="1" begin="3" end="3" resetval="0x0" description="WKUP UART0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - NOT_PARTICIPATING 1'b1 - PARTICIPATING" range="3" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_0" width="1" begin="0" end="0" resetval="0x0" description="WKUP I2C0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - NOT_PARTICIPATING 1'b1 - PARTICIPATING" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_CLKSTOP_ACK" acronym="CFG0_DM_CLKSTOP_ACK" offset="0x18490" width="32" description="">
		<bitfield id="DM_CLKSTOP_ACK_ACK_17" width="1" begin="17" end="17" resetval="0x0" description="WKUP DMTIMER1 Clockstop Ack Status Field values (others are reserved): 1'b0 - NACK 1'b1 - ACK" range="17" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_16" width="1" begin="16" end="16" resetval="0x0" description="WKUP DMTIMER0 Clockstop Ack Status Field values (others are reserved): 1'b0 - NACK 1'b1 - ACK" range="16" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_3" width="1" begin="3" end="3" resetval="0x0" description="WKUP UART0 Clockstop Ack Status Field values (others are reserved): 1'b0 - NACK 1'b1 - ACK" range="3" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_0" width="1" begin="0" end="0" resetval="0x0" description="WKUP I2C0 Clockstop Ack Status Field values (others are reserved): 1'b0 - NACK 1'b1 - ACK" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DM_GRP_CLKSTOP_REQ" acronym="CFG0_DM_GRP_CLKSTOP_REQ" offset="0x184A0" width="32" description="">
		<bitfield id="DM_GRP_CLKSTOP_REQ_REQ" width="1" begin="0" end="0" resetval="0x0" description="Controls Assertion of Clockstop Request to IPs participating in Clockstop Req Group Field values (others are reserved): 1'b0 - DEASSERT_REQ 1'b1 - ASSERT_REQ" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_GRP_CLKSTOP_ACK" acronym="CFG0_DM_GRP_CLKSTOP_ACK" offset="0x184A4" width="32" description="">
		<bitfield id="DM_GRP_CLKSTOP_ACK_ACK" width="1" begin="0" end="0" resetval="0x0" description="Status of IPs Participating in Clockstop Ack Group.  If DM_CLKSTOP_EN is 0 (no IPs participating) this bit always reads 1.  If one or more participating peripherals is returning NACK, this bit reads PENDING. Field values (others are reserved): 1'b0 - PENDING 1'b1 - ALL_ACK" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_TYPE" acronym="CFG0_DEVICE_TYPE" offset="0x18500" width="32" description="">
		<bitfield id="DEVICE_TYPE_SMS_DEV_TYPE" width="4" begin="7" end="4" resetval="0x0" description="Type of device reported by SMS.   Values not listed should be interpreted as BAD. Field values (others are reserved): 4b0101 - DT_TEST 4b1001 - DT_EMU 4b1010 - DT_HS 4b0011 - DT_GP" range="7 - 4" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK6_KICK0" acronym="CFG0_LOCK6_KICK0" offset="0x19008" width="32" description="">
		<bitfield id="LOCK6_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1" acronym="CFG0_LOCK6_KICK1" offset="0x1900C" width="32" description="">
		<bitfield id="LOCK6_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0_READONLY" acronym="CFG0_CLAIMREG_P6_R0_READONLY" offset="0x19100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1_READONLY" acronym="CFG0_CLAIMREG_P6_R1_READONLY" offset="0x19104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2_READONLY" acronym="CFG0_CLAIMREG_P6_R2_READONLY" offset="0x19108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3_READONLY" acronym="CFG0_CLAIMREG_P6_R3_READONLY" offset="0x1910C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4_READONLY" acronym="CFG0_CLAIMREG_P6_R4_READONLY" offset="0x19110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5_READONLY" acronym="CFG0_CLAIMREG_P6_R5_READONLY" offset="0x19114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6_READONLY" acronym="CFG0_CLAIMREG_P6_R6_READONLY" offset="0x19118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R7_READONLY" acronym="CFG0_CLAIMREG_P6_R7_READONLY" offset="0x1911C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R8_READONLY" acronym="CFG0_CLAIMREG_P6_R8_READONLY" offset="0x19120" width="32" description="">
		<bitfield id="CLAIMREG_P6_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R9_READONLY" acronym="CFG0_CLAIMREG_P6_R9_READONLY" offset="0x19124" width="32" description="">
		<bitfield id="CLAIMREG_P6_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R10_READONLY" acronym="CFG0_CLAIMREG_P6_R10_READONLY" offset="0x19128" width="32" description="">
		<bitfield id="CLAIMREG_P6_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_PROXY" acronym="CFG0_FW_CTRL_OUT0_PROXY" offset="0x1A040" width="32" description="">
		<bitfield id="FW_CTRL_OUT0_FW_CTRL_OUT0_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Unused" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_SET_PROXY" acronym="CFG0_FW_CTRL_OUT0_SET_PROXY" offset="0x1A044" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT0_CLR_PROXY" acronym="CFG0_FW_CTRL_OUT0_CLR_PROXY" offset="0x1A048" width="32" description="">
		
	</register>
	<register id="CFG0_FW_STS_IN0_PROXY" acronym="CFG0_FW_STS_IN0_PROXY" offset="0x1A04C" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_PROXY" acronym="CFG0_FW_CTRL_OUT1_PROXY" offset="0x1A050" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_SET_PROXY" acronym="CFG0_FW_CTRL_OUT1_SET_PROXY" offset="0x1A054" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_CLR_PROXY" acronym="CFG0_FW_CTRL_OUT1_CLR_PROXY" offset="0x1A058" width="32" description="">
		
	</register>
	<register id="CFG0_FW_STS_IN1_PROXY" acronym="CFG0_FW_STS_IN1_PROXY" offset="0x1A05C" width="32" description="">
		
	</register>
	<register id="CFG0_PMCTRL_SYS_PROXY" acronym="CFG0_PMCTRL_SYS_PROXY" offset="0x1A080" width="32" description="">
		<bitfield id="PMCTRL_SYS_PMIC_EN_WE_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Unused Field - Value is Don't Care" range="5" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_PMIC_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Controls state of PMIC_LPM_EN_OUT when LPM_EN[2:0]  is  000" range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_LPM_EN_WE_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Unused Field - Value is Don't Care" range="3" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_LPM_EN_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Controls whether PMIC_LPM_EN_OUT is driven by the pmic_en bit, or by deep sleep logic.   Field values (others are reserved): 3'b000 - PMIC_LPM_EN_OUT controlled by pmic_en bit. 3'b101 - PMIC_LPM_EN_OUT controlled by DeepSleep Logic" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_0_PROXY" acronym="CFG0_PMCTRL_IO_0_PROXY" offset="0x1A084" width="32" description="">
		<bitfield id="PMCTRL_IO_0_IO_ISO_STATUS_0_PROXY" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status. Read 0: IO isolation not active. Read 1: IO isolation active. Reflects value of DM input port io_isoack coming back from IO pad ring." range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_IO_ISO_CTRL_0_PROXY" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. Writing this bit to 1 will kick off IO isolation." range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_GLOBAL_WUEN_0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup activate. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic. 0:All individual IO WUEN are gated in the Spinner logic (override to 0). 1: All individual IO WUEN from control module are going to Ios. Map to DM input port io_globalwkupen" range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_STATUS_0_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of DM input port io_wuclkack coming back from IO pad ring." range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_CTRL_0_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring.0:WUCLKIN signal is driven to 0.IO wakeup daisy chain is functional as well as IO whose wakeup feature is activated.     1:WUCLKIN signal is driven to 1.  IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOBYPASS_OVR_0_PROXY" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly DM output port io_isobypassundefined." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_IO_ON_STATUS_0_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. Read 0: Part or all of the Ios are not in the ON state that is are in isolation state. Read 1: All Ios are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOOVR_EXTEND_0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="This drives the SOC chain ISO-OVERRIDE global control. This bit drives directly the DM output port io_isoovrundefined. At the SOC level it is used to activate when 1 or gate-off when 0, the individual ISOOR for each IO. This operates as a global activate/disable for the individual IOs.Control for IO isolation extension.  '0' IO isolation is not extended. Transition happens as soon as automatic restore is completed. '1' IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_STATUS_0_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of DM input port io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_OVRD_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. When not overridden this signal is controlled by hardware only. 0 ISOCLKIN signal is not override. 1 ISOCLKIN signal is overridden to active value ('1')." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_1_PROXY" acronym="CFG0_PMCTRL_IO_1_PROXY" offset="0x1A088" width="32" description="">
		<bitfield id="PMCTRL_IO_1_IO_ISO_STATUS_1_PROXY" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status. Read 0: IO isolation not active. Read 1: IO isolation active. Reflects value of DM input port io_isoack coming back from IO pad ring." range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_IO_ISO_CTRL_1_PROXY" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. Writing this bit to 1 will kick off IO isolation." range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_GLOBAL_WUEN_1_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup activate. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic. 0:All individual IO WUEN are gated in the Spinner logic (override to 0). 1: All individual IO WUEN from control module are going to Ios. Map to DM input port io_globalwkupen" range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_STATUS_1_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of DM input port io_wuclkack coming back from IO pad ring." range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_CTRL_1_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring.0:WUCLKIN signal is driven to 0.IO wakeup daisy chain is functional as well as IO whose wakeup feature is activated.     1:WUCLKIN signal is driven to 1.  IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOBYPASS_OVR_1_PROXY" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly DM output port io_isobypassundefined." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_IO_ON_STATUS_1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. Read 0: Part or all of the Ios are not in the ON state that is are in isolation state. Read 1: All Ios are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOOVR_EXTEND_1_PROXY" width="1" begin="4" end="4" resetval="0x0" description="This drives the SOC chain ISO-OVERRIDE global control. This bit drives directly the DM output port io_isoovrundefined. At the SOC level it is used to activate when 1 or gate-off when 0, the individual ISOOR for each IO. This operates as a global activate/disable for the individual IOs.Control for IO isolation extension.  '0' IO isolation is not extended. Transition happens as soon as automatic restore is completed. '1' IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_STATUS_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of DM input port io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_OVRD_1_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. When not overridden this signal is controlled by hardware only. 0 ISOCLKIN signal is not override. 1 ISOCLKIN signal is overridden to active value ('1')." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_MOSC_PROXY" acronym="CFG0_PMCTRL_MOSC_PROXY" offset="0x1A090" width="32" description="">
		<bitfield id="PMCTRL_MOSC_OSC_CG_ON_WFI_PROXY" width="1" begin="31" end="31" resetval="0x0" description="To clock gate the main HFOSC, DM sets this bit then enters the WFI state at which time the HFOSC will be gated.   Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_MOSC_SETUP_TIME_PROXY" width="20" begin="19" end="0" resetval="0x48128" description="Number of HFOSC clock cycles before HFOSC clock is ungated to the SOC (allows the HFOSC time to stabilize after starting up, before the SOC is clocked)." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_MISC_STATUS_PROXY" acronym="CFG0_PM_MISC_STATUS_PROXY" offset="0x1A098" width="32" description="">
		<bitfield id="PM_MISC_STATUS_OSC_CG_STAT_PROXY" width="2" begin="1" end="0" resetval="0x0" description="HFOSC Clock Gating State Field values (others are reserved): 2'b00 - HFOSC_OFF 2'b01 - HFOSC_OFF2ON (transition state) 2'b10 - HFOSC_ON2OFF (transition state) 2'b11 - HFOSC_ON" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PMCTRL_IO_GLB_PROXY" acronym="CFG0_PMCTRL_IO_GLB_PROXY" offset="0x1A09C" width="32" description="">
		<bitfield id="PMCTRL_IO_GLB_DSEN_QUALIFIED_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Bit 0 puts WKUP Domain IOs in Deepsleep.  Bit 1 Puts Main Domain IOs in Deepsleep. Field values (others are reserved): 2'b00 - IO_ACTIVE_ALL 2'b01 - IO_DEEPSLEEP_WKUP 2'b10 - IO_DEEPSLEEP_MAIN 2'b11 - IO_DEEPSLEEP_MAIN_AND_WKUP" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_PERMISSION_PROXY" acronym="CFG0_PM_PERMISSION_PROXY" offset="0x1A0A0" width="32" description="">
		<bitfield id="PM_PERMISSION_MCU_SAFETY_ACTIVE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Read Only - Reads return a 1 when  MCU RST_MAGIC_WORD is non-zero. When 1, indicates that the MCU is blocking reset and also deep sleep entry. Field values (others are reserved): 1'b0 - DS_ALLOW 1'b1 - DS_BLOCK" range="2" rwaccess="R"/> 
		<bitfield id="PM_PERMISSION_SECURITY_ACTIVE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Read Only - Reads return the value of SMS security active.  When 1, indicates that SMS is blocking deep sleep entry. Field values (others are reserved): 1'b0 - DS_ALLOW 1'b1 - DS_BLOCK" range="1" rwaccess="R"/> 
		<bitfield id="PM_PERMISSION_DEBUG_ACTIVE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read Only - Returns a 1 when Debug is blocking deep sleep entry. Field values (others are reserved): 1'b0 - DS_ALLOW 1'b1 - DS_BLOCK" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEEPSLEEP_CTRL_PROXY" acronym="CFG0_DEEPSLEEP_CTRL_PROXY" offset="0x1A160" width="32" description="">
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_MAIN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set Field values (others are reserved): 1'b0 - IO_ACTIVE 1'b1 - IO_DEEPSLEEP" range="8" rwaccess="R/W"/> 
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_WKUP_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set Field values (others are reserved): 1'b0 - IO_ACTIVE 1'b1 - IO_DEEPSLEEP" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL_PROXY" acronym="CFG0_RST_CTRL_PROXY" offset="0x1A170" width="32" description="">
		<bitfield id="RST_CTRL_MAIN_RESET_ISO_DONE_Z_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Blocks Main Domain Warm Reset. Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MAIN_ESM_ERROR_RST_EN_Z_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Block Reset of Main by ESM Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SMS_COLD_RESET_EN_Z_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Block Reset of Main by SMS Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR_PROXY" width="4" begin="7" end="4" resetval="0x15" description="Causes MAIN Domain Power On Reset.  This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Causes MAIN Domain Warm Reset.  This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT_PROXY" acronym="CFG0_RST_STAT_PROXY" offset="0x1A174" width="32" description="">
		<bitfield id="RST_STAT_MCU_RESET_ISO_DONE_Z_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates MCU Domain is in Reset Isolation When Active (Low) Field values (others are reserved): 1'b0 - ISOLATION 1'b1 - PASS_THROUGH" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC_PROXY" acronym="CFG0_RST_SRC_PROXY" offset="0x1A178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="31" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="30" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From CTRL_MMR0.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="25" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU_CTRL_MMR0.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="24" rwaccess="R"/> 
		<bitfield id="RST_SRC_DM_WDT_RST_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Watchdog Initiated Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="22" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset From CTRL_MMR0.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="21" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU_CTRL_MMR0.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="20" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="16" rwaccess="R"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST_PROXY" width="1" begin="13" end="13" resetval="0x0" description="SMS Warm Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="13" rwaccess="R"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST_PROXY" width="1" begin="12" end="12" resetval="0x0" description="SMS Cold Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="12" rwaccess="R"/> 
		<bitfield id="RST_SRC_DEBUG_RST_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="8" rwaccess="R"/> 
		<bitfield id="RST_SRC_THERMAL_RST_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="4" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="2" rwaccess="R"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin.    Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD_PROXY" acronym="CFG0_RST_MAGIC_WORD_PROXY" offset="0x1A17C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating Status of MCU Subsystem Boot" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP0_EN_PROXY" acronym="CFG0_WKUP0_EN_PROXY" offset="0x1A180" width="32" description="">
		<bitfield id="WKUP0_EN_WKUPEN_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Activates Wakeup from on-chip sources.  In addition to values listed, any OR combination of the values is also valid. Field values (others are reserved): 32'h00000001 - WKUP_I2C0 32'h00000002 - WKUP_USART0 32'h00000004 - MCU_GPIO0 32'h00000008 - DEBUG undefined - undefined 32'h00000020 - WKUP_TIMER0 32'h00000040 - WKUP_TIMER1 32'h00000080 - WKUP_RTC 32'h00000100 - MAIN_RESET_REQz 32'h00000200 - USB0_IN_BAND 32'h00000400 - USB1_IN_BAND 32'h00010000 - MAIN_IO_DAISY_CHAIN 32'h00020000 - MCU_IO_DAISY_CHAIN 32'h00040000 - CANUART_IO_DAISY_CHAIN" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKGATE_CTRL0_PROXY" acronym="CFG0_CLKGATE_CTRL0_PROXY" offset="0x1A280" width="32" description="">
		<bitfield id="CLKGATE_CTRL0_MAIN_SMS_NOGATE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="MAIN domain SMS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_SA3SS_NOGATE_PROXY" width="1" begin="29" end="29" resetval="0x0" description="MAIN domain SA3SS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="29" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_DBG_CBA_NOGATE_PROXY" width="1" begin="28" end="28" resetval="0x0" description="MAIN domain Debug CBASS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="28" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_R5F_0_NOGATE_PROXY" width="1" begin="26" end="26" resetval="0x0" description="MAIN domain R5FSS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="26" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MCU_FW_CBASS_NOGATE_PROXY" width="1" begin="25" end="25" resetval="0x0" description="MCU domain  FW CBASS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="25" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_RT_FW_NOGATE_PROXY" width="1" begin="24" end="24" resetval="0x0" description="MAIN domain  RT FW CBASS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="24" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_RT_DATA_NOGATE_PROXY" width="1" begin="23" end="23" resetval="0x0" description="MAIN domain  RT DATA CBASS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="23" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_RT_CFG_NOGATE_PROXY" width="1" begin="22" end="22" resetval="0x0" description="MAIN domain  RT CFG CBASS auto clock gate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="22" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_PDMA3_NOGATE_PROXY" width="1" begin="20" end="20" resetval="0x0" description="MAIN domain PDMA3  auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="20" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_PDMA2_NOGATE_PROXY" width="1" begin="19" end="19" resetval="0x0" description="MAIN domain PDMA2  auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="19" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_PDMA1_NOGATE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain PDMA1  auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="18" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_PDMA0_NOGATE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain PDMA0 auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="17" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_DMSS_NOGATE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain DMSS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="16" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_GIC500_NOGATE_PROXY" width="1" begin="15" end="15" resetval="0x0" description="MAIN MPUSS0 GIC500 auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_AUDIO_CBA_NOGATE_PROXY" width="1" begin="14" end="14" resetval="0x0" description="MAIN domain Infrastructure bus (AUDIO) auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="14" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_IPCSS_CBA_NOGATE_PROXY" width="1" begin="13" end="13" resetval="0x0" description="MAIN domain Infrastructure CBASS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="13" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MCASP_CBA_NOGATE_PROXY" width="1" begin="12" end="12" resetval="0x0" description="MAIN domain Infrastructure bus (McASP) auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="12" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MISC_PERI_CBA_NOGATE_PROXY" width="1" begin="11" end="11" resetval="0x0" description="MAIN domain Infrastructure bus (Misc Peripehal) auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="11" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MPU_0_DBG_NOGATE_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MAIN MPUSS0 Debug Port auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="10" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MPU_0_CFG_NOGATE_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MAIN MPUSS0 Configuration Port auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="9" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MPU_0_ACP_NOGATE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MAIN MPUSS0 ACP auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="8" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_MPU_0_NOGATE_PROXY" width="1" begin="7" end="7" resetval="0x0" description="MAIN MPUSS0 auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="7" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_FW_CBA_NOGATE_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain data bus auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="5" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_DATA_CBA_NOGATE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MAIN domain data bus auto clock gate on idle deactivate.    Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="4" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_CENTRAL_CBA_NOGATE_PROXY" width="1" begin="3" end="3" resetval="0x1" description="WKUP domain Infrastructure ECC aggregator auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="3" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_WKUP_DM_PWR_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x1" description="WKUP domain Device Manager  auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="2" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_WKUP_DM_CBA_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x1" description="WKUP domain device manager CBA auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="1" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL0_MAIN_INFRA_CBA_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain Infrastructure bus auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKGATE_CTRL1_PROXY" acronym="CFG0_CLKGATE_CTRL1_PROXY" offset="0x1A284" width="32" description="">
		<bitfield id="CLKGATE_CTRL1_RAM0_NOGATE_PROXY" width="1" begin="24" end="24" resetval="0x1" description="MAIN SRAM auto clockgate on idle deactivate Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="24" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_CSITX0_NOGATE_PROXY" width="1" begin="19" end="19" resetval="0x0" description="VPAC0 auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="19" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_VPAC0_NOGATE_PROXY" width="1" begin="15" end="15" resetval="0x0" description="VPAC0 auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_C7X_1_NOGATE_PROXY" width="1" begin="12" end="12" resetval="0x0" description="C7x_1 auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="12" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_C7X_NOGATE_PROXY" width="1" begin="11" end="11" resetval="0x0" description="C7x auto clock gate on idle deactivate.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="11" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_JPEG_ENC_NOGATE_PROXY" width="1" begin="7" end="7" resetval="0x0" description="JPEG Encoder auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="7" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_VIDEO_CODEC_NOGATE_PROXY" width="1" begin="3" end="3" resetval="0x0" description="VIDEO CODEC auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="3" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL1_DMSS_CSI_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DMSS_CSI auto clock gate on idle deactivate. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_CTRL_PROXY" acronym="CFG0_CANUART_WAKE_CTRL_PROXY" offset="0x1A300" width="32" description="">
		<bitfield id="CANUART_WAKE_CTRL_MW_PROXY" width="31" begin="31" end="1" resetval="0x0" description="CANUART IO magic word.   The lower 23 bits determine if the device enters CANUART IO isolation when mw_load_en is set. If the lower 23 bits match the ACTIVATE value (0x5AAAAA), then CANUART IO Isolation is entered, any other value will prevent entry. The upper 8 bits of this register are software defined and do not determine whether or not CANUART IO isolation is entered.  Field values (others are reserved): 31'h005AAAAA - ACTIVATE 31'h00000000 - DEACTIVATE" range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="CANUART_WAKE_CTRL_MW_LOAD_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Magic word load activate Setting this bit loads and locks the mw field for CANUART IO isolation. If the mw field matches ACTIVATE, CANUART IO Isolation is initiated. Field values (others are reserved): 1'b0 - UNLOCK 1'b1 - LOCK_AND_LOAD" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_STAT0_PROXY" acronym="CFG0_CANUART_WAKE_STAT0_PROXY" offset="0x1A308" width="32" description="">
		<bitfield id="CANUART_WAKE_STAT0_MW_STAT_PROXY" width="31" begin="31" end="1" resetval="0x0" description="CANUART magic word status Indicates the latched value of the mw field." range="31 - 1" rwaccess="R"/> 
		<bitfield id="CANUART_WAKE_STAT0_MW_LOAD_STAT_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Magic word load status. Indicates the latched value of the mw_load_en bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_CANUART_WAKE_STAT1_PROXY" acronym="CFG0_CANUART_WAKE_STAT1_PROXY" offset="0x1A30C" width="32" description="">
		<bitfield id="CANUART_WAKE_STAT1_CANUART_IO_MODE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates if CANUART IO wakeup mode is activated.  Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVATED" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_CANUART_WAKE_OFF_MODE_PROXY" acronym="CFG0_CANUART_WAKE_OFF_MODE_PROXY" offset="0x1A310" width="32" description="">
		<bitfield id="CANUART_WAKE_OFF_MODE_MW_PROXY" width="32" begin="31" end="0" resetval="0x0" description="magic word" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_OFF_MODE_STAT_PROXY" acronym="CFG0_CANUART_WAKE_OFF_MODE_STAT_PROXY" offset="0x1A318" width="32" description="">
		<bitfield id="CANUART_WAKE_OFF_MODE_STAT_MW_PROXY" width="32" begin="31" end="0" resetval="0x0" description="returned magic word" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CANUART_WAKE_RESUME_KEY_PROXY" acronym="CFG0_CANUART_WAKE_RESUME_KEY_PROXY" offset="0x1A320" width="32" description="">
		<bitfield id="KEYVAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="key value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_RESUME_KEY_STAT_PROXY" acronym="CFG0_CANUART_WAKE_RESUME_KEY_STAT_PROXY" offset="0x1A340" width="32" description="">
		<bitfield id="KEYVAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="returned key value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WFI_STATUS_PROXY" acronym="CFG0_WFI_STATUS_PROXY" offset="0x1A400" width="32" description="">
		<bitfield id="WFI_STATUS_MPUSS0_CPU3_WFI_PROXY" width="1" begin="12" end="12" resetval="0x0" description="WFI status of MPUSS0 CPU3  (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="12" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MPUSS0_CPU2_WFI_PROXY" width="1" begin="11" end="11" resetval="0x0" description="WFI status of MPUSS0 CPU2 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="11" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MPUSS0_CPU1_WFI_PROXY" width="1" begin="10" end="10" resetval="0x0" description="WFI status of MPUSS0 CPU1 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="10" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MPUSS0_CPU0_WFI_PROXY" width="1" begin="9" end="9" resetval="0x0" description="WFI status of MPUSS0 CPU0 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="9" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MAIN_R5F_0_WFI_PROXY" width="1" begin="5" end="5" resetval="0x0" description="WFI status of MAIN Cortex R5F (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="5" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MCU_R5F_WFI_PROXY" width="1" begin="4" end="4" resetval="0x0" description="WFI status of MCU Cortex R5F (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="4" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_SMS_CPU1_WFI_PROXY" width="1" begin="3" end="3" resetval="0x0" description="WFI status of SMS Cortex M4F1 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="3" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_SMS_CPU0_WFI_PROXY" width="1" begin="2" end="2" resetval="0x0" description="WFI status of SMS Cortex M4F0 (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="2" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_WKUP_R5F_WFI_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WFI status of Device Manager Cortex R5F (only valid when CPU is out of reset) Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - WFI_ACTIVE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SLEEP_STATUS_PROXY" acronym="CFG0_SLEEP_STATUS_PROXY" offset="0x1A410" width="32" description="">
		<bitfield id="SLEEP_STATUS_EXITED_SLEEP_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Captures disable/gating of HFOSC.  Allows DM to confirm, after the WFI instruction, to determine whether or not HFOSC clocks were actually gated (a pending event may cancel the sleep sequence early). Field values (others are reserved): 1'b0 - OTHER 1'b1 - SLEEP_EXIT" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="SLEEP_STATUS_MAIN_DS_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Captures DS_MAIN por_pdoff assertion, so that after deepsleep exit software can differentiate between a regular power on reset and a main power on reset due to deepsleep exit.   Write 1 to Clear this bit. Field values (others are reserved): 1'b0 - OTHER 1'b1 - DS_EXIT" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="SLEEP_STATUS_MAIN_RESETSTATZ_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Reflects the status of the main domain reset (active low) Field values (others are reserved): 1'b0 - ASSERTED 1'b1 - DEASSERTED" range="8" rwaccess="R"/>
	</register>
	<register id="CFG0_DS_MAGIC_WORD_PROXY" acronym="CFG0_DS_MAGIC_WORD_PROXY" offset="0x1A418" width="32" description="">
		<bitfield id="DS_MAGIC_WORD_DS_MAGIC_WORD_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating State of Deep Sleep" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_MAIN_PROXY" acronym="CFG0_DS_MAIN_PROXY" offset="0x1A420" width="32" description="">
		<bitfield id="DS_MAIN_POR_PDOFF_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal Puts main SMS, DebugSS and MainIP Power Domains into Power Off state, and asserts Main Power On Reset. Field values (others are reserved): 4'b0110 - Off 4'b1111 - On" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_DM_RESET_PROXY" acronym="CFG0_DS_DM_RESET_PROXY" offset="0x1A440" width="32" description="">
		<bitfield id="DS_DM_RESET_MASK_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal used to mask main domain resets from Device Manager / Wakeup and MCU Ips Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_USB0_RESET_PROXY" acronym="CFG0_DS_USB0_RESET_PROXY" offset="0x1A460" width="32" description="">
		<bitfield id="DS_USB0_RESET_MASK_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the USBSS0 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_USB1_RESET_PROXY" acronym="CFG0_DS_USB1_RESET_PROXY" offset="0x1A464" width="32" description="">
		<bitfield id="DS_USB1_RESET_MASK_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the USBSS1 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_CLKSTOP_EN_PROXY" acronym="CFG0_DM_CLKSTOP_EN_PROXY" offset="0x1A480" width="32" description="">
		<bitfield id="DM_CLKSTOP_EN_EN_17_PROXY" width="1" begin="17" end="17" resetval="0x0" description="WKUP DMTIMER1 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - NOT_PARTICIPATING 1'b1 - PARTICIPATING" range="17" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_16_PROXY" width="1" begin="16" end="16" resetval="0x0" description="WKUP DMTIMER0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - NOT_PARTICIPATING 1'b1 - PARTICIPATING" range="16" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="WKUP UART0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - NOT_PARTICIPATING 1'b1 - PARTICIPATING" range="3" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WKUP I2C0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - NOT_PARTICIPATING 1'b1 - PARTICIPATING" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_CLKSTOP_ACK_PROXY" acronym="CFG0_DM_CLKSTOP_ACK_PROXY" offset="0x1A490" width="32" description="">
		<bitfield id="DM_CLKSTOP_ACK_ACK_17_PROXY" width="1" begin="17" end="17" resetval="0x0" description="WKUP DMTIMER1 Clockstop Ack Status Field values (others are reserved): 1'b0 - NACK 1'b1 - ACK" range="17" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_16_PROXY" width="1" begin="16" end="16" resetval="0x0" description="WKUP DMTIMER0 Clockstop Ack Status Field values (others are reserved): 1'b0 - NACK 1'b1 - ACK" range="16" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="WKUP UART0 Clockstop Ack Status Field values (others are reserved): 1'b0 - NACK 1'b1 - ACK" range="3" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WKUP I2C0 Clockstop Ack Status Field values (others are reserved): 1'b0 - NACK 1'b1 - ACK" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DM_GRP_CLKSTOP_REQ_PROXY" acronym="CFG0_DM_GRP_CLKSTOP_REQ_PROXY" offset="0x1A4A0" width="32" description="">
		<bitfield id="DM_GRP_CLKSTOP_REQ_REQ_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Controls Assertion of Clockstop Request to IPs participating in Clockstop Req Group Field values (others are reserved): 1'b0 - DEASSERT_REQ 1'b1 - ASSERT_REQ" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_GRP_CLKSTOP_ACK_PROXY" acronym="CFG0_DM_GRP_CLKSTOP_ACK_PROXY" offset="0x1A4A4" width="32" description="">
		<bitfield id="DM_GRP_CLKSTOP_ACK_ACK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Status of IPs Participating in Clockstop Ack Group.  If DM_CLKSTOP_EN is 0 (no IPs participating) this bit always reads 1.  If one or more participating peripherals is returning NACK, this bit reads PENDING. Field values (others are reserved): 1'b0 - PENDING 1'b1 - ALL_ACK" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_TYPE_PROXY" acronym="CFG0_DEVICE_TYPE_PROXY" offset="0x1A500" width="32" description="">
		<bitfield id="DEVICE_TYPE_SMS_DEV_TYPE_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Type of device reported by SMS.   Values not listed should be interpreted as BAD. Field values (others are reserved): 4b0101 - DT_TEST 4b1001 - DT_EMU 4b1010 - DT_HS 4b0011 - DT_GP" range="7 - 4" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK6_KICK0_PROXY" acronym="CFG0_LOCK6_KICK0_PROXY" offset="0x1B008" width="32" description="">
		<bitfield id="LOCK6_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1_PROXY" acronym="CFG0_LOCK6_KICK1_PROXY" offset="0x1B00C" width="32" description="">
		<bitfield id="LOCK6_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0" acronym="CFG0_CLAIMREG_P6_R0" offset="0x1B100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1" acronym="CFG0_CLAIMREG_P6_R1" offset="0x1B104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2" acronym="CFG0_CLAIMREG_P6_R2" offset="0x1B108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3" acronym="CFG0_CLAIMREG_P6_R3" offset="0x1B10C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4" acronym="CFG0_CLAIMREG_P6_R4" offset="0x1B110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5" acronym="CFG0_CLAIMREG_P6_R5" offset="0x1B114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6" acronym="CFG0_CLAIMREG_P6_R6" offset="0x1B118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R7" acronym="CFG0_CLAIMREG_P6_R7" offset="0x1B11C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R8" acronym="CFG0_CLAIMREG_P6_R8" offset="0x1B120" width="32" description="">
		<bitfield id="CLAIMREG_P6_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R9" acronym="CFG0_CLAIMREG_P6_R9" offset="0x1B124" width="32" description="">
		<bitfield id="CLAIMREG_P6_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R10" acronym="CFG0_CLAIMREG_P6_R10" offset="0x1B128" width="32" description="">
		<bitfield id="CLAIMREG_P6_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_BACKUP_REG" acronym="CFG0_BACKUP_REG" offset="0x1C100" width="32" description="">
		<bitfield id="BACKUP_DATA" width="32" begin="31" end="0" resetval="0x0" description="Storage for Backup Data During Deep Sleep" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK0" acronym="CFG0_LOCK7_KICK0" offset="0x1D008" width="32" description="">
		<bitfield id="LOCK7_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK1" acronym="CFG0_LOCK7_KICK1" offset="0x1D00C" width="32" description="">
		<bitfield id="LOCK7_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R0_READONLY" acronym="CFG0_CLAIMREG_P7_R0_READONLY" offset="0x1D100" width="32" description="">
		<bitfield id="CLAIMREG_P7_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R1_READONLY" acronym="CFG0_CLAIMREG_P7_R1_READONLY" offset="0x1D104" width="32" description="">
		<bitfield id="CLAIMREG_P7_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R2_READONLY" acronym="CFG0_CLAIMREG_P7_R2_READONLY" offset="0x1D108" width="32" description="">
		<bitfield id="CLAIMREG_P7_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_BACKUP_REG_PROXY" acronym="CFG0_BACKUP_REG_PROXY" offset="0x1E100" width="32" description="">
		<bitfield id="BACKUP_DATA_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Storage for Backup Data During Deep Sleep" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK0_PROXY" acronym="CFG0_LOCK7_KICK0_PROXY" offset="0x1F008" width="32" description="">
		<bitfield id="LOCK7_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK1_PROXY" acronym="CFG0_LOCK7_KICK1_PROXY" offset="0x1F00C" width="32" description="">
		<bitfield id="LOCK7_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R0" acronym="CFG0_CLAIMREG_P7_R0" offset="0x1F100" width="32" description="">
		<bitfield id="CLAIMREG_P7_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R1" acronym="CFG0_CLAIMREG_P7_R1" offset="0x1F104" width="32" description="">
		<bitfield id="CLAIMREG_P7_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R2" acronym="CFG0_CLAIMREG_P7_R2" offset="0x1F108" width="32" description="">
		<bitfield id="CLAIMREG_P7_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>