
---------- Begin Simulation Statistics ----------
final_tick                               16848450067617                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103163                       # Simulator instruction rate (inst/s)
host_mem_usage                               17215648                       # Number of bytes of host memory used
host_op_rate                                   176730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6162.95                       # Real time elapsed on the host
host_tick_rate                                5403125                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   635790255                       # Number of instructions simulated
sim_ops                                    1089177271                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033299                       # Number of seconds simulated
sim_ticks                                 33299199135                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1455582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2912131                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2247                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 23                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.55%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      1      4.55%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     18.18%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     86.36% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     13.64%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        30452                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1743680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3488351                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu1.num_int_insts                          15                       # number of integer instructions
system.cpu1.num_int_register_reads                 35                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     31.82%     31.82% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     31.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.64%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.55%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 3     13.64%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     36.36%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    2                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2408239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4801331                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          322                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1957695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3911065                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          294                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu3.num_int_insts                          11                       # number of integer instructions
system.cpu3.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     54.17%     54.17% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.50%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     29.17%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     95.83% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1368097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2751664                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       558688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1196846                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         50621144                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        45697154                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126937125                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            230019513                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.787772                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.787772                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        170323594                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       105854894                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 384018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       108977                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        12894284                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.342589                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            46965360                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10833369                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        2043733                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     35070083                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         6646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     11012032                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    234734625                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     36131991                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       188186                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    234253181                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          5284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12240045                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        110335                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     12307200                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2738                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        70816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        38161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        280005765                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            232873859                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600592                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        168169355                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.328795                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             232975825                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       215168983                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      102757237                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.269402                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.269402                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       114039      0.05%      0.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113573663     48.44%     48.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25925      0.01%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     18105040      7.72%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      7356425      3.14%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      6217754      2.65%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     18230903      7.78%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        50785      0.02%     69.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4749433      2.03%     71.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1226483      0.52%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17748027      7.57%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt         4234      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      9458837      4.03%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7352283      3.14%     87.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     26726682     11.40%     98.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3500854      1.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     234441367                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      116667748                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    232890380                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    114862501                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    118151498                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2070597                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1163077     56.17%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        20685      1.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        225911     10.91%     68.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        21675      1.05%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        20653      1.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        25519      1.23%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv         1611      0.08%     71.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        22437      1.08%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        317844     15.35%     87.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       148496      7.17%     95.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        73093      3.53%     98.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        29596      1.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     119730177                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    337694330                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    118011358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    121300974                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         234730998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        234441367                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      4715112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        17833                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      5250832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99613546                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.353509                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.529017                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     41528661     41.69%     41.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      6520885      6.55%     48.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9379849      9.42%     57.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9716064      9.75%     67.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9459933      9.50%     76.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8074885      8.11%     85.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      6725636      6.75%     91.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4216445      4.23%     95.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3991188      4.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99613546                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.344471                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2787566                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       521922                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     35070083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     11012032                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       89481878                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99997564                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  11267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204810815                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100703950                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450562967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.399990                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.399990                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        147777993                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84846374                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  95763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1114766                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46357086                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.809821                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140947340                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42745710                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6394322                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102948961                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          383                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45389250                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    503503005                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98201630                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3007397                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    480970430                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          9613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       196266                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        996893                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       210458                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        18566                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       728182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       386584                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        629430378                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            479125784                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567201                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        357013850                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.791375                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             480379948                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       665359082                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299669320                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.500061                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.500061                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2597853      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289951101     59.91%     60.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       973405      0.20%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1295051      0.27%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3134835      0.65%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       204020      0.04%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17532715      3.62%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        60184      0.01%     65.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7672089      1.59%     66.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       602006      0.12%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17421805      3.60%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        41994      0.01%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61411828     12.69%     83.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36567438      7.56%     90.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     38014734      7.85%     98.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6496776      1.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     483977834                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      104043079                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    202973629                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     97468351                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    109758082                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13688645                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028284                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3921773     28.65%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        11976      0.09%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        242725      1.77%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            9      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       509425      3.72%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        51834      0.38%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     34.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       351549      2.57%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3363392     24.57%     61.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1101080      8.04%     69.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3606717     26.35%     96.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       528165      3.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     391025547                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    879288755                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381657433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    446703167                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         503502995                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        483977834                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     52939922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       716277                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75347017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99901801                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.844536                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.694983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14007222     14.02%     14.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2724933      2.73%     16.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5124378      5.13%     21.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6733103      6.74%     28.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9486730      9.50%     38.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12305077     12.32%     50.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15072543     15.09%     65.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14685247     14.70%     80.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19762568     19.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99901801                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.839896                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5418060                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2530358                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102948961                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45389250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236691410                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus1.numCycles                99997564                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        107113169                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        44068573                       # number of cc regfile writes
system.switch_cpus2.committedInsts           70377090                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121288196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.420882                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420882                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   7886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1689981                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28215062                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.947096                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            48315605                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          10020346                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       37052383                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     44552051                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        58716                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     11662131                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    223579879                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     38295259                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5055014                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    194704906                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3543256                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1638167                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3939504                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         8615                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       933107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       756874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        203689362                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            192193483                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655346                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        133487029                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.921982                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             193509368                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       278536341                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      156419413                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.703788                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.703788                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        84374      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    148494857     74.34%     74.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205755      0.10%     74.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       523043      0.26%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40005931     20.03%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     10445960      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     199759920                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3877087                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019409                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3362155     86.72%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        480346     12.39%     99.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        34586      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     203552633                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    504131151                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    192193483                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    325879780                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         223579879                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        199759920                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    102291583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       744546                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    112237586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99989678                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.997805                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.775097                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57270799     57.28%     57.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      6464048      6.46%     63.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      4346167      4.35%     68.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3023544      3.02%     71.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4483421      4.48%     75.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5834475      5.84%     81.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      6911376      6.91%     88.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6288193      6.29%     94.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5367655      5.37%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99989678                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.997648                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4495612                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1431973                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     44552051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     11662131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104770633                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99997564                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        110879490                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        53897335                       # number of cc regfile writes
system.switch_cpus3.committedInsts          188475971                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            287306502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.530559                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.530559                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309687694                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       147958370                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  17324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       209230                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19450255                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.022297                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            61059125                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12955720                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26734237                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     48898818                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     13394983                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    310430783                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     48103405                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       339299                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    302222382                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        328372                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        20840                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        208759                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       466238                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       117644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        91586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        424640039                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            302102518                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.556177                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        236175111                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.021099                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             302172391                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       249831541                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      114609294                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.884806                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.884806                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1173      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    148032944     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1555349      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      3036083      1.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4321164      1.43%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1673858      0.55%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     32179156     10.64%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      9381202      3.10%     66.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1815566      0.60%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37935614     12.54%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1480182      0.49%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      8599982      2.84%     82.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4077581      1.35%     83.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     39582025     13.08%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      8889807      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     302561686                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      168475610                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    335297716                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    166543600                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    183582299                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2379542                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007865                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39789      1.67%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         52258      2.20%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       265200     11.15%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       135604      5.70%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        374506     15.74%     36.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       285201     11.99%     48.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       624274     26.24%     74.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       602710     25.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     136464445                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    372255864                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135558918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    149973135                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         310430783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        302561686                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23124191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        70431                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     24107475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99980240                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.026215                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.636907                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30800361     30.81%     30.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5703768      5.70%     36.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8993702      9.00%     45.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9882172      9.88%     55.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13040654     13.04%     68.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10941364     10.94%     79.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8653016      8.65%     88.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5285158      5.29%     93.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      6680045      6.68%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99980240                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.025691                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3747075                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       344290                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     48898818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13394983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      117691888                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99997564                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     42845895                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        42845896                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     42861139                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42861140                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       677335                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        677337                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       680151                       # number of overall misses
system.cpu0.dcache.overall_misses::total       680153                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16684476742                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16684476742                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16684476742                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16684476742                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     43523230                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43523233                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     43541290                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43541293                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.666667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015563                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015563                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.666667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.015621                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015621                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24632.533004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24632.460270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24530.547984                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24530.475852                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        45906                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        26207                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1544                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            131                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    29.731865                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   200.053435                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       659779                       # number of writebacks
system.cpu0.dcache.writebacks::total           659779                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        18015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        18015                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18015                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       659320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       659320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       660346                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       660346                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15443027101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15443027101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15512780944                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15512780944                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.015149                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015149                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.015166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015166                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23422.658346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23422.658346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23491.898102                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23491.898102                       # average overall mshr miss latency
system.cpu0.dcache.replacements                659779                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32711866                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32711867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       186307                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   6089623947                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6089623947                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     32898173                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     32898176                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005663                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005663                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 32685.964279                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32685.613400                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        18007                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18007                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       168300                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       168300                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5012059590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5012059590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.005116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 29780.508556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29780.508556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10134029                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10134029                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       491028                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       491028                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  10594852795                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10594852795                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10625057                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10625057                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.046214                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046214                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21576.881145                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21576.881145                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       491020                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       491020                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  10430967511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10430967511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.046213                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046213                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21243.467702                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21243.467702                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        15244                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15244                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         2816                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         2816                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        18060                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        18060                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.155925                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.155925                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         1026                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1026                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     69753843                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     69753843                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.056811                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.056811                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 67986.201754                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 67986.201754                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          503.720878                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43521489                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           660291                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.912589                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150869814                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.490136                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   503.230742                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.982873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983830                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        348990635                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       348990635                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     15584151                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15584170                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     15584151                       # number of overall hits
system.cpu0.icache.overall_hits::total       15584170                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       802944                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        802946                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       802944                       # number of overall misses
system.cpu0.icache.overall_misses::total       802946                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   4098800763                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4098800763                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   4098800763                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4098800763                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     16387095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16387116                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     16387095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16387116                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.095238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.048999                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.048999                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.095238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.048999                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.048999                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5104.715600                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5104.702885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5104.715600                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5104.702885                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       795745                       # number of writebacks
system.cpu0.icache.writebacks::total           795745                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         6689                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6689                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         6689                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6689                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       796255                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       796255                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       796255                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       796255                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   3781724490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3781724490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   3781724490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3781724490                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.048590                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.048590                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.048590                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.048590                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4749.388688                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4749.388688                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4749.388688                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4749.388688                       # average overall mshr miss latency
system.cpu0.icache.replacements                795745                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     15584151                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15584170                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       802944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       802946                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   4098800763                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4098800763                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     16387095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16387116                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.048999                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.048999                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5104.715600                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5104.702885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         6689                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6689                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       796255                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       796255                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   3781724490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3781724490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.048590                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.048590                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4749.388688                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4749.388688                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          490.165104                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16380427                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           796257                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            20.571784                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.419952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   488.745152                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002773                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.954580                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.957354                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        131893185                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       131893185                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         965585                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       594702                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       986919                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        490964                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       490963                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       965585                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2388259                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1980478                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4368737                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    101888128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     84484480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           186372608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       126097                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                8070208                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1582704                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001801                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042397                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1579854     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                2850      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1582704                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1939117275                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      795463725                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      659680229                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       793676                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       534406                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1328082                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       793676                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       534406                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1328082                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2579                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       125884                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       128467                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2579                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       125884                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       128467                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    217418364                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12322437894                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12539856258                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    217418364                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12322437894                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12539856258                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       796255                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       660290                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1456549                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       796255                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       660290                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1456549                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190650                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.088200                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190650                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.088200                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 84303.359442                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97887.244558                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 97611.497567                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 84303.359442                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97887.244558                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 97611.497567                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       126097                       # number of writebacks
system.cpu0.l2cache.writebacks::total          126097                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2579                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       125884                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       128463                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2579                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       125884                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       128463                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    216559557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12280518855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12497078412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    216559557                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12280518855                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12497078412                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190650                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.088197                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190650                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.088197                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83970.359442                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97554.247204                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 97281.539525                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83970.359442                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97554.247204                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 97281.539525                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               126097                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       506361                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       506361                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       506361                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       506361                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       948560                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       948560                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       948560                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       948560                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           58                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           58                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           58                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           58                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       408415                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       408415                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        82549                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        82549                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7889401701                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7889401701                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       490964                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       490964                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.168137                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.168137                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 95572.347345                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 95572.347345                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        82549                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        82549                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7861913217                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7861913217                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.168137                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.168137                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 95239.351379                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 95239.351379                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       793676                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       125991                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       919667                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2579                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        43335                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        45918                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    217418364                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4433036193                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4650454557                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       796255                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       169326                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       965585                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.003239                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.255926                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.047555                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 84303.359442                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102296.900727                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 101277.376127                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2579                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        43335                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        45914                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    216559557                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4418605638                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4635165195                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.003239                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.255926                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047550                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 83970.359442                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101963.900727                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100953.199351                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3540.412613                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2911527                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          130193                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           22.363161                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    70.309630                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.596184                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.793050                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   310.617722                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3158.096027                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.017165                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000146                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000194                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.075834                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.771020                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.864359                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          893                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3102                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        46714641                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       46714641                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33299189135                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32732.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32732.numOps                      0                       # Number of Ops committed
system.cpu0.thread32732.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116428709                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116428712                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116440064                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116440067                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3517717                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3517722                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3542858                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3542863                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  17086226670                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17086226670                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  17086226670                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17086226670                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    119946426                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    119946434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    119982922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    119982930                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.625000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.029327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.625000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.029528                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029528                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4857.191943                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4857.185039                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4822.724103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4822.717297                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          279                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          279                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1743480                       # number of writebacks
system.cpu1.dcache.writebacks::total          1743480                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1782850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1782850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1782850                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1782850                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1734867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1734867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1743993                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1743993                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   7998514812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7998514812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   8038713906                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8038713906                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014464                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014464                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014535                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014535                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4610.448416                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4610.448416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4609.372805                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4609.372805                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1743480                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76348093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76348096                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3167115                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3167120                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15344988651                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15344988651                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79515208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79515216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.625000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039830                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039830                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4845.099926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4845.092277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1776193                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1776193                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1390922                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1390922                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6391407528                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6391407528                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017493                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017493                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4595.086948                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4595.086948                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40080616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40080616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       350602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       350602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1741238019                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1741238019                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40431218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40431218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4966.423520                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4966.423520                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6657                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6657                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       343945                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       343945                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1607107284                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1607107284                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4672.570568                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4672.570568                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        11355                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        11355                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        36496                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        36496                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.688870                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.688870                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     40199094                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     40199094                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.250055                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.250055                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4404.897436                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4404.897436                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          505.311107                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118184065                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1743992                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            67.766403                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.450550                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   502.860557                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.004786                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.982150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986936                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        961607432                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       961607432                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45493822                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45493841                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45493822                       # number of overall hits
system.cpu1.icache.overall_hits::total       45493841                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          776                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           779                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          776                       # number of overall misses
system.cpu1.icache.overall_misses::total          779                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     65932002                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     65932002                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     65932002                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     65932002                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45494598                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45494620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45494598                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45494620                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 84963.920103                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84636.716303                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 84963.920103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84636.716303                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu1.icache.writebacks::total              189                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           95                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           95                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          681                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          681                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     57577032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     57577032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     57577032                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     57577032                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84547.770925                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84547.770925                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84547.770925                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84547.770925                       # average overall mshr miss latency
system.cpu1.icache.replacements                   189                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45493822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45493841                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          776                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          779                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     65932002                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     65932002                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45494598                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45494620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 84963.920103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84636.716303                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           95                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          681                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     57577032                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     57577032                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 84547.770925                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84547.770925                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          453.135615                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45494525                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              684                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         66512.463450                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   450.135615                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.879171                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.885030                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363957644                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363957644                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1400737                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       476105                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1267564                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        343939                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       343939                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1400737                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1551                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5231475                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5233026                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        55488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    223198144                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           223253632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            7                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    448                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1744682                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.017460                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.130980                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1714219     98.25%     98.25% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               30463      1.75%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1744682                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2322901773                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           7.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         683307                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1742245343                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          124                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1742023                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1742147                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          124                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1742023                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1742147                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          551                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1963                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2522                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          551                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1963                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2522                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     56624319                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    195216255                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    251840574                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     56624319                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    195216255                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    251840574                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          675                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1743986                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1744669                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          675                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1743986                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1744669                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.816296                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.001126                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.001446                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.816296                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.001126                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.001446                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 102766.459165                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 99447.913907                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 99857.483743                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 102766.459165                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 99447.913907                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 99857.483743                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          545                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1963                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2508                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          545                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1963                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2508                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     56016594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    194562576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    250579170                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     56016594                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    194562576                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    250579170                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.807407                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.001126                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.001438                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.807407                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.001126                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.001438                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102782.741284                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 99114.913907                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 99911.949761                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102782.741284                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 99114.913907                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 99911.949761                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1239059                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1239059                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1239059                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1239059                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            6                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       343320                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       343320                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          618                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          618                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     67287312                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     67287312                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       343938                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       343938                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001797                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001797                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 108879.145631                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 108879.145631                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     67081518                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     67081518                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001797                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001797                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 108546.145631                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 108546.145631                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          124                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1398703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1398827                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          551                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1904                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     56624319                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    127928943                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    184553262                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          675                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1400048                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1400731                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.816296                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000961                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.001359                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 102766.459165                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 95114.455762                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 96929.234244                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1890                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     56016594                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    127481058                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    183497652                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.807407                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000961                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001349                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102782.741284                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94781.455762                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97088.704762                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1508.718225                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3459833                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2516                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         1375.132353                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     4.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   467.948452                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1032.769773                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.114245                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.252141                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.368339                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2516                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1266                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.614258                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        55359940                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       55359940                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33299189135                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-18676.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-18676.numOps                     0                       # Number of Ops committed
system.cpu1.thread-18676.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     35140416                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35140421                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     35140419                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35140424                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3533021                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3533026                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3533025                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3533030                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 115754335461                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 115754335461                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 115754335461                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 115754335461                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     38673437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38673447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     38673444                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38673454                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.091355                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091355                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.091355                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091355                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 32763.557154                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32763.510787                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 32763.520060                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32763.473693                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2071                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.309524                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2392493                       # number of writebacks
system.cpu2.dcache.writebacks::total          2392493                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1124329                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1124329                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1124329                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1124329                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2408692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2408692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2408695                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2408695                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  57335948658                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57335948658                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  57336109497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57336109497                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.062283                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062283                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.062283                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062283                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 23803.769290                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23803.769290                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 23803.806417                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23803.806417                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2392493                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     28716097                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28716100                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3230757                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3230761                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 111995579979                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 111995579979                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     31946854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31946861                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.101129                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.101129                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 34665.429798                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34665.386879                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1124254                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1124254                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2106503                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2106503                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  53678047221                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53678047221                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065938                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065938                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 25482.065405                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25482.065405                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      6424319                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6424321                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       302264                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       302265                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3758755482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3758755482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      6726583                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6726586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044936                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044936                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12435.339577                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12435.298437                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           75                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       302189                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       302189                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3657901437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3657901437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044925                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044925                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 12104.680968                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12104.680968                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.571429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.571429                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       160839                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       160839                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        53613                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        53613                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.896442                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           37561233                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2393005                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.696262                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.009513                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.886928                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000019                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999779                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        311780637                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       311780637                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30299493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30299515                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30299493                       # number of overall hits
system.cpu2.icache.overall_hits::total       30299515                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          153                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           155                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          153                       # number of overall misses
system.cpu2.icache.overall_misses::total          155                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     12885435                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12885435                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     12885435                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12885435                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30299646                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30299670                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30299646                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30299670                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 84218.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83131.838710                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 84218.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83131.838710                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           72                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           72                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      7693965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7693965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      7693965                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7693965                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94987.222222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 94987.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94987.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 94987.222222                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30299493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30299515                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          153                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     12885435                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12885435                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30299646                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30299670                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 84218.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83131.838710                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           72                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      7693965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7693965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 94987.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 94987.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           82.013704                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30299598                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         365055.397590                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    80.013705                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.156277                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.160183                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        242397443                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       242397443                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2106586                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1515039                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2007365                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15746                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15746                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        286502                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       286502                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2106590                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7209999                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7210165                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    306271872                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           306277184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1129911                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               72314304                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3538749                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000118                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.010855                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3538332     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 417      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3538749                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3192241230                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           9.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          80919                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2395850418                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1259227                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1259227                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1259227                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1259227                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           81                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1133777                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1133865                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           81                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1133777                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1133865                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7639020                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  50670886725                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  50678525745                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7639020                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  50670886725                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  50678525745                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           81                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2393004                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2393092                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           81                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2393004                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2393092                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.473788                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.473808                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.473788                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.473808                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 94308.888889                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 44692.110287                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 44695.378855                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 94308.888889                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 44692.110287                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 44695.378855                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1129911                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1129911                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1133777                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1133858                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1133777                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1133858                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7612047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  50293340316                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  50300952363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7612047                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  50293340316                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  50300952363                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.473788                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.473805                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.473788                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.473805                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93975.888889                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 44359.111462                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 44362.655961                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93975.888889                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 44359.111462                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 44362.655961                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1129911                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1267389                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1267389                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1267389                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1267389                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1125009                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1125009                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1125009                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1125009                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15746                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15746                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15746                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15746                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       139924                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       139924                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       146577                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       146578                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   2835258237                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   2835258237                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       286501                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       286502                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.511611                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.511612                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19343.131849                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19342.999884                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       146577                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       146577                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2786448096                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   2786448096                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.511611                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.511609                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 19010.131849                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 19010.131849                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1119303                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1119303                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       987200                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       987287                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7639020                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  47835628488                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  47843267508                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2106503                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2106590                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.468644                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.468666                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94308.888889                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 48455.863541                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 48459.330983                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       987200                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       987281                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7612047                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  47506892220                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  47514504267                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.468644                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.468663                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 93975.888889                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 48122.864891                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48126.626834                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4089.174826                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4801232                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1134007                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.233865                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.904406                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.004314                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.015638                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.259263                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4087.991206                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000221                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000063                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998045                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998334                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          516                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1786                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1794                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        77953783                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       77953783                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33299189135                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     55632516                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        55632516                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     55632516                       # number of overall hits
system.cpu3.dcache.overall_hits::total       55632516                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      2736082                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2736083                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      2736082                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2736083                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  24363903042                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24363903042                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  24363903042                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24363903042                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     58368598                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58368599                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     58368598                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     58368599                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.046876                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046876                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.046876                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046876                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8904.668443                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8904.665188                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8904.668443                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8904.665188                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          248                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1952753                       # number of writebacks
system.cpu3.dcache.writebacks::total          1952753                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       777876                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       777876                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       777876                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       777876                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1958206                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1958206                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1958206                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1958206                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  18619754607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18619754607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  18619754607                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18619754607                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.033549                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033549                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.033549                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033549                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  9508.578059                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9508.578059                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  9508.578059                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9508.578059                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1952753                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     45003404                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       45003404                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2731108                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2731109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  24340050252                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24340050252                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     47734512                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     47734513                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.057215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8912.152230                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8912.148967                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       777876                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       777876                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1953232                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1953232                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18597558159                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18597558159                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040919                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040919                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  9521.428155                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9521.428155                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     10629112                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      10629112                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         4974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     23852790                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23852790                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     10634086                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10634086                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4795.494572                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4795.494572                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         4974                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4974                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     22196448                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22196448                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000468                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4462.494572                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4462.494572                       # average WriteReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.660737                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           57592502                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1953265                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.485248                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150876141                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.660738                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997384                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999337                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          434                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        468902057                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       468902057                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     23685035                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23685057                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     23685035                       # number of overall hits
system.cpu3.icache.overall_hits::total       23685057                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          123                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           126                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          123                       # number of overall misses
system.cpu3.icache.overall_misses::total          126                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     11662659                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11662659                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     11662659                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11662659                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     23685158                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23685183                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     23685158                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23685183                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.120000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.120000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 94818.365854                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 92560.785714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 94818.365854                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 92560.785714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      9892431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9892431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      9892431                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9892431                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 96984.617647                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 96984.617647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 96984.617647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 96984.617647                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     23685035                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23685057                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          123                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     11662659                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11662659                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     23685158                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23685183                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 94818.365854                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 92560.785714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      9892431                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9892431                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 96984.617647                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 96984.617647                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.653755                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           23685162                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         225572.971429                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   101.653755                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.198542                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204402                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        189481569                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       189481569                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1953338                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       619664                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1447904                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4942                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4942                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1953338                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5869167                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5869377                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    249985152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           249991872                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       114815                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7348160                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2073127                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000142                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.011908                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2072833     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 294      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2073127                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2602916811                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           7.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1952956422                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1834627                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1834627                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1834627                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1834627                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       118637                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       118743                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       118637                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       118743                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      9824499                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10146358818                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10156183317                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      9824499                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10146358818                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10156183317                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1953264                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1953370                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1953264                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1953370                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.060738                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.060789                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.060738                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.060789                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 96318.617647                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 85524.404848                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 85530.796064                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 96318.617647                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 85524.404848                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 85530.796064                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       114815                       # number of writebacks
system.cpu3.l2cache.writebacks::total          114815                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       118637                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       118739                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       118637                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       118739                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      9790533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10106852697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10116643230                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      9790533                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10106852697                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10116643230                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.060738                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.060787                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.060738                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.060787                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 95985.617647                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 85191.404848                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 85200.677368                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 95985.617647                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 85191.404848                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 85200.677368                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               114815                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       611632                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       611632                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       611632                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       611632                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1341121                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1341121                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1341121                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1341121                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4942                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4942                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4942                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4942                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       422244                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       422244                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data       105561                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total       105561                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       420912                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       420912                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data       105228                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total       105228                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1834599                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1834599                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       118633                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       118739                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9824499                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10145936574                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10155761073                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1953232                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1953338                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.060737                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.060788                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 96318.617647                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 85523.729266                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 85530.121300                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       118633                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       118735                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9790533                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10106431785                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10116222318                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.060737                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.060786                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 95985.617647                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 85190.729266                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85200.002678                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4059.440772                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3911065                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          118911                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           32.890691                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150868815                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     6.117285                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.081768                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.024952                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.354417                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4050.862350                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001493                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000020                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000575                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.988980                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.991074                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1486                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1706                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          626                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        62695951                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       62695951                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150878482                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33299189135                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1153838                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        416488                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1023937                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            486124                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             229749                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            229748                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1153842                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       380783                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         5032                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3397314                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       352007                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4135136                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     16148224                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       161024                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    144860736                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     14928896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                176098880                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            558590                       # Total snoops (count)
system.l3bus.snoopTraffic                     4637824                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1942255                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1942255    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1942255                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1371861992                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            85851504                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1673316                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           755185940                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79355402                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           54                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         2697                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       728201                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        14383                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              745335                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           54                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         2697                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       728201                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        14383                       # number of overall hits
system.l3cache.overall_hits::total             745335                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         2525                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       123187                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          545                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data         1963                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           81                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       405576                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       104254                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            638256                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         2525                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       123187                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          545                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data         1963                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           81                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       405576                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       104254                       # number of overall misses
system.l3cache.overall_misses::total           638256                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    205449012                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11737275931                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     53832447                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data    186696450                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7288038                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  35530466622                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      9382608                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9428520041                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  57158911149                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    205449012                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11737275931                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     53832447                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data    186696450                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7288038                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  35530466622                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      9382608                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9428520041                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  57158911149                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2579                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       125884                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          545                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data         1963                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           81                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1133777                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       118637                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1383591                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2579                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       125884                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          545                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data         1963                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           81                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1133777                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       118637                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1383591                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.979062                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.978576                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.357721                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.878765                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.461304                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.979062                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.978576                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.357721                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.878765                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.461304                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 81365.945347                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 95280.150755                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 98775.132110                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 95107.717779                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 89975.777778                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87604.953503                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 91986.352941                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 90437.969200                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 89554.835597                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 81365.945347                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 95280.150755                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 98775.132110                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 95107.717779                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 89975.777778                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87604.953503                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 91986.352941                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 90437.969200                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 89554.835597                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          72466                       # number of writebacks
system.l3cache.writebacks::total                72466                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         2525                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       123187                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          545                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data         1963                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           81                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       405576                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       104254                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       638233                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         2525                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       123187                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          545                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data         1963                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           81                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       405576                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       104254                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       638233                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    188632512                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10916850511                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     50202747                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    173622870                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      6748578                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  32829350442                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      8703288                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   8734188401                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  52908299349                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    188632512                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10916850511                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     50202747                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    173622870                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      6748578                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  32829350442                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      8703288                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   8734188401                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  52908299349                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.979062                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.978576                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.357721                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.878765                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.461287                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.979062                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.978576                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.357721                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.878765                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.461287                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74705.945347                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88620.150755                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92115.132110                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 88447.717779                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 83315.777778                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 80945.002766                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 85326.352941                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 83777.969200                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 82898.094190                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74705.945347                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 88620.150755                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92115.132110                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 88447.717779                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 83315.777778                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 80945.002766                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 85326.352941                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 83777.969200                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 82898.094190                       # average overall mshr miss latency
system.l3cache.replacements                    558590                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       344022                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       344022                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       344022                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       344022                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1023937                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1023937                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1023937                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1023937                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          335                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       144804                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           145139                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        82214                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          618                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         1773                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          84610                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7526397396                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     64602999                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    170327502                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       404928                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7761732825                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        82549                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          618                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       146577                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       229749                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.995942                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.012096                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.368271                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91546.420269                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 104535.597087                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 96067.401015                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data       101232                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91735.407458                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        82214                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          618                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         1773                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        84609                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6978852156                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     60487119                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    158519322                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       378288                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7198236885                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.995942                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.012096                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.368267                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84886.420269                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 97875.597087                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 89407.401015                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data        94572                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 85076.491685                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           54                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         2362                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       583397                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        14383                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       600196                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         2525                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        40973                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       403803                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       104250                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       553646                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    205449012                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4210878535                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     53832447                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    122093451                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7288038                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  35360139120                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9382608                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9428115113                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  49397178324                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2579                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        43335                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          545                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1345                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           81                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       987200                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       118633                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1153842                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.979062                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945494                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.409039                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.878761                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.479828                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 81365.945347                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102772.033656                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 98775.132110                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 90775.800000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 89975.777778                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87567.796970                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91986.352941                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 90437.555041                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 89221.593444                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2525                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        40973                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          545                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1345                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           81                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       403803                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       104250                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       553624                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    188632512                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   3937998355                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     50202747                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    113135751                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6748578                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  32670831120                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8703288                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8733810113                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  45710062464                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.979062                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945494                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.409039                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.878761                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.479809                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 74705.945347                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 96112.033656                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 92115.132110                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 84115.800000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 83315.777778                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80907.846450                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 85326.352941                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 83777.555041                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 82565.175036                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59534.503766                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2113294                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1367959                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.544852                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815211153803                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59534.503766                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.908424                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.908424                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64034                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          627                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2849                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        26524                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        34034                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.977081                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             45392759                       # Number of tag accesses
system.l3cache.tags.data_accesses            45392759                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     72466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    123173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    405570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    104203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006243469964                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4494                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1276937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68526                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      638233                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72466                       # Number of write requests accepted
system.mem_ctrls.readBursts                    638233                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72466                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     71                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                638233                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72466                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  285594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   21716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     142.002448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.652342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1560.706024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4464     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           23      0.51%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            5      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-104447            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4494                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.114178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.106408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.527605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4261     94.84%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.62%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              155      3.45%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      0.65%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.33%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40846912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4637824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1226.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33299075925                       # Total gap between requests
system.mem_ctrls.avgGap                      46853.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       161600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7883072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        34880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       125632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     25956288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6668992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4633856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 4852969.566770933568                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 236734582.355594545603                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1047472.639164419379                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 3772823.469137165695                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 155679.419765721046                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 779486854.766965270042                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 196040.750816093176                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 200274846.640091717243                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 139158181.589102059603                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         2525                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       123187                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          545                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data         1963                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           81                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       405576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       104254                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        72466                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     94014483                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   6298099010                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29777859                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    100037202                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3711346                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  17623805542                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4881097                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4828223316                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1626339627940                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     37233.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     51126.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     54638.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     50961.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     45819.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     43453.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     47853.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46312.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22442795.63                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           274600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7267                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        3                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   6711                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       161600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7883968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        34880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       125632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     25956672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6672256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40848192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       161600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4637824                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4637824                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         2525                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       123187                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          545                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data         1963                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       405573                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       104254                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         638253                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        72466                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         72466                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      4852970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    236761490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1047473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      3772823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       155679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    779498387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       196041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    200372867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1226701935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      4852970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1047473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       155679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       196041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6271382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    139277344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       139277344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    139277344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      4852970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    236761490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1047473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      3772823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       155679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    779498387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       196041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    200372867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1365979278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               638159                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               72404                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        19915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        19557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        19790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        18759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        18449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        18741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        19013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        18215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        19716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        21718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        20788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        20517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        18542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        21153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        20175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        19714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        22689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         2047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         2073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         2024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2802                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17819872627                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2126345788                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        28982549855                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27923.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45415.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              423888                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12069                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       274591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   165.606710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.669805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.429452                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       201485     73.38%     73.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31313     11.40%     84.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9664      3.52%     88.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5582      2.03%     90.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3795      1.38%     91.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4464      1.63%     93.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3325      1.21%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1495      0.54%     95.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13468      4.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       274591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              40842176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4633856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1226.521270                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              139.158182                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    856424892.960002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1138539573.931185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2684298922.771177                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  272126385.887996                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11871300887.475349                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28066681686.860477                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 172306153.958403                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  45061678503.844917                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1353.236104                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     22399185                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2999150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30277639950                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             553643                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72466                       # Transaction distribution
system.membus.trans_dist::CleanEvict           486124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84610                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84610                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         553646                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1835099                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1835099                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1835099                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     45486016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     45486016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                45486016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            638256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  638256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              638256                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           495066818                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1169755281                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       13236634                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7590275                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       111497                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4262636                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4225110                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.119653                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1731590                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      1663310                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1646747                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        16563                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         2199                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      4604429                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          423                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       103435                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     98977875                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.323949                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.974340                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     46861600     47.35%     47.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     12795529     12.93%     60.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3498367      3.53%     63.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7765135      7.85%     71.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4688663      4.74%     76.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3046237      3.08%     79.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3096229      3.13%     82.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3440286      3.48%     86.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     13785829     13.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     98977875                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126937125                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     230019513                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44942355                       # Number of memory references committed
system.switch_cpus0.commit.loads             34317665                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          12739790                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         113721258                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          150828693                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1695934                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        56755      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    111855071     48.63%     48.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        25482      0.01%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     17746302      7.72%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      7275034      3.16%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      6199193      2.70%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     18204964      7.91%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        48938      0.02%     70.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4728643      2.06%     72.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1214216      0.53%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     17718326      7.70%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt         4234      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      9264795      4.03%     84.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7240915      3.15%     87.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     25052870     10.89%     98.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3383775      1.47%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    230019513                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     13785829                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15930637                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     52647927                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         18529348                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12395293                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        110335                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4169721                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        23784                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     235806010                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       109760                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           36751765                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10833776                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               179529                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                95145                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     10702200                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             131318658                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           13236634                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7603447                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88665860                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         268166                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles        15520                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        95883                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         16387095                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        28002                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99613546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.390118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.313664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        59914162     60.15%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2110906      2.12%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3011998      3.02%     65.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4319594      4.34%     69.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2114051      2.12%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3283359      3.30%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2108806      2.12%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2536785      2.55%     79.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20213885     20.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99613546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.132370                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.313219                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           16403160                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                16149                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2437426                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         752418                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2738                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        387342                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1238276                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          1539                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33299199135                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        110335                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        20302575                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15929022                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         26434322                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     36837286                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     235357759                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       368944                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      14406300                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2150110                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      17078216                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    256886705                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          528397256                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       215127579                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        172833720                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    251372335                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         5514369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         56494748                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               319759204                       # The number of ROB reads
system.switch_cpus0.rob.writes              469884302                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126937125                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          230019513                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52470810                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32618567                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1046532                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22376564                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21968495                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.176355                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8300998                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2895040                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2730770                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       164270                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       130839                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     52939884                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       980854                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92792896                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.855576                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.281099                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     16050432     17.30%     17.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7362851      7.93%     25.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5049564      5.44%     30.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10269452     11.07%     41.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3263060      3.52%     45.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2283678      2.46%     47.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3437119      3.70%     51.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3414632      3.68%     55.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41662108     44.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92792896                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450562967                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          131981251                       # Number of memory references committed
system.switch_cpus1.commit.loads             91550032                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44222772                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          94449964                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395548136                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6918503                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2383668      0.53%      0.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268536335     59.60%     60.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       963812      0.21%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1235506      0.27%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3069038      0.68%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       203930      0.05%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17111160      3.80%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        60184      0.01%     65.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7483234      1.66%     66.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       601057      0.13%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16892268      3.75%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        41524      0.01%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56358688     12.51%     83.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     33999091      7.55%     90.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35191344      7.81%     98.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6432128      1.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450562967                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41662108                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5991599                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15393714                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71352394                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6167190                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        996893                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21334971                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        66258                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     522050224                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       387392                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98405332                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42745710                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               598443                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               106280                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       984374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             295123127                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52470810                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     33000263                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97854045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2125324                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           99                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          621                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         45494598                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          308                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99901801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.349797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.951691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11821725     11.83%     11.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4197664      4.20%     16.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6690113      6.70%     22.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4401268      4.41%     27.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11977563     11.99%     39.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3260610      3.26%     42.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8479364      8.49%     50.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4004806      4.01%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45068688     45.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99901801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.524721                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.951303                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45494699                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  178                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18566284                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11398905                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         3192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        18566                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4958024                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        68990                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33299199135                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        996893                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8984833                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6851837                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles           48                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74429229                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8638950                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     515827393                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        39927                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2424046                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1655382                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2975616                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    521970399                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1358459534                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       721006299                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        158299884                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455258675                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        66711585                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23298412                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               554633613                       # The number of ROB reads
system.switch_cpus1.rob.writes             1014122115                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450562967                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       40629338                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     27173281                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1630360                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     14121358                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       14102785                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.868476                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        5550278                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      5207050                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5153446                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        53604                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        11014                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    102304234                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1630326                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85579716                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.417254                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.577984                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     56135501     65.59%     65.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      8268786      9.66%     75.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3611556      4.22%     79.48% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3886550      4.54%     84.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2441885      2.85%     86.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1052491      1.23%     88.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       613907      0.72%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1129109      1.32%     90.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8439931      9.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85579716                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     70377090                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     121288196                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           30804968                       # Number of memory references committed
system.switch_cpus2.commit.loads             24078385                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18105380                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          121140230                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2314933                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        75998      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     89744055     73.99%     74.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       159462      0.13%     74.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       503713      0.42%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     24078385     19.85%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6726583      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    121288196                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8439931                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5113824                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     55698683                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32978353                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      4560644                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1638167                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     13098979                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     247966515                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          172                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           38295205                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           10020346                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               475695                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                85853                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1348594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             155038434                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           40629338                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     24806509                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97002883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3276402                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         30299646                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          108                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99989678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.677346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.214289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        50762485     50.77%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3913572      3.91%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3437475      3.44%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6197255      6.20%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6036327      6.04%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3418736      3.42%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3266585      3.27%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         6169757      6.17%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        16787486     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99989678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.406303                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.550422                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30299646                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            6347630                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       20473640                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       113228                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         8615                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4935540                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          699                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33299199135                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1638167                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         7168465                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       45568216                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         34946486                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10668337                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     239264112                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       881412                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4772060                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       6561927                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        101613                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    250613013                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          640178032                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       358153133                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    128173801                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       122439079                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         12995877                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               300732215                       # The number of ROB reads
system.switch_cpus2.rob.writes              461677350                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         70377090                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          121288196                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       20322695                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18274160                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       208341                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      8730038                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8729751                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996712                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         217630                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       599075                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       598929                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          146                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23124224                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       208299                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     97000458                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.961909                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.314244                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     37197761     38.35%     38.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15153656     15.62%     53.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4648204      4.79%     58.76% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      4667353      4.81%     63.57% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5900030      6.08%     69.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1958269      2.02%     71.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2002924      2.06%     73.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       332718      0.34%     74.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     25139543     25.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     97000458                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    188475971                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     287306502                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           56725287                       # Number of memory references committed
system.switch_cpus3.commit.loads             46091201                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18489816                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         160848787                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          173590351                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       213969                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          991      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    139836610     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1481174      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      2568340      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      3872126      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1497783      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     31840828     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      9179848      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1718598      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37104735     12.91%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1480182      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      8090904      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      2998539      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     38000297     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7635547      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    287306502                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     25139543                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8119204                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     50733423                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25445269                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15473582                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        208759                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      8709763                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     314172668                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          171                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           48103405                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12955720                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                47520                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       207987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             208584477                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           20322695                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9546310                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             99563452                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         417602                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         23685158                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99980240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.188145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.453704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        44753902     44.76%     44.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4620426      4.62%     49.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4871910      4.87%     54.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4262523      4.26%     58.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5582905      5.58%     64.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4000980      4.00%     68.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1866419      1.87%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2104712      2.11%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27916463     27.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99980240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.203232                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.085896                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           23685158                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450067617                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             368891                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2807601                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       2760885                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33299199135                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        208759                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13333107                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       29443373                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         35536641                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     21458357                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     312785867                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        39072                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15321257                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2122034                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents            30                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    328504907                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          818041804                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       259347836                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323879633                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    302396688                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        26108134                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         63670365                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               382291641                       # The number of ROB reads
system.switch_cpus3.rob.writes              623841370                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        188475971                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          287306502                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
