<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SEDI BSP of Intel HAL: bsp_sedi/drivers/usart/sedi_dw_uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SEDI BSP of Intel HAL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a153c738e8defe49aafeb928d751aa66.html">bsp_sedi</a></li><li class="navelem"><a class="el" href="dir_4676c7652aa616a9e170b61b4488d437.html">drivers</a></li><li class="navelem"><a class="el" href="dir_56c8ba4277787a4135a4919d581f810a.html">usart</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sedi_dw_uart.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2023 Intel Corporation</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef _DW_UART_PRIV_H_</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define _DW_UART_PRIV_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;stdio.h&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;sedi_driver_common.h&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define HAS_ADVANCED_UART_CONFIGURATION (0)</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define HAS_UART_RS485_SUPPORT (0)</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define HAS_UART_9BIT_SUPPORT (0)</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define HAS_UART_SOFT_RST (0)</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* Data length select mask. */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_DLS_MASK (BIT(1) | BIT(0))</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* 5 data bits. */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_5_DATA_BITS (0x0)</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* 6 data bits. */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_6_DATA_BITS (0x1)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* 7 data bits. */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_7_DATA_BITS (0x2)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* 8 data bits. */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_8_DATA_BITS (0x3)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* Number of stop bits. */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_STOP BIT(2)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* Parity enable bit. */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_PEN BIT(3)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Even parity select. */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_EPS BIT(4)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Sticky parity. */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_STICKY_PARITY BIT(5)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Break character bit. */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_BREAK BIT(6)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Divisor latch access bit. */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_DLAB BIT(7)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Request to Send Bit. */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SEDI_UART_MCR_RTS BIT(1)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Loopback Enable Bit. */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SEDI_UART_MCR_LOOPBACK BIT(4)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Auto Flow Control Enable Bit. */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SEDI_UART_MCR_AFCE BIT(5)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* CTS state of MSR. */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SEDI_UART_MSR_CTS BIT(4)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* FIFO Enable Bit. */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SEDI_UART_FCR_FIFOE BIT(0)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Reset Receive FIFO. */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SEDI_UART_FCR_RFIFOR BIT(1)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Reset Transmit FIFO. */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SEDI_UART_FCR_XFIFOR BIT(2)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Default FIFO RX &amp; TX Thresholds, half full for both. */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SEDI_UART_FCR_DEFAULT_TX_RX_THRESHOLD (0xB0)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Change TX Threshold to empty, keep RX Threshold to default. */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SEDI_UART_FCR_TX_0_RX_1_2_THRESHOLD (0x80)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* No interrupt pending */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SEDI_UART_IIR_NO_INTERRUPT_PENDING (0x01)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Transmit Holding Register Empty. */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SEDI_UART_IIR_THR_EMPTY (0x02)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Received Data Available. */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SEDI_UART_IIR_RECV_DATA_AVAIL (0x04)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Receiver Line Status. */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SEDI_UART_IIR_RECV_LINE_STATUS (0x06)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* Character Timeout. */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SEDI_UART_IIR_CHAR_TIMEOUT (0x0C)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Interrupt ID Mask. */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SEDI_UART_IIR_IID_MASK (0x0F)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Data Ready Bit. */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_DR BIT(0)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* Overflow Error Bit. */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_OE BIT(1)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* Parity Error Bit. */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_PE BIT(2)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Framing Error Bit. */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_FE BIT(3)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Break Interrupt Bit. */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_BI BIT(4)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Transmit Holding Register Empty Bit. */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_THRE BIT(5)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Transmitter Empty Bit. */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_TEMT BIT(6)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Receiver FIFO Error Bit. */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_RFE BIT(7)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Address Received in 9bit mode.*/</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_ADDR_RCVD BIT(8)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Enable Received Data Available Interrupt. */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SEDI_UART_IER_ERBFI BIT(0)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* Enable Transmit Holding Register Empty Interrupt. */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SEDI_UART_IER_ETBEI BIT(1)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Enable Receiver Line Status Interrupt. */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SEDI_UART_IER_ELSI BIT(2)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Programmable THRE Interrupt Mode. */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SEDI_UART_IER_PTIME BIT(7)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* Controller busy bit for UART. */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SEDI_UART_USR_BUSY BIT(0)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* DMA software acknowledge bit. */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SEDI_UART_DMASA BIT(0)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* SCR bit to indicate updated status for LSR. */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SEDI_UART_SCR_STATUS_UPDATE BIT(0)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* Line Status Errors. */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SEDI_UART_LSR_ERROR_BITS                                               \</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">    (SEDI_UART_LSR_OE | SEDI_UART_LSR_PE | SEDI_UART_LSR_FE |              \</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">     SEDI_UART_LSR_BI)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* FIFO Depth. */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SEDI_UART_FIFO_DEPTH (64)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* FIFO Half Depth. */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SEDI_UART_FIFO_HALF_DEPTH (SEDI_UART_FIFO_DEPTH / 2)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Maximum value of baud divisor supported (clock_speed /(16*baud_rate)). */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SEDI_UART_MAX_BAUD_DIVISOR (0xFFFF)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Get the lower byte from the divisor.*/</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SEDI_UART_GET_DLL(divisor) (divisor &amp; 0xFF)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Get the higher byte from the divisor. */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SEDI_UART_GET_DLH(divisor) ((divisor &amp; 0xFF00) &gt;&gt; 8)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Divisor Latch High Offset. */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLH_OFFS 16</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* Divisor Latch Low Offset. */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLL_OFFS 8</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* Divisor Latch Fraction Offset. */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLF_OFFS 0</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* Divisor Latch High Mask. */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLH_MASK (0xFF &lt;&lt; SEDI_UART_CFG_BAUD_DLH_OFFS)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* Divisor Latch Low Mask. */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLL_MASK (0xFF &lt;&lt; SEDI_UART_CFG_BAUD_DLL_OFFS)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* Divisor Latch Fraction Mask. */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLF_MASK (0xFF &lt;&lt; SEDI_UART_CFG_BAUD_DLF_OFFS)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* Divisor Latch Packing Helper. */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DL_PACK(dlh, dll, dlf)                              \</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    (dlh &lt;&lt; SEDI_UART_CFG_BAUD_DLH_OFFS |                                  \</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">     dll &lt;&lt; SEDI_UART_CFG_BAUD_DLL_OFFS |                                  \</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">     dlf &lt;&lt; SEDI_UART_CFG_BAUD_DLF_OFFS)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* Divisor Latch High Unpacking Helper. */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLH_UNPACK(packed)                                  \</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    ((packed &amp; SEDI_UART_CFG_BAUD_DLH_MASK) &gt;&gt; SEDI_UART_CFG_BAUD_DLH_OFFS)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* Divisor Latch Low Unpacking Helper. */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLL_UNPACK(packed)                                  \</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">    ((packed &amp; SEDI_UART_CFG_BAUD_DLL_MASK) &gt;&gt; SEDI_UART_CFG_BAUD_DLL_OFFS)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* Divisor Latch Fraction Unpacking Helper. */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SEDI_UART_CFG_BAUD_DLF_UNPACK(packed)                                  \</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">    ((packed &amp; SEDI_UART_CFG_BAUD_DLF_MASK) &gt;&gt; SEDI_UART_CFG_BAUD_DLF_OFFS)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* RS485 configuration  macros. */</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Transceiver controls fields. */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* Setting the bit 0 enables rs485. */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SEDI_UART_TCR_RS485_EN (BIT(0))</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* Receiver enable active high if set. */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SEDI_UART_TCR_RE_POL (BIT(1))</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* Receiver enable polarity offset. */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SEDI_UART_TCR_RE_POL_OFFSET (0x1)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* Driver enable active high if set. */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SEDI_UART_TCR_DE_POL (BIT(2))</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* Driver enable polarity offset. */</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SEDI_UART_TCR_DE_POL_OFFSET (0x2)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SEDI_UART_TCR_TRANSFER_MODE_OFFSET (3)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SEDI_UART_TCR_TRANSFER_MODE_MASK (BIT(3) | BIT(4))</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SEDI_UART_XFER_MODE_FULL_DUPLEX (0)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SEDI_UART_XFER_MODE_SW_HALF_DUPLEX (1)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SEDI_UART_XFER_MODE_HW_HALF_DUPLEX (2)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/* Receiver Enable. */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SEDI_UART_RE_EN_BIT (BIT(0))</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* Driver Enable. */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SEDI_UART_DE_EN_BIT (BIT(0))</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* At 100Mhz clock. */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* Serial clock period in NS. */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SEDI_UART_SERIAL_CLK_PERIOD_NS (10)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* Max DE signal assertion , deassertion time in NS. */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SEDI_UART_DE_AT_DT_NS_MAX (2550)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* Max Turnaround time in NS. */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SEDI_UART_TAT_NS_MAX (655350)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* DE signal assertion time offset. */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SEDI_UART_DET_AT_OFFSET (0)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* DE signal assertion time mask. */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SEDI_UART_DET_AT_MASK (0xFF &lt;&lt; SEDI_UART_DET_AT_OFFSET)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* DE signal de-assertion time offset. */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SEDI_UART_DET_DT_OFFSET (16)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* DE signal de-assertion time mask. */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SEDI_UART_DET_DT_MASK (0xFF &lt;&lt; SEDI_UART_DET_DT_OFFSET)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* Packs the assertion and deassertion time to a uint32_t. */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SEDI_UART_DET_AT_DT_PACK(assertion_time, de_assertion_time)            \</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">    ((uint32_t)(((uint32_t)(assertion_time)) &lt;&lt; SEDI_UART_DET_AT_OFFSET |  \</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">            ((uint32_t)(de_assertion_time))                            \</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">            &lt;&lt; SEDI_UART_DET_DT_OFFSET))</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* DE to RE TAT offset. */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SEDI_UART_TAT_DE_RE_OFFSET (0)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* DE to RE TAT Mask. */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SEDI_UART_TAT_DE_RE_MASK (0xFFFF &lt;&lt; SEDI_UART_TAT_DE_RE_OFFSET)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* RE to DE TAT offset. */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SEDI_UART_TAT_RE_DE_OFFSET (16)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* RE to DE TAT Mask. */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SEDI_UART_TAT_RE_DE_MASK (0xFFFF &lt;&lt; SEDI_UART_TAT_RE_DE_OFFSET)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* Packs the de to re and re to de times to a uint32_t. */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SEDI_UART_TAT_PACK(de_to_re, re_to_de)                                 \</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">    ((uint32_t)(((uint32_t)(de_to_re)) &lt;&lt; SEDI_UART_TAT_DE_RE_OFFSET |     \</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">            ((uint32_t)(re_to_de)) &lt;&lt; SEDI_UART_TAT_RE_DE_OFFSET))</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* 9 bit operation mode macros. */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* Enable 9 bit operation. */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_EXT_ENABLE_9BIT_MODE (BIT(0))</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* Hardware enabled receive address match mode. */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_EXT_HW_RECV_ADDRESS_MATCH (BIT(1))</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* Send address control bit.*/</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_EXT_SEND_ADDRESS (BIT(2))</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* Transmit mode : 0 address picked from TAR and sent with 9th bit set</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * 1 sw programs and sets the 9th bit to send address.</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SEDI_UART_LCR_EXT_SW_TRANSMIT_MODE (BIT(3))</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* Receive Address Mask in RAR. */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SEDI_UART_RAR_RECEIVE_ADDRESS_MASK (0xFF)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* Transmit Address Mask in TAR. */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SEDI_UART_TAR_TRANSMIT_ADDRESS_MASK (0xFF)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* Multiplier for improving rounding accuracy in uart DLF */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SEDI_UART_DLF_SCALAR (100)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html">  256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#a9122ebc525eafd57f11e76b471ef0d1b">  258</a></span>&#160;        <a class="code" href="structsedi__uart__reg__t.html#a9122ebc525eafd57f11e76b471ef0d1b">rbr_thr_dll</a>;      </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#abe9825bdf861446813ead6a72a560698">  259</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#abe9825bdf861446813ead6a72a560698">ier_dlh</a>; </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#af90767a92a05e98e2fbcbab19e08003c">  260</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#af90767a92a05e98e2fbcbab19e08003c">iir_fcr</a>; </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#a22e17c7d58d93719ebf76cdf93efaefd">  261</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#a22e17c7d58d93719ebf76cdf93efaefd">lcr</a>;     </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#a8594cfb0661db8b089ca37bf1c5e3cf5">  262</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#a8594cfb0661db8b089ca37bf1c5e3cf5">mcr</a>;     </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#a486a99e71aec09b131494075103bb7ea">  263</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#a486a99e71aec09b131494075103bb7ea">lsr</a>;      </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#a1b55ee908610ba0c3a522d3c6b831965">  264</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#a1b55ee908610ba0c3a522d3c6b831965">msr</a>;     </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#a58a474650e0b780c53bcdf69ffafa1ab">  265</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#a58a474650e0b780c53bcdf69ffafa1ab">scr</a>;     </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t reserved0[20];</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#a0a988e14def8f3afef50f5f349764f42">  267</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#a0a988e14def8f3afef50f5f349764f42">far</a>; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t reserved1[2];</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#ae7decd98dd57971904b7f95d28cffd2e">  269</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#ae7decd98dd57971904b7f95d28cffd2e">usr</a>; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t reserved2[9];</div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#abb9cb6709514476c1ed01d40484b90c5">  271</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#abb9cb6709514476c1ed01d40484b90c5">htx</a>;   </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#afc338bcde4b44cfa12d5ebf9eefec990">  272</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#afc338bcde4b44cfa12d5ebf9eefec990">dmasa</a>; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#if (HAS_UART_RS485_SUPPORT)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t tcr;   </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t de_en; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t re_en; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t det;   </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t tat;   </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved3[5];</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#a55f8be972d646aa4644478b5c69f2670">  282</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structsedi__uart__reg__t.html#a55f8be972d646aa4644478b5c69f2670">dlf</a>; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#if (HAS_UART_9BIT_SUPPORT)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t rar;     </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t tar;     </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t lcr_ext; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved4[3];</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="structsedi__uart__reg__t.html#ae0d6167166f28d95ceae2faf437b3f02">  290</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t padding[0x3CC]; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;} <a class="code" href="structsedi__uart__reg__t.html">sedi_uart_reg_t</a>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html">  300</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#a0e2fe76e203607eaf3e2872f50bd714a">  301</a></span>&#160;    uint32_t <a class="code" href="structsedi__uart__context__t.html#a0e2fe76e203607eaf3e2872f50bd714a">ier</a>; </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#a175084d04d39c6038d09169b0124dc5e">  302</a></span>&#160;    uint32_t <a class="code" href="structsedi__uart__context__t.html#a175084d04d39c6038d09169b0124dc5e">dlh</a>; </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#a3c4a4bb1f436395f03c587724eff1c45">  303</a></span>&#160;    uint32_t <a class="code" href="structsedi__uart__context__t.html#a3c4a4bb1f436395f03c587724eff1c45">dll</a>; </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#a1fe465734e6ce455c869dd5d2afb53d3">  304</a></span>&#160;    uint32_t <a class="code" href="structsedi__uart__context__t.html#a1fe465734e6ce455c869dd5d2afb53d3">lcr</a>; </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#a55c5d904a7858df0ae7ed2ff9afcfd93">  305</a></span>&#160;    uint32_t <a class="code" href="structsedi__uart__context__t.html#a55c5d904a7858df0ae7ed2ff9afcfd93">mcr</a>; </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#afcdeedf221cf24e4cdf61274b5bfe065">  306</a></span>&#160;    uint32_t <a class="code" href="structsedi__uart__context__t.html#afcdeedf221cf24e4cdf61274b5bfe065">scr</a>; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#af3c61a7b4f6db94237058cbcae7c5353">  307</a></span>&#160;    uint32_t <a class="code" href="structsedi__uart__context__t.html#af3c61a7b4f6db94237058cbcae7c5353">htx</a>; </div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#ac0fd00bb9ee5ead9a3f21d838e84182e">  308</a></span>&#160;    uint32_t <a class="code" href="structsedi__uart__context__t.html#ac0fd00bb9ee5ead9a3f21d838e84182e">dlf</a>; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#if (HAS_UART_RS485_SUPPORT)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    uint32_t tcr;   </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    uint32_t de_en; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    uint32_t re_en; </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    uint32_t det;   </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    uint32_t tat;   </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#if (HAS_UART_9BIT_SUPPORT)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    uint32_t rar;     </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    uint32_t tar;     </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    uint32_t lcr_ext; </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="structsedi__uart__context__t.html#a77b223eee2a9846773abc0cae033832c">  321</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsedi__uart__context__t.html#a77b223eee2a9846773abc0cae033832c">context_valid</a>; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;} <a class="code" href="structsedi__uart__context__t.html">sedi_uart_context_t</a>;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define SEDI_UART sedi_uart</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#if HAS_ADVANCED_UART_CONFIGURATION</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    SEDI_UART_TX_WM_EMPTY = 0, <span class="comment">/* FIFO empty */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    SEDI_UART_TX_WM_TWOCHAR,   <span class="comment">/* 2 characters in the FIFO */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    SEDI_UART_TX_WM_QUARTER,   <span class="comment">/* FIFO 1/4 full */</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    SEDI_UART_TX_WM_HALF,      <span class="comment">/* FIFO 1/2 full */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;} sedi_uart_tx_water_mark_t;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    SEDI_UART_RX_WM_ONEBYTE = 0, <span class="comment">/* 1 character in the FIFO */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    SEDI_UART_RX_WM_QUARTER,     <span class="comment">/* FIFO 1/4 full */</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    SEDI_UART_RX_WM_HALF,   <span class="comment">/* FIFO 1/2 full */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    SEDI_UART_RX_WM_TWOLESS,     <span class="comment">/* FIFO 2 less than full */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;} sedi_uart_rx_water_mark_t;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAS_ADVANCED_UART_CONFIGURATION */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _DW_UART_PRIV_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__sedi__driver__common_html_ga71cbf515582e2b46e08bc3af31059fd1"><div class="ttname"><a href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a></div><div class="ttdeci">#define __IO_R</div><div class="ttdoc">'read only' permissions</div><div class="ttdef"><b>Definition:</b> sedi_driver_common.h:271</div></div>
<div class="ttc" id="agroup__sedi__driver__common_html_gaae98f6affaec42fea00b163c0641d2f3"><div class="ttname"><a href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a></div><div class="ttdeci">#define __IO_RW</div><div class="ttdoc">'read / write' permissions</div><div class="ttdef"><b>Definition:</b> sedi_driver_common.h:289</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html"><div class="ttname"><a href="structsedi__uart__context__t.html">sedi_uart_context_t</a></div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:300</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_a0e2fe76e203607eaf3e2872f50bd714a"><div class="ttname"><a href="structsedi__uart__context__t.html#a0e2fe76e203607eaf3e2872f50bd714a">sedi_uart_context_t::ier</a></div><div class="ttdeci">uint32_t ier</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:301</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_a175084d04d39c6038d09169b0124dc5e"><div class="ttname"><a href="structsedi__uart__context__t.html#a175084d04d39c6038d09169b0124dc5e">sedi_uart_context_t::dlh</a></div><div class="ttdeci">uint32_t dlh</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:302</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_a1fe465734e6ce455c869dd5d2afb53d3"><div class="ttname"><a href="structsedi__uart__context__t.html#a1fe465734e6ce455c869dd5d2afb53d3">sedi_uart_context_t::lcr</a></div><div class="ttdeci">uint32_t lcr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:304</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_a3c4a4bb1f436395f03c587724eff1c45"><div class="ttname"><a href="structsedi__uart__context__t.html#a3c4a4bb1f436395f03c587724eff1c45">sedi_uart_context_t::dll</a></div><div class="ttdeci">uint32_t dll</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:303</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_a55c5d904a7858df0ae7ed2ff9afcfd93"><div class="ttname"><a href="structsedi__uart__context__t.html#a55c5d904a7858df0ae7ed2ff9afcfd93">sedi_uart_context_t::mcr</a></div><div class="ttdeci">uint32_t mcr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:305</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_a77b223eee2a9846773abc0cae033832c"><div class="ttname"><a href="structsedi__uart__context__t.html#a77b223eee2a9846773abc0cae033832c">sedi_uart_context_t::context_valid</a></div><div class="ttdeci">bool context_valid</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:321</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_ac0fd00bb9ee5ead9a3f21d838e84182e"><div class="ttname"><a href="structsedi__uart__context__t.html#ac0fd00bb9ee5ead9a3f21d838e84182e">sedi_uart_context_t::dlf</a></div><div class="ttdeci">uint32_t dlf</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:308</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_af3c61a7b4f6db94237058cbcae7c5353"><div class="ttname"><a href="structsedi__uart__context__t.html#af3c61a7b4f6db94237058cbcae7c5353">sedi_uart_context_t::htx</a></div><div class="ttdeci">uint32_t htx</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:307</div></div>
<div class="ttc" id="astructsedi__uart__context__t_html_afcdeedf221cf24e4cdf61274b5bfe065"><div class="ttname"><a href="structsedi__uart__context__t.html#afcdeedf221cf24e4cdf61274b5bfe065">sedi_uart_context_t::scr</a></div><div class="ttdeci">uint32_t scr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:306</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html"><div class="ttname"><a href="structsedi__uart__reg__t.html">sedi_uart_reg_t</a></div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:256</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_a0a988e14def8f3afef50f5f349764f42"><div class="ttname"><a href="structsedi__uart__reg__t.html#a0a988e14def8f3afef50f5f349764f42">sedi_uart_reg_t::far</a></div><div class="ttdeci">__IO_RW uint32_t far</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:267</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_a1b55ee908610ba0c3a522d3c6b831965"><div class="ttname"><a href="structsedi__uart__reg__t.html#a1b55ee908610ba0c3a522d3c6b831965">sedi_uart_reg_t::msr</a></div><div class="ttdeci">__IO_RW uint32_t msr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:264</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_a22e17c7d58d93719ebf76cdf93efaefd"><div class="ttname"><a href="structsedi__uart__reg__t.html#a22e17c7d58d93719ebf76cdf93efaefd">sedi_uart_reg_t::lcr</a></div><div class="ttdeci">__IO_RW uint32_t lcr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:261</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_a486a99e71aec09b131494075103bb7ea"><div class="ttname"><a href="structsedi__uart__reg__t.html#a486a99e71aec09b131494075103bb7ea">sedi_uart_reg_t::lsr</a></div><div class="ttdeci">__IO_R uint32_t lsr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:263</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_a55f8be972d646aa4644478b5c69f2670"><div class="ttname"><a href="structsedi__uart__reg__t.html#a55f8be972d646aa4644478b5c69f2670">sedi_uart_reg_t::dlf</a></div><div class="ttdeci">__IO_RW uint32_t dlf</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:282</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_a58a474650e0b780c53bcdf69ffafa1ab"><div class="ttname"><a href="structsedi__uart__reg__t.html#a58a474650e0b780c53bcdf69ffafa1ab">sedi_uart_reg_t::scr</a></div><div class="ttdeci">__IO_RW uint32_t scr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:265</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_a8594cfb0661db8b089ca37bf1c5e3cf5"><div class="ttname"><a href="structsedi__uart__reg__t.html#a8594cfb0661db8b089ca37bf1c5e3cf5">sedi_uart_reg_t::mcr</a></div><div class="ttdeci">__IO_RW uint32_t mcr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:262</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_a9122ebc525eafd57f11e76b471ef0d1b"><div class="ttname"><a href="structsedi__uart__reg__t.html#a9122ebc525eafd57f11e76b471ef0d1b">sedi_uart_reg_t::rbr_thr_dll</a></div><div class="ttdeci">__IO_RW uint32_t rbr_thr_dll</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:258</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_abb9cb6709514476c1ed01d40484b90c5"><div class="ttname"><a href="structsedi__uart__reg__t.html#abb9cb6709514476c1ed01d40484b90c5">sedi_uart_reg_t::htx</a></div><div class="ttdeci">__IO_RW uint32_t htx</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:271</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_abe9825bdf861446813ead6a72a560698"><div class="ttname"><a href="structsedi__uart__reg__t.html#abe9825bdf861446813ead6a72a560698">sedi_uart_reg_t::ier_dlh</a></div><div class="ttdeci">__IO_RW uint32_t ier_dlh</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:259</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_ae7decd98dd57971904b7f95d28cffd2e"><div class="ttname"><a href="structsedi__uart__reg__t.html#ae7decd98dd57971904b7f95d28cffd2e">sedi_uart_reg_t::usr</a></div><div class="ttdeci">__IO_RW uint32_t usr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:269</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_af90767a92a05e98e2fbcbab19e08003c"><div class="ttname"><a href="structsedi__uart__reg__t.html#af90767a92a05e98e2fbcbab19e08003c">sedi_uart_reg_t::iir_fcr</a></div><div class="ttdeci">__IO_RW uint32_t iir_fcr</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:260</div></div>
<div class="ttc" id="astructsedi__uart__reg__t_html_afc338bcde4b44cfa12d5ebf9eefec990"><div class="ttname"><a href="structsedi__uart__reg__t.html#afc338bcde4b44cfa12d5ebf9eefec990">sedi_uart_reg_t::dmasa</a></div><div class="ttdeci">__IO_RW uint32_t dmasa</div><div class="ttdef"><b>Definition:</b> sedi_dw_uart.h:272</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
