vendor_name = ModelSim
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/soc_system.qip
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/soc_system.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_011.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_version_pio.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_sysid_qsys.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_led_pio.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_jtag_uart.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/IOFifosControl.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_hps_0.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_fpga_only_master.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_jtag_sld_node.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_jtag_streaming.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_dipsw_pio.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/soc_system_button_pio.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/interrupt_latency_counter.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/irq_detector.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/state_machine_counter.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/soc_system/synthesis/submodules/Event_data_to_DDR3.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/ADC_controller_IP/synthesis/ADC_controller_IP.qip
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/ADC_controller_IP/synthesis/ADC_controller_IP.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/ADC_controller_IP/synthesis/submodules/altera_up_avalon_adv_adc.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/ADC_controller_IP/synthesis/submodules/ADC_controller_IP_adc_mega_0.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Trigger_generator.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Trigger_Control.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/SC_FIFO.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/RisingEdge_Counter.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Register_File.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/RegEventFifo.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Random_generator.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/PeriodicTick.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/metadata_Fifo.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Main_FSM.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/LongerPulse.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Local_TX.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Local_RX.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/IOFifosControl.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Internal_Fifo.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/InputFifoControl.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/FrameCounter.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/FPGATop.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/FifoRX.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/FifoControl.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Fifo_TX_Regs.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Fifo.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/EvFifoControl.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/EventFifo.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/EventFifo.qip
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Event_Simulator_dummy.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Event_Simulator.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Event_data_to_DDR3.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Event_Builder.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Debounce.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/DE10DAQ_TOP.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/DAQ_Package.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/DAQ_OnFPGA.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/DAQ_Module.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Counter_nbitEN.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Counter_nbit.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/CommandFifo.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/CommandFifo.qip
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/Busy_Stretch.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/src/BeamSimu.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/DE10_Standard.SDC
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/ddio_out_uqe.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_3291.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_5771.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_vg7.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_7pu1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_jgb.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_9ld1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_e4a1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_7qn1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cmpr_hm8.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_s3b.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_947.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_t3b.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_7p91.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_qg91.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_tnn1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cmpr_7l8.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_i2b.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_v27.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_j2b.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_lkd1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_gia1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_uhb.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_bi7.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_vhb.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_m8d1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_38a1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_9kn1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cmpr_8l8.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_lgb.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_2h7.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_mgb.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_1gd1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_hfa1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_3n91.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_at91.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_bkn1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cmpr_6l8.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_0h7.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_kgb.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_btc1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_3t91.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_fefifo_08f.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_1h7.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_6us1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_f2d1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_ru91.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_9di1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/decode_s07.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/decode_lc6.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/mux_ps7.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cmpr_km8.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_v3b.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_c47.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_04b.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/scfifo_gqc1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/a_dpfifo_1q91.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_l3i1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_037.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/cntr_k2b.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/ip/sld718129a0/alt_sld_fab.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_g0n1.tdf
source_file = 1, C:/Users/villa/OneDrive - Istituto Nazionale di Fisica Nucleare/Sorgenti/FOOT/FootFirmware/DE10STandard/db/altsyncram_00n1.tdf
design_name = DE10DAQ_TOP
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output\, u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, DE10DAQ_TOP, 1
instance = comp, \ADC_CONVST~output\, ADC_CONVST~output, DE10DAQ_TOP, 1
instance = comp, \ADC_DIN~output\, ADC_DIN~output, DE10DAQ_TOP, 1
instance = comp, \ADC_SCLK~output\, ADC_SCLK~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[0]~output\, HPS_DDR3_ADDR[0]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[1]~output\, HPS_DDR3_ADDR[1]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[2]~output\, HPS_DDR3_ADDR[2]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[3]~output\, HPS_DDR3_ADDR[3]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[4]~output\, HPS_DDR3_ADDR[4]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[5]~output\, HPS_DDR3_ADDR[5]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[6]~output\, HPS_DDR3_ADDR[6]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[7]~output\, HPS_DDR3_ADDR[7]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[8]~output\, HPS_DDR3_ADDR[8]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[9]~output\, HPS_DDR3_ADDR[9]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[10]~output\, HPS_DDR3_ADDR[10]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[11]~output\, HPS_DDR3_ADDR[11]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[12]~output\, HPS_DDR3_ADDR[12]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[13]~output\, HPS_DDR3_ADDR[13]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ADDR[14]~output\, HPS_DDR3_ADDR[14]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_BA[0]~output\, HPS_DDR3_BA[0]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_BA[1]~output\, HPS_DDR3_BA[1]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_BA[2]~output\, HPS_DDR3_BA[2]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_CAS_N~output\, HPS_DDR3_CAS_N~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_CKE~output\, HPS_DDR3_CKE~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_CS_N~output\, HPS_DDR3_CS_N~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_ODT~output\, HPS_DDR3_ODT~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_RAS_N~output\, HPS_DDR3_RAS_N~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_RESET_N~output\, HPS_DDR3_RESET_N~output, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_WE_N~output\, HPS_DDR3_WE_N~output, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_GTX_CLK~output\, HPS_ENET_GTX_CLK~output, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_MDC~output\, HPS_ENET_MDC~output, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output\, HPS_ENET_TX_DATA[0]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output\, HPS_ENET_TX_DATA[1]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output\, HPS_ENET_TX_DATA[2]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output\, HPS_ENET_TX_DATA[3]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_TX_EN~output\, HPS_ENET_TX_EN~output, DE10DAQ_TOP, 1
instance = comp, \HPS_SD_CLK~output\, HPS_SD_CLK~output, DE10DAQ_TOP, 1
instance = comp, \HPS_SPIM_CLK~output\, HPS_SPIM_CLK~output, DE10DAQ_TOP, 1
instance = comp, \HPS_SPIM_SS~output\, HPS_SPIM_SS~output, DE10DAQ_TOP, 1
instance = comp, \HPS_UART_TX~output\, HPS_UART_TX~output, DE10DAQ_TOP, 1
instance = comp, \HPS_USB_STP~output\, HPS_USB_STP~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, DE10DAQ_TOP, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, DE10DAQ_TOP, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, DE10DAQ_TOP, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, DE10DAQ_TOP, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, DE10DAQ_TOP, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, DE10DAQ_TOP, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, DE10DAQ_TOP, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, DE10DAQ_TOP, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, DE10DAQ_TOP, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, DE10DAQ_TOP, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, DE10DAQ_TOP, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, DE10DAQ_TOP, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, DE10DAQ_TOP, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, DE10DAQ_TOP, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, DE10DAQ_TOP, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, DE10DAQ_TOP, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, DE10DAQ_TOP, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, DE10DAQ_TOP, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, DE10DAQ_TOP, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, DE10DAQ_TOP, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, DE10DAQ_TOP, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, DE10DAQ_TOP, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, DE10DAQ_TOP, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, DE10DAQ_TOP, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, DE10DAQ_TOP, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, DE10DAQ_TOP, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, DE10DAQ_TOP, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, DE10DAQ_TOP, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, DE10DAQ_TOP, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, DE10DAQ_TOP, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, DE10DAQ_TOP, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, DE10DAQ_TOP, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, DE10DAQ_TOP, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, DE10DAQ_TOP, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, DE10DAQ_TOP, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, DE10DAQ_TOP, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, DE10DAQ_TOP, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, DE10DAQ_TOP, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, DE10DAQ_TOP, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, DE10DAQ_TOP, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, DE10DAQ_TOP, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, DE10DAQ_TOP, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, DE10DAQ_TOP, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DCLK~output\, HPS_FLASH_DCLK~output, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_NCSO~output\, HPS_FLASH_NCSO~output, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_SPIM_CLK~output\, HPS_LCM_SPIM_CLK~output, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_SPIM_MOSI~output\, HPS_LCM_SPIM_MOSI~output, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_SPIM_SS~output\, HPS_LCM_SPIM_SS~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[1]~output\, GPIO[1]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[33]~output\, GPIO[33]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[34]~output\, GPIO[34]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[15]~output\, GPIO[15]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[35]~output\, GPIO[35]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[5]~output\, GPIO[5]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[25]~output\, GPIO[25]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[17]~output\, GPIO[17]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[19]~output\, GPIO[19]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[21]~output\, GPIO[21]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[11]~output\, GPIO[11]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[13]~output\, GPIO[13]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output\, u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output\, u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output\, u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output\, u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DATA[0]~output\, HPS_FLASH_DATA[0]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DATA[1]~output\, HPS_FLASH_DATA[1]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DATA[2]~output\, HPS_FLASH_DATA[2]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DATA[3]~output\, HPS_FLASH_DATA[3]~output, DE10DAQ_TOP, 1
instance = comp, \HPS_I2C_CONTROL~output\, HPS_I2C_CONTROL~output, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_BK~output\, HPS_LCM_BK~output, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_D_C~output\, HPS_LCM_D_C~output, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_RST_N~output\, HPS_LCM_RST_N~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[0]~output\, GPIO[0]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[2]~output\, GPIO[2]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[3]~output\, GPIO[3]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[4]~output\, GPIO[4]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[6]~output\, GPIO[6]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[7]~output\, GPIO[7]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[8]~output\, GPIO[8]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[9]~output\, GPIO[9]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[10]~output\, GPIO[10]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[12]~output\, GPIO[12]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[14]~output\, GPIO[14]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[16]~output\, GPIO[16]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[18]~output\, GPIO[18]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[20]~output\, GPIO[20]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[22]~output\, GPIO[22]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[23]~output\, GPIO[23]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[24]~output\, GPIO[24]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[26]~output\, GPIO[26]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[27]~output\, GPIO[27]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[28]~output\, GPIO[28]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[29]~output\, GPIO[29]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[30]~output\, GPIO[30]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[31]~output\, GPIO[31]~output, DE10DAQ_TOP, 1
instance = comp, \GPIO[32]~output\, GPIO[32]~output, DE10DAQ_TOP, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, DE10DAQ_TOP, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, DE10DAQ_TOP, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, DE10DAQ_TOP, 1
instance = comp, \GPIO[1]~input\, GPIO[1]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|MainTriggerExt~feeder\, FPGA0|MainTriggerExt~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|MainTriggerExt\, FPGA0|MainTriggerExt, DE10DAQ_TOP, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|flipflops[0]~0\, FPGA0|dbc0|flipflops[0]~0, DE10DAQ_TOP, 1
instance = comp, \~GND\, ~GND, DE10DAQ_TOP, 1
instance = comp, \Add0~121\, Add0~121, DE10DAQ_TOP, 1
instance = comp, \Add0~93\, Add0~93, DE10DAQ_TOP, 1
instance = comp, \oldRes~0\, oldRes~0, DE10DAQ_TOP, 1
instance = comp, \process_0~4\, process_0~4, DE10DAQ_TOP, 1
instance = comp, \counter[1]~DUPLICATE\, counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \Add0~97\, Add0~97, DE10DAQ_TOP, 1
instance = comp, \counter[2]~DUPLICATE\, counter[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \Add0~5\, Add0~5, DE10DAQ_TOP, 1
instance = comp, \counter[3]~DUPLICATE\, counter[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \Add0~1\, Add0~1, DE10DAQ_TOP, 1
instance = comp, \Add0~13\, Add0~13, DE10DAQ_TOP, 1
instance = comp, \counter[5]~DUPLICATE\, counter[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \Add0~9\, Add0~9, DE10DAQ_TOP, 1
instance = comp, \counter[6]~DUPLICATE\, counter[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \Add0~25\, Add0~25, DE10DAQ_TOP, 1
instance = comp, \counter[7]\, counter[7], DE10DAQ_TOP, 1
instance = comp, \Add0~49\, Add0~49, DE10DAQ_TOP, 1
instance = comp, \counter[8]\, counter[8], DE10DAQ_TOP, 1
instance = comp, \Add0~45\, Add0~45, DE10DAQ_TOP, 1
instance = comp, \counter[9]\, counter[9], DE10DAQ_TOP, 1
instance = comp, \Add0~41\, Add0~41, DE10DAQ_TOP, 1
instance = comp, \counter[10]\, counter[10], DE10DAQ_TOP, 1
instance = comp, \Add0~37\, Add0~37, DE10DAQ_TOP, 1
instance = comp, \counter[11]\, counter[11], DE10DAQ_TOP, 1
instance = comp, \Add0~33\, Add0~33, DE10DAQ_TOP, 1
instance = comp, \counter[12]\, counter[12], DE10DAQ_TOP, 1
instance = comp, \Add0~29\, Add0~29, DE10DAQ_TOP, 1
instance = comp, \counter[13]\, counter[13], DE10DAQ_TOP, 1
instance = comp, \Add0~21\, Add0~21, DE10DAQ_TOP, 1
instance = comp, \counter[14]\, counter[14], DE10DAQ_TOP, 1
instance = comp, \Add0~89\, Add0~89, DE10DAQ_TOP, 1
instance = comp, \counter[15]\, counter[15], DE10DAQ_TOP, 1
instance = comp, \Add0~85\, Add0~85, DE10DAQ_TOP, 1
instance = comp, \counter[16]\, counter[16], DE10DAQ_TOP, 1
instance = comp, \Add0~81\, Add0~81, DE10DAQ_TOP, 1
instance = comp, \counter[17]\, counter[17], DE10DAQ_TOP, 1
instance = comp, \Add0~77\, Add0~77, DE10DAQ_TOP, 1
instance = comp, \counter[18]\, counter[18], DE10DAQ_TOP, 1
instance = comp, \Add0~73\, Add0~73, DE10DAQ_TOP, 1
instance = comp, \counter[19]\, counter[19], DE10DAQ_TOP, 1
instance = comp, \Add0~17\, Add0~17, DE10DAQ_TOP, 1
instance = comp, \counter[20]\, counter[20], DE10DAQ_TOP, 1
instance = comp, \Add0~69\, Add0~69, DE10DAQ_TOP, 1
instance = comp, \counter[21]\, counter[21], DE10DAQ_TOP, 1
instance = comp, \Add0~65\, Add0~65, DE10DAQ_TOP, 1
instance = comp, \counter[22]\, counter[22], DE10DAQ_TOP, 1
instance = comp, \Add0~61\, Add0~61, DE10DAQ_TOP, 1
instance = comp, \counter[23]~DUPLICATE\, counter[23]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \Add0~57\, Add0~57, DE10DAQ_TOP, 1
instance = comp, \counter[24]\, counter[24], DE10DAQ_TOP, 1
instance = comp, \Add0~53\, Add0~53, DE10DAQ_TOP, 1
instance = comp, \counter[25]\, counter[25], DE10DAQ_TOP, 1
instance = comp, \Add0~117\, Add0~117, DE10DAQ_TOP, 1
instance = comp, \counter[26]~DUPLICATE\, counter[26]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \Add0~113\, Add0~113, DE10DAQ_TOP, 1
instance = comp, \counter[27]\, counter[27], DE10DAQ_TOP, 1
instance = comp, \Add0~109\, Add0~109, DE10DAQ_TOP, 1
instance = comp, \counter[28]\, counter[28], DE10DAQ_TOP, 1
instance = comp, \counter[26]\, counter[26], DE10DAQ_TOP, 1
instance = comp, \Add0~105\, Add0~105, DE10DAQ_TOP, 1
instance = comp, \counter[29]\, counter[29], DE10DAQ_TOP, 1
instance = comp, \Add0~101\, Add0~101, DE10DAQ_TOP, 1
instance = comp, \counter[30]\, counter[30], DE10DAQ_TOP, 1
instance = comp, \counter~4\, counter~4, DE10DAQ_TOP, 1
instance = comp, \counter[23]\, counter[23], DE10DAQ_TOP, 1
instance = comp, \counter~1\, counter~1, DE10DAQ_TOP, 1
instance = comp, \counter[17]~DUPLICATE\, counter[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \counter[16]~DUPLICATE\, counter[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \counter[15]~DUPLICATE\, counter[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \counter~2\, counter~2, DE10DAQ_TOP, 1
instance = comp, \counter~0\, counter~0, DE10DAQ_TOP, 1
instance = comp, \counter~3\, counter~3, DE10DAQ_TOP, 1
instance = comp, \counter[3]\, counter[3], DE10DAQ_TOP, 1
instance = comp, \counter[5]\, counter[5], DE10DAQ_TOP, 1
instance = comp, \counter[2]\, counter[2], DE10DAQ_TOP, 1
instance = comp, \counter[6]\, counter[6], DE10DAQ_TOP, 1
instance = comp, \LessThan5~0\, LessThan5~0, DE10DAQ_TOP, 1
instance = comp, \counter[1]\, counter[1], DE10DAQ_TOP, 1
instance = comp, \LessThan4~0\, LessThan4~0, DE10DAQ_TOP, 1
instance = comp, \counter~6\, counter~6, DE10DAQ_TOP, 1
instance = comp, \counter~7\, counter~7, DE10DAQ_TOP, 1
instance = comp, \counter[0]\, counter[0], DE10DAQ_TOP, 1
instance = comp, \counter~5\, counter~5, DE10DAQ_TOP, 1
instance = comp, \counter[4]~DUPLICATE\, counter[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \counter[4]\, counter[4], DE10DAQ_TOP, 1
instance = comp, \process_0~0\, process_0~0, DE10DAQ_TOP, 1
instance = comp, \process_0~1\, process_0~1, DE10DAQ_TOP, 1
instance = comp, \process_0~2\, process_0~2, DE10DAQ_TOP, 1
instance = comp, \LessThan1~0\, LessThan1~0, DE10DAQ_TOP, 1
instance = comp, \process_0~3\, process_0~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets\, u0|hps_0|fpga_interfaces|clocks_resets, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\, u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|flipflops[0]\, FPGA0|dbc0|flipflops[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|flipflops[1]\, FPGA0|dbc0|flipflops[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_set\, FPGA0|dbc0|counter_set, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~77\, FPGA0|dbc0|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[0]\, FPGA0|dbc0|counter_out[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~73\, FPGA0|dbc0|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[1]\, FPGA0|dbc0|counter_out[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~69\, FPGA0|dbc0|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[2]\, FPGA0|dbc0|counter_out[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~65\, FPGA0|dbc0|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[3]\, FPGA0|dbc0|counter_out[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~61\, FPGA0|dbc0|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[4]\, FPGA0|dbc0|counter_out[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~57\, FPGA0|dbc0|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[5]\, FPGA0|dbc0|counter_out[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~53\, FPGA0|dbc0|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[6]\, FPGA0|dbc0|counter_out[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~49\, FPGA0|dbc0|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[7]\, FPGA0|dbc0|counter_out[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~45\, FPGA0|dbc0|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[8]\, FPGA0|dbc0|counter_out[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~41\, FPGA0|dbc0|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[9]\, FPGA0|dbc0|counter_out[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~37\, FPGA0|dbc0|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[10]\, FPGA0|dbc0|counter_out[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~33\, FPGA0|dbc0|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[11]\, FPGA0|dbc0|counter_out[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~29\, FPGA0|dbc0|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[12]\, FPGA0|dbc0|counter_out[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~25\, FPGA0|dbc0|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[13]\, FPGA0|dbc0|counter_out[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~21\, FPGA0|dbc0|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[14]\, FPGA0|dbc0|counter_out[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~17\, FPGA0|dbc0|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[15]\, FPGA0|dbc0|counter_out[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~13\, FPGA0|dbc0|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[16]\, FPGA0|dbc0|counter_out[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~9\, FPGA0|dbc0|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[17]\, FPGA0|dbc0|counter_out[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~5\, FPGA0|dbc0|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[18]\, FPGA0|dbc0|counter_out[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|Add0~1\, FPGA0|dbc0|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out~0\, FPGA0|dbc0|counter_out~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|counter_out[19]\, FPGA0|dbc0|counter_out[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|pulse~0\, FPGA0|dbc0|pulse~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc0|pulse\, FPGA0|dbc0|pulse, DE10DAQ_TOP, 1
instance = comp, \FPGA0|oldKey0\, FPGA0|oldKey0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|process_1~0\, FPGA0|process_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|MainTriggerKey\, FPGA0|MainTriggerKey, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.idle\, FPGA0|EvSim|present_state.idle, DE10DAQ_TOP, 1
instance = comp, \SW[2]~input\, SW[2]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|flipflops[0]\, FPGA0|dbc4|flipflops[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|flipflops[1]\, FPGA0|dbc4|flipflops[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~77\, FPGA0|dbc4|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_set\, FPGA0|dbc4|counter_set, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[0]\, FPGA0|dbc4|counter_out[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~73\, FPGA0|dbc4|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[1]\, FPGA0|dbc4|counter_out[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~69\, FPGA0|dbc4|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[2]\, FPGA0|dbc4|counter_out[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~65\, FPGA0|dbc4|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[3]\, FPGA0|dbc4|counter_out[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~61\, FPGA0|dbc4|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[4]\, FPGA0|dbc4|counter_out[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~57\, FPGA0|dbc4|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[5]\, FPGA0|dbc4|counter_out[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~53\, FPGA0|dbc4|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[6]\, FPGA0|dbc4|counter_out[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~49\, FPGA0|dbc4|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[7]\, FPGA0|dbc4|counter_out[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~45\, FPGA0|dbc4|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[8]\, FPGA0|dbc4|counter_out[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~41\, FPGA0|dbc4|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[9]\, FPGA0|dbc4|counter_out[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~37\, FPGA0|dbc4|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[10]\, FPGA0|dbc4|counter_out[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~33\, FPGA0|dbc4|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[11]\, FPGA0|dbc4|counter_out[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~29\, FPGA0|dbc4|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[12]\, FPGA0|dbc4|counter_out[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~25\, FPGA0|dbc4|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[13]\, FPGA0|dbc4|counter_out[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~21\, FPGA0|dbc4|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[14]\, FPGA0|dbc4|counter_out[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~17\, FPGA0|dbc4|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[15]\, FPGA0|dbc4|counter_out[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~13\, FPGA0|dbc4|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[16]\, FPGA0|dbc4|counter_out[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~9\, FPGA0|dbc4|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[17]\, FPGA0|dbc4|counter_out[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~5\, FPGA0|dbc4|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[18]\, FPGA0|dbc4|counter_out[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|Add0~1\, FPGA0|dbc4|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out~0\, FPGA0|dbc4|counter_out~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|counter_out[19]\, FPGA0|dbc4|counter_out[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|pulse~0\, FPGA0|dbc4|pulse~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc4|pulse\, FPGA0|dbc4|pulse, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|pastReadAll\, FPGA0|EvSim|pastReadAll, DE10DAQ_TOP, 1
instance = comp, \SW[1]~input\, SW[1]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|flipflops[0]\, FPGA0|dbc3|flipflops[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|flipflops[1]\, FPGA0|dbc3|flipflops[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_set\, FPGA0|dbc3|counter_set, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~77\, FPGA0|dbc3|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[0]\, FPGA0|dbc3|counter_out[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~73\, FPGA0|dbc3|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[1]\, FPGA0|dbc3|counter_out[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~69\, FPGA0|dbc3|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[2]\, FPGA0|dbc3|counter_out[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~65\, FPGA0|dbc3|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[3]\, FPGA0|dbc3|counter_out[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~61\, FPGA0|dbc3|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[4]\, FPGA0|dbc3|counter_out[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~57\, FPGA0|dbc3|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[5]\, FPGA0|dbc3|counter_out[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~53\, FPGA0|dbc3|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[6]\, FPGA0|dbc3|counter_out[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~49\, FPGA0|dbc3|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[7]\, FPGA0|dbc3|counter_out[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~45\, FPGA0|dbc3|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[8]\, FPGA0|dbc3|counter_out[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~41\, FPGA0|dbc3|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[9]\, FPGA0|dbc3|counter_out[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~37\, FPGA0|dbc3|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[10]\, FPGA0|dbc3|counter_out[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~33\, FPGA0|dbc3|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[11]\, FPGA0|dbc3|counter_out[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~29\, FPGA0|dbc3|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[12]\, FPGA0|dbc3|counter_out[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~25\, FPGA0|dbc3|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[13]\, FPGA0|dbc3|counter_out[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~21\, FPGA0|dbc3|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[14]\, FPGA0|dbc3|counter_out[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~17\, FPGA0|dbc3|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[15]\, FPGA0|dbc3|counter_out[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~13\, FPGA0|dbc3|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[16]\, FPGA0|dbc3|counter_out[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~9\, FPGA0|dbc3|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[17]\, FPGA0|dbc3|counter_out[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~5\, FPGA0|dbc3|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[18]\, FPGA0|dbc3|counter_out[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|Add0~1\, FPGA0|dbc3|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out~0\, FPGA0|dbc3|counter_out~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|counter_out[19]\, FPGA0|dbc3|counter_out[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|pulse~0\, FPGA0|dbc3|pulse~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc3|pulse\, FPGA0|dbc3|pulse, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|pastStateSignal\, FPGA0|EvSim|pastStateSignal, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.lengthToRead~0\, FPGA0|EvSim|present_state.lengthToRead~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.lengthToRead~1\, FPGA0|EvSim|present_state.lengthToRead~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.lengthToRead\, FPGA0|EvSim|present_state.lengthToRead, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.readHeader~0\, FPGA0|EvSim|present_state.readHeader~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.readHeader\, FPGA0|EvSim|present_state.readHeader, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeAddresses~0\, FPGA0|EvSim|present_state.writeAddresses~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeAddresses\, FPGA0|EvSim|present_state.writeAddresses, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[13]~DUPLICATE\, FPGA0|EvSim|addressToRead[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~109\, FPGA0|EvSim|Add0~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[0]\, FPGA0|EvSim|addressToRead[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~113\, FPGA0|EvSim|Add0~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[1]~DUPLICATE\, FPGA0|EvSim|addressToRead[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~117\, FPGA0|EvSim|Add0~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[2]~DUPLICATE\, FPGA0|EvSim|addressToRead[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~121\, FPGA0|EvSim|Add0~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[3]\, FPGA0|EvSim|addressToRead[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~105\, FPGA0|EvSim|Add0~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[4]\, FPGA0|EvSim|addressToRead[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~5\, FPGA0|EvSim|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[5]~DUPLICATE\, FPGA0|EvSim|addressToRead[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~1\, FPGA0|EvSim|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[6]~DUPLICATE\, FPGA0|EvSim|addressToRead[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~9\, FPGA0|EvSim|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[7]~DUPLICATE\, FPGA0|EvSim|addressToRead[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~13\, FPGA0|EvSim|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[8]~DUPLICATE\, FPGA0|EvSim|addressToRead[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~17\, FPGA0|EvSim|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[9]~DUPLICATE\, FPGA0|EvSim|addressToRead[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~21\, FPGA0|EvSim|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[10]~DUPLICATE\, FPGA0|EvSim|addressToRead[10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~25\, FPGA0|EvSim|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[11]~DUPLICATE\, FPGA0|EvSim|addressToRead[11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~29\, FPGA0|EvSim|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[12]~DUPLICATE\, FPGA0|EvSim|addressToRead[12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~33\, FPGA0|EvSim|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[13]\, FPGA0|EvSim|addressToRead[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[14]~DUPLICATE\, FPGA0|EvSim|addressToRead[14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~37\, FPGA0|EvSim|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[14]\, FPGA0|EvSim|addressToRead[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[17]~DUPLICATE\, FPGA0|EvSim|addressToRead[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~41\, FPGA0|EvSim|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[15]~DUPLICATE\, FPGA0|EvSim|addressToRead[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~45\, FPGA0|EvSim|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[16]~DUPLICATE\, FPGA0|EvSim|addressToRead[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~49\, FPGA0|EvSim|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[17]\, FPGA0|EvSim|addressToRead[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[12]\, FPGA0|EvSim|addressToRead[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[16]\, FPGA0|EvSim|addressToRead[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[15]\, FPGA0|EvSim|addressToRead[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|LessThan0~1\, FPGA0|EvSim|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[30]\, FPGA0|EvSim|addressToRead[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~53\, FPGA0|EvSim|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[18]\, FPGA0|EvSim|addressToRead[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~81\, FPGA0|EvSim|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[19]\, FPGA0|EvSim|addressToRead[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~85\, FPGA0|EvSim|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[20]~DUPLICATE\, FPGA0|EvSim|addressToRead[20]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~89\, FPGA0|EvSim|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[21]\, FPGA0|EvSim|addressToRead[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~93\, FPGA0|EvSim|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[22]\, FPGA0|EvSim|addressToRead[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~97\, FPGA0|EvSim|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[23]\, FPGA0|EvSim|addressToRead[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~101\, FPGA0|EvSim|Add0~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[24]\, FPGA0|EvSim|addressToRead[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~57\, FPGA0|EvSim|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[25]~DUPLICATE\, FPGA0|EvSim|addressToRead[25]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~61\, FPGA0|EvSim|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[26]\, FPGA0|EvSim|addressToRead[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~65\, FPGA0|EvSim|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[27]\, FPGA0|EvSim|addressToRead[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~69\, FPGA0|EvSim|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[28]~DUPLICATE\, FPGA0|EvSim|addressToRead[28]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~73\, FPGA0|EvSim|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[29]\, FPGA0|EvSim|addressToRead[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Add0~77\, FPGA0|EvSim|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[30]~DUPLICATE\, FPGA0|EvSim|addressToRead[30]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[2]\, FPGA0|EvSim|addressToRead[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[1]\, FPGA0|EvSim|addressToRead[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|LessThan0~3\, FPGA0|EvSim|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|LessThan0~2\, FPGA0|EvSim|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[5]\, FPGA0|EvSim|addressToRead[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[9]\, FPGA0|EvSim|addressToRead[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[11]\, FPGA0|EvSim|addressToRead[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[7]\, FPGA0|EvSim|addressToRead[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[6]\, FPGA0|EvSim|addressToRead[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[8]\, FPGA0|EvSim|addressToRead[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[10]\, FPGA0|EvSim|addressToRead[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|LessThan0~0\, FPGA0|EvSim|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[28]\, FPGA0|EvSim|addressToRead[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|LessThan0~4\, FPGA0|EvSim|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|LessThan0~5\, FPGA0|EvSim|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeLength~0\, FPGA0|EvSim|present_state.writeLength~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeLength\, FPGA0|EvSim|present_state.writeLength, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeHeader~0\, FPGA0|EvSim|present_state.writeHeader~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeHeader\, FPGA0|EvSim|present_state.writeHeader, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.WriteState~0\, FPGA0|EvSim|present_state.WriteState~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.WriteState\, FPGA0|EvSim|present_state.WriteState, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeFooter~0\, FPGA0|EvSim|present_state.writeFooter~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeFooter\, FPGA0|EvSim|present_state.writeFooter, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.idle~0\, FPGA0|EvSim|present_state.idle~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.idle~1\, FPGA0|EvSim|present_state.idle~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.idle~DUPLICATE\, FPGA0|EvSim|present_state.idle~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10DAQ_TOP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10DAQ_TOP, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE10DAQ_TOP, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, DE10DAQ_TOP, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, DE10DAQ_TOP, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE10DAQ_TOP, 1
instance = comp, \~QIC_CREATED_GND~I\, ~QIC_CREATED_GND~I, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~10, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~8, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~9, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~11, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~12, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux5~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux5~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[2]~9\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[2]~9, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]~2\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]~2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[2]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[3]~8\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[3]~8, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[3]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[4]~7\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[4]~7, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[4]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[5]~6\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[5]~6, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[5]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[6]~5\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[6]~5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[6]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[6], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[7]~4\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[7]~4, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[7]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[7], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[8]~3\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[8]~3, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[8]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[8], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state~DUPLICATE\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9]~1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9]~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[0]~2\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[0]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[1]~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[1]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|led_pio_s1_translator|waitrequest_reset_override~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|waitrequest_reset_override\, u0|mm_interconnect_1|led_pio_s1_translator|waitrequest_reset_override, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10DAQ_TOP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10DAQ_TOP, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|button_pio_s1_translator|waitrequest_reset_override~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|waitrequest_reset_override\, u0|mm_interconnect_1|button_pio_s1_translator|waitrequest_reset_override, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[0]\, u0|fpga_only_master|fifo|wr_ptr[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[0]~0\, u0|fpga_only_master|fifo|wr_ptr[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[0]~DUPLICATE\, u0|fpga_only_master|fifo|wr_ptr[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~4\, u0|fpga_only_master|fifo|Add0~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[1]\, u0|fpga_only_master|fifo|wr_ptr[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~2\, u0|fpga_only_master|fifo|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[2]\, u0|fpga_only_master|fifo|wr_ptr[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[1]~DUPLICATE\, u0|fpga_only_master|fifo|wr_ptr[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~3\, u0|fpga_only_master|fifo|Add0~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[3]\, u0|fpga_only_master|fifo|wr_ptr[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~1\, u0|fpga_only_master|fifo|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[4]\, u0|fpga_only_master|fifo|wr_ptr[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~0\, u0|fpga_only_master|fifo|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[5]\, u0|fpga_only_master|fifo|wr_ptr[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid\, u0|fpga_only_master|fifo|internal_out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|read~0\, u0|fpga_only_master|fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[0]~0\, u0|fpga_only_master|fifo|mem_rd_ptr[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[0]\, u0|fpga_only_master|fifo|rd_ptr[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[1]~1\, u0|fpga_only_master|fifo|mem_rd_ptr[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[1]\, u0|fpga_only_master|fifo|rd_ptr[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[2]~2\, u0|fpga_only_master|fifo|mem_rd_ptr[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[2]\, u0|fpga_only_master|fifo|rd_ptr[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[3]~3\, u0|fpga_only_master|fifo|mem_rd_ptr[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[3]\, u0|fpga_only_master|fifo|rd_ptr[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|Add1~0\, u0|fpga_only_master|fifo|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[4]~4\, u0|fpga_only_master|fifo|mem_rd_ptr[4]~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[4]\, u0|fpga_only_master|fifo|rd_ptr[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|Equal0~0\, u0|fpga_only_master|fifo|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~0\, u0|fpga_only_master|fifo|internal_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~1\, u0|fpga_only_master|fifo|internal_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[5]~5\, u0|fpga_only_master|fifo|mem_rd_ptr[5]~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[5]\, u0|fpga_only_master|fifo|rd_ptr[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~2\, u0|fpga_only_master|fifo|internal_out_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|next_empty~0\, u0|fpga_only_master|fifo|next_empty~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|empty\, u0|fpga_only_master|fifo|empty, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~3\, u0|fpga_only_master|fifo|internal_out_valid~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~DUPLICATE\, u0|fpga_only_master|fifo|internal_out_valid~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|out_valid\, u0|fpga_only_master|fifo|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_ready\, u0|fpga_only_master|fifo|internal_out_ready, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8]~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8]~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]~8\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6]~7\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6]~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5]~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5]~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3]~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2]~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1]~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal7~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal7~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal7~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal7~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal10~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal10~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~23\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~23, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~24\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~24, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~35\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~35, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~29\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~30\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~30, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~22\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~22, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~23\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~23, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~24\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~24, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~25\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~26\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~26, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~27\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~27, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~28\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~28, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~31\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~31, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~33\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~33, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~32\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~32, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~34\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~34, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~36\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~36, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~37\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~37, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0\, u0|fpga_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR3\, u0|fpga_only_master|transacto|p2m|state.GET_ADDR3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~45\, u0|fpga_only_master|transacto|p2m|state~45, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR4\, u0|fpga_only_master|transacto|p2m|state.GET_ADDR4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector18~0\, u0|fpga_only_master|transacto|p2m|Selector18~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~58\, u0|fpga_only_master|transacto|p2m|state~58, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_SIZE2\, u0|fpga_only_master|transacto|p2m|state.GET_SIZE2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector14~1\, u0|fpga_only_master|transacto|p2m|Selector14~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector18~1\, u0|fpga_only_master|transacto|p2m|Selector18~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~43\, u0|fpga_only_master|transacto|p2m|state~43, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_EXTRA\, u0|fpga_only_master|transacto|p2m|state.GET_EXTRA, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~59\, u0|fpga_only_master|transacto|p2m|state~59, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_SIZE1\, u0|fpga_only_master|transacto|p2m|state.GET_SIZE1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~47\, u0|fpga_only_master|transacto|p2m|state~47, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR1\, u0|fpga_only_master|transacto|p2m|state.GET_ADDR1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~48\, u0|fpga_only_master|transacto|p2m|state~48, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR2\, u0|fpga_only_master|transacto|p2m|state.GET_ADDR2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~49\, u0|fpga_only_master|transacto|p2m|state~49, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR3~DUPLICATE\, u0|fpga_only_master|transacto|p2m|state.GET_ADDR3~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~25\, u0|fpga_only_master|transacto|p2m|Add2~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~21\, u0|fpga_only_master|transacto|p2m|Add2~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|always1~0\, u0|fpga_only_master|transacto|p2m|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[4]\, u0|fpga_only_master|transacto|p2m|command[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[7]~feeder\, u0|fpga_only_master|transacto|p2m|command[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[7]\, u0|fpga_only_master|transacto|p2m|command[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_data[5]~0\, u0|fpga_only_master|b2p|out_data[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[5]\, u0|fpga_only_master|transacto|p2m|command[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[6]\, u0|fpga_only_master|transacto|p2m|command[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[1]\, u0|fpga_only_master|transacto|p2m|command[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[0]\, u0|fpga_only_master|transacto|p2m|command[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[3]~feeder\, u0|fpga_only_master|transacto|p2m|command[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[3]\, u0|fpga_only_master|transacto|p2m|command[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal2~0\, u0|fpga_only_master|transacto|p2m|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector14~0\, u0|fpga_only_master|transacto|p2m|Selector14~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|Equal0~0\, u0|fpga_only_master|b2p|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|Equal1~0\, u0|fpga_only_master|b2p|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|received_channel~0\, u0|fpga_only_master|b2p|received_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|always2~0\, u0|fpga_only_master|b2p|always2~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|received_channel\, u0|fpga_only_master|b2p|received_channel, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|always0~0\, u0|fpga_only_master|b2p|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_endofpacket~0\, u0|fpga_only_master|b2p|out_endofpacket~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_endofpacket\, u0|fpga_only_master|b2p|out_endofpacket, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector14~3\, u0|fpga_only_master|transacto|p2m|Selector14~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~40\, u0|fpga_only_master|transacto|p2m|state~40, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_WRITE_DATA\, u0|fpga_only_master|transacto|p2m|state.GET_WRITE_DATA, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector30~0\, u0|fpga_only_master|transacto|p2m|Selector30~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector22~0\, u0|fpga_only_master|transacto|p2m|Selector22~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector22~1\, u0|fpga_only_master|transacto|p2m|Selector22~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector30~1\, u0|fpga_only_master|transacto|p2m|Selector30~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[0]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|counter[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~61\, u0|fpga_only_master|transacto|p2m|Add3~61, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector37~0\, u0|fpga_only_master|transacto|p2m|Selector37~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~61\, u0|fpga_only_master|transacto|p2m|Add0~61, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector37~1\, u0|fpga_only_master|transacto|p2m|Selector37~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[0]\, u0|fpga_only_master|transacto|p2m|counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~57\, u0|fpga_only_master|transacto|p2m|Add0~57, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~57\, u0|fpga_only_master|transacto|p2m|Add3~57, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector36~0\, u0|fpga_only_master|transacto|p2m|Selector36~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector36~1\, u0|fpga_only_master|transacto|p2m|Selector36~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[1]\, u0|fpga_only_master|transacto|p2m|counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector23~0\, u0|fpga_only_master|transacto|p2m|Selector23~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[7]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|counter[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[4]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|counter[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[3]\, u0|fpga_only_master|transacto|p2m|counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~5\, u0|fpga_only_master|transacto|p2m|Add3~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector35~0\, u0|fpga_only_master|transacto|p2m|Selector35~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~5\, u0|fpga_only_master|transacto|p2m|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector35~1\, u0|fpga_only_master|transacto|p2m|Selector35~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[2]\, u0|fpga_only_master|transacto|p2m|counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~1\, u0|fpga_only_master|transacto|p2m|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~1\, u0|fpga_only_master|transacto|p2m|Add3~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector34~0\, u0|fpga_only_master|transacto|p2m|Selector34~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector34~1\, u0|fpga_only_master|transacto|p2m|Selector34~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[3]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|counter[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~33\, u0|fpga_only_master|transacto|p2m|Add3~33, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector33~0\, u0|fpga_only_master|transacto|p2m|Selector33~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~33\, u0|fpga_only_master|transacto|p2m|Add0~33, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector33~1\, u0|fpga_only_master|transacto|p2m|Selector33~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[4]\, u0|fpga_only_master|transacto|p2m|counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~37\, u0|fpga_only_master|transacto|p2m|Add0~37, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~37\, u0|fpga_only_master|transacto|p2m|Add3~37, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector32~0\, u0|fpga_only_master|transacto|p2m|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector32~1\, u0|fpga_only_master|transacto|p2m|Selector32~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[5]\, u0|fpga_only_master|transacto|p2m|counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~41\, u0|fpga_only_master|transacto|p2m|Add3~41, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector31~0\, u0|fpga_only_master|transacto|p2m|Selector31~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[6]\, u0|fpga_only_master|transacto|p2m|counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~41\, u0|fpga_only_master|transacto|p2m|Add0~41, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector31~1\, u0|fpga_only_master|transacto|p2m|Selector31~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[6]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|counter[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~45\, u0|fpga_only_master|transacto|p2m|Add3~45, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector30~2\, u0|fpga_only_master|transacto|p2m|Selector30~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~45\, u0|fpga_only_master|transacto|p2m|Add0~45, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector30~3\, u0|fpga_only_master|transacto|p2m|Selector30~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[7]\, u0|fpga_only_master|transacto|p2m|counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~53\, u0|fpga_only_master|transacto|p2m|Add0~53, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector22~2\, u0|fpga_only_master|transacto|p2m|Selector22~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~53\, u0|fpga_only_master|transacto|p2m|Add3~53, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector29~0\, u0|fpga_only_master|transacto|p2m|Selector29~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector29~1\, u0|fpga_only_master|transacto|p2m|Selector29~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[8]\, u0|fpga_only_master|transacto|p2m|counter[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~49\, u0|fpga_only_master|transacto|p2m|Add0~49, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~49\, u0|fpga_only_master|transacto|p2m|Add3~49, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector28~0\, u0|fpga_only_master|transacto|p2m|Selector28~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector28~1\, u0|fpga_only_master|transacto|p2m|Selector28~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[9]\, u0|fpga_only_master|transacto|p2m|counter[9], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~9\, u0|fpga_only_master|transacto|p2m|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~9\, u0|fpga_only_master|transacto|p2m|Add3~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector27~0\, u0|fpga_only_master|transacto|p2m|Selector27~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector27~1\, u0|fpga_only_master|transacto|p2m|Selector27~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[10]\, u0|fpga_only_master|transacto|p2m|counter[10], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~13\, u0|fpga_only_master|transacto|p2m|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~13\, u0|fpga_only_master|transacto|p2m|Add3~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector26~0\, u0|fpga_only_master|transacto|p2m|Selector26~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector26~1\, u0|fpga_only_master|transacto|p2m|Selector26~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[11]\, u0|fpga_only_master|transacto|p2m|counter[11], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~17\, u0|fpga_only_master|transacto|p2m|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~17\, u0|fpga_only_master|transacto|p2m|Add3~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector25~0\, u0|fpga_only_master|transacto|p2m|Selector25~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector25~1\, u0|fpga_only_master|transacto|p2m|Selector25~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[12]\, u0|fpga_only_master|transacto|p2m|counter[12], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~21\, u0|fpga_only_master|transacto|p2m|Add3~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector24~0\, u0|fpga_only_master|transacto|p2m|Selector24~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[13]\, u0|fpga_only_master|transacto|p2m|counter[13], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~21\, u0|fpga_only_master|transacto|p2m|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector24~1\, u0|fpga_only_master|transacto|p2m|Selector24~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[13]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|counter[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~29\, u0|fpga_only_master|transacto|p2m|Add0~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~29\, u0|fpga_only_master|transacto|p2m|Add3~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector23~1\, u0|fpga_only_master|transacto|p2m|Selector23~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector23~2\, u0|fpga_only_master|transacto|p2m|Selector23~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[14]\, u0|fpga_only_master|transacto|p2m|counter[14], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~25\, u0|fpga_only_master|transacto|p2m|Add3~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector22~3\, u0|fpga_only_master|transacto|p2m|Selector22~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~25\, u0|fpga_only_master|transacto|p2m|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector22~4\, u0|fpga_only_master|transacto|p2m|Selector22~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[15]\, u0|fpga_only_master|transacto|p2m|counter[15], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal10~0\, u0|fpga_only_master|transacto|p2m|Equal10~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal10~1\, u0|fpga_only_master|transacto|p2m|Equal10~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal10~2\, u0|fpga_only_master|transacto|p2m|Equal10~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal10~3\, u0|fpga_only_master|transacto|p2m|Equal10~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address~0\, u0|fpga_only_master|transacto|p2m|address~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector56~0\, u0|fpga_only_master|transacto|p2m|Selector56~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[12]\, u0|fpga_only_master|transacto|p2m|address[12], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector59~0\, u0|fpga_only_master|transacto|p2m|Selector59~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[12]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|address[12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~37\, u0|fpga_only_master|transacto|p2m|Add2~37, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector58~0\, u0|fpga_only_master|transacto|p2m|Selector58~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[13]\, u0|fpga_only_master|transacto|p2m|address[13], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector64~0\, u0|fpga_only_master|transacto|p2m|Selector64~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[2]\, u0|fpga_only_master|transacto|p2m|command[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~61\, u0|fpga_only_master|transacto|p2m|Add2~61, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector69~0\, u0|fpga_only_master|transacto|p2m|Selector69~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[2]\, u0|fpga_only_master|transacto|p2m|address[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~57\, u0|fpga_only_master|transacto|p2m|Add2~57, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector68~0\, u0|fpga_only_master|transacto|p2m|Selector68~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[3]\, u0|fpga_only_master|transacto|p2m|address[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~53\, u0|fpga_only_master|transacto|p2m|Add2~53, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector67~0\, u0|fpga_only_master|transacto|p2m|Selector67~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[4]\, u0|fpga_only_master|transacto|p2m|address[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~9\, u0|fpga_only_master|transacto|p2m|Add2~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector66~0\, u0|fpga_only_master|transacto|p2m|Selector66~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[5]\, u0|fpga_only_master|transacto|p2m|address[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~1\, u0|fpga_only_master|transacto|p2m|Add2~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector65~0\, u0|fpga_only_master|transacto|p2m|Selector65~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[6]\, u0|fpga_only_master|transacto|p2m|address[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~49\, u0|fpga_only_master|transacto|p2m|Add2~49, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector64~1\, u0|fpga_only_master|transacto|p2m|Selector64~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[7]\, u0|fpga_only_master|transacto|p2m|address[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~45\, u0|fpga_only_master|transacto|p2m|Add2~45, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector63~0\, u0|fpga_only_master|transacto|p2m|Selector63~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[8]\, u0|fpga_only_master|transacto|p2m|address[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~41\, u0|fpga_only_master|transacto|p2m|Add2~41, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector62~0\, u0|fpga_only_master|transacto|p2m|Selector62~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[9]\, u0|fpga_only_master|transacto|p2m|address[9], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[16]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|address[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~17\, u0|fpga_only_master|transacto|p2m|Add2~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector57~0\, u0|fpga_only_master|transacto|p2m|Selector57~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[14]\, u0|fpga_only_master|transacto|p2m|address[14], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~13\, u0|fpga_only_master|transacto|p2m|Add2~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[15]\, u0|fpga_only_master|transacto|p2m|address[15], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector56~1\, u0|fpga_only_master|transacto|p2m|Selector56~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[15]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|address[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~33\, u0|fpga_only_master|transacto|p2m|Add2~33, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector55~1\, u0|fpga_only_master|transacto|p2m|Selector55~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector55~2\, u0|fpga_only_master|transacto|p2m|Selector55~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[16]\, u0|fpga_only_master|transacto|p2m|address[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal7~1\, u0|mm_interconnect_1|router_003|Equal7~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal4~0\, u0|mm_interconnect_1|router_003|Equal4~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~5\, u0|fpga_only_master|transacto|p2m|Add2~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector54~0\, u0|fpga_only_master|transacto|p2m|Selector54~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[17]\, u0|fpga_only_master|transacto|p2m|address[17], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[5]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|address[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal3~0\, u0|mm_interconnect_1|router_003|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal4~1\, u0|mm_interconnect_1|router_003|Equal4~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|always1~0\, u0|mm_interconnect_1|router_003|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|always1~1\, u0|mm_interconnect_1|router_003|always1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|always1~2\, u0|mm_interconnect_1|router_003|always1~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal6~0\, u0|mm_interconnect_1|router_003|Equal6~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal0~0\, u0|mm_interconnect_1|router_003|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal6~1\, u0|mm_interconnect_1|router_003|Equal6~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|src_data~2\, u0|mm_interconnect_1|router_003|src_data~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal3~1\, u0|mm_interconnect_1|router_003|Equal3~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_agent|hold_waitrequest~feeder\, u0|mm_interconnect_1|fpga_only_master_master_agent|hold_waitrequest~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_agent|hold_waitrequest\, u0|mm_interconnect_1|fpga_only_master_master_agent|hold_waitrequest, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal3~3\, u0|mm_interconnect_1|router_003|Equal3~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[2]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src2_valid~0\, u0|mm_interconnect_1|cmd_demux_003|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src2_valid~1\, u0|mm_interconnect_1|cmd_demux_003|src2_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][71]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][71]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[0]~2\, u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|always1~3\, u0|mm_interconnect_1|router_003|always1~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[5]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src5_valid~0\, u0|mm_interconnect_1|cmd_demux_003|src5_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src5_valid~1\, u0|mm_interconnect_1|cmd_demux_003|src5_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[2]~0\, u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload[0]\, u0|mm_interconnect_1|cmd_mux_006|src_payload[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_006|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|WideOr1\, u0|mm_interconnect_1|cmd_mux_006|WideOr1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|version_pio_s1_translator|waitrequest_reset_override~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|waitrequest_reset_override\, u0|mm_interconnect_1|version_pio_s1_translator|waitrequest_reset_override, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[71]\, u0|mm_interconnect_1|cmd_mux_006|src_data[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_byteenable[2]~1\, u0|mm_bridge_0|wr_reg_byteenable[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_waitrequest~DUPLICATE\, u0|mm_bridge_0|wr_reg_waitrequest~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wait_rise\, u0|mm_bridge_0|wait_rise, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_byteenable[2]\, u0|mm_bridge_0|wr_reg_byteenable[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_byteenable[2]~1\, u0|mm_bridge_0|wr_byteenable[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_byteenable[2]\, u0|mm_bridge_0|cmd_byteenable[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_EXTRA~DUPLICATE\, u0|fpga_only_master|transacto|p2m|state.GET_EXTRA~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector20~0\, u0|fpga_only_master|transacto|p2m|Selector20~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector17~0\, u0|fpga_only_master|transacto|p2m|Selector17~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector14~2\, u0|fpga_only_master|transacto|p2m|Selector14~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~41\, u0|fpga_only_master|transacto|p2m|state~41, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_ASSERT\, u0|fpga_only_master|transacto|p2m|state.READ_ASSERT, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector2~0\, u0|fpga_only_master|transacto|p2m|Selector2~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|unshifted_byteenable[0]~feeder\, u0|fpga_only_master|transacto|p2m|unshifted_byteenable[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|unshifted_byteenable~1\, u0|fpga_only_master|transacto|p2m|unshifted_byteenable~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|unshifted_byteenable~2\, u0|fpga_only_master|transacto|p2m|unshifted_byteenable~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|unshifted_byteenable[0]\, u0|fpga_only_master|transacto|p2m|unshifted_byteenable[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|unshifted_byteenable~0\, u0|fpga_only_master|transacto|p2m|unshifted_byteenable~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|unshifted_byteenable[2]\, u0|fpga_only_master|transacto|p2m|unshifted_byteenable[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|unshifted_byteenable[1]\, u0|fpga_only_master|transacto|p2m|unshifted_byteenable[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector72~0\, u0|fpga_only_master|transacto|p2m|Selector72~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector16~1\, u0|fpga_only_master|transacto|p2m|Selector16~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~44\, u0|fpga_only_master|transacto|p2m|state~44, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector16~0\, u0|fpga_only_master|transacto|p2m|Selector16~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~51\, u0|fpga_only_master|transacto|p2m|state~51, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.RETURN_PACKET\, u0|fpga_only_master|transacto|p2m|state.RETURN_PACKET, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector70~0\, u0|fpga_only_master|transacto|p2m|Selector70~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector71~1\, u0|fpga_only_master|transacto|p2m|Selector71~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector70~1\, u0|fpga_only_master|transacto|p2m|Selector70~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector70~2\, u0|fpga_only_master|transacto|p2m|Selector70~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector70~3\, u0|fpga_only_master|transacto|p2m|Selector70~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|current_byte[1]\, u0|fpga_only_master|transacto|p2m|current_byte[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector3~1\, u0|fpga_only_master|transacto|p2m|Selector3~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector3~0\, u0|fpga_only_master|transacto|p2m|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector3~2\, u0|fpga_only_master|transacto|p2m|Selector3~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|byteenable[2]\, u0|fpga_only_master|transacto|p2m|byteenable[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[34]\, u0|mm_interconnect_1|cmd_mux_006|src_data[34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|unshifted_byteenable[3]\, u0|fpga_only_master|transacto|p2m|unshifted_byteenable[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|byteenable~0\, u0|fpga_only_master|transacto|p2m|byteenable~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector2~1\, u0|fpga_only_master|transacto|p2m|Selector2~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector2~2\, u0|fpga_only_master|transacto|p2m|Selector2~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|byteenable[3]\, u0|fpga_only_master|transacto|p2m|byteenable[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~0\, u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~4\, u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|version_pio_s1_translator|read_latency_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|version_pio_s1_translator|read_latency_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[4]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src4_valid~0\, u0|mm_interconnect_1|cmd_demux_003|src4_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src4_valid~1\, u0|mm_interconnect_1|cmd_demux_003|src4_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal3~0\, u0|mm_interconnect_1|router_001|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|waitrequest_reset_override~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|waitrequest_reset_override\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|waitrequest_reset_override, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|saved_grant[3]\, u0|mm_interconnect_1|cmd_mux_001|saved_grant[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|m0_write~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|m0_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[71]\, u0|mm_interconnect_1|cmd_mux_001|src_data[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|wait_latency_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload[0]\, u0|mm_interconnect_1|cmd_mux_001|src_payload[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~4\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_burstcount[0]~feeder\, u0|mm_bridge_0|wr_reg_burstcount[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_burstcount[0]\, u0|mm_bridge_0|wr_reg_burstcount[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_burstcount[0]~0\, u0|mm_bridge_0|wr_burstcount[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_burstcount[0]\, u0|mm_bridge_0|cmd_burstcount[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload[0]\, u0|mm_interconnect_1|cmd_mux_002|src_payload[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_waitrequest\, u0|mm_bridge_0|wr_reg_waitrequest, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal0~3\, u0|mm_interconnect_1|router_001|Equal0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[2]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][70]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~67\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~67, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always3~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][70]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~45\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always2~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always2~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][70]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~23\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always1~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[97]\, u0|mm_interconnect_1|cmd_mux_002|src_data[97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][97]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~68\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~68, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][97]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~46\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~46, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][97]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~24\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][71]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~69\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~69, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][68]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~47\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~47, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][68]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~25\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|cp_ready~0\, u0|mm_interconnect_1|led_pio_s1_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|WideOr1~0\, u0|mm_interconnect_1|cmd_mux_003|WideOr1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[0]~1\, u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[2]\, u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|adder|full_adder.cout[2]\, u0|mm_interconnect_1|cmd_mux_003|arb|adder|full_adder.cout[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|adder|cout~0\, u0|mm_interconnect_1|cmd_mux_003|arb|adder|cout~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|grant[0]~1\, u0|mm_interconnect_1|cmd_mux_003|arb|grant[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload[0]\, u0|mm_interconnect_1|cmd_mux_003|src_payload[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_003|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|update_grant~0\, u0|mm_interconnect_1|cmd_mux_003|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux_003|saved_grant[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[83]~1\, u0|mm_interconnect_1|cmd_mux_003|src_data[83]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem_used[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|waitrequest_reset_override~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|waitrequest_reset_override\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|waitrequest_reset_override, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_006|src1_valid~1\, u0|mm_interconnect_1|rsp_demux_006|src1_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem[1][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|dipsw_pio_s1_translator|waitrequest_reset_override~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|waitrequest_reset_override\, u0|mm_interconnect_1|dipsw_pio_s1_translator|waitrequest_reset_override, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|saved_grant[3]\, u0|mm_interconnect_1|cmd_mux_005|saved_grant[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[70]~0\, u0|mm_interconnect_1|cmd_mux_005|src_data[70]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|saved_grant[0]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux_005|saved_grant[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[70]\, u0|mm_interconnect_1|cmd_mux_005|src_data[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|local_write~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|local_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|m0_write\, u0|mm_interconnect_1|dipsw_pio_s1_agent|m0_write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|wait_latency_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|cp_ready~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|cp_ready~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent|cp_ready~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readold\, u0|iofifocontrol_0|avs_readold, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~4\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|read_latency_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|read_latency_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|always0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|WideOr0~0\, u0|mm_interconnect_1|rsp_demux_001|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][80]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|always0~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|last_packet_beat~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_busy, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|last_packet_beat~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|last_packet_beat~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|uncompressor|last_packet_beat~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[31]~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[31]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|out_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~1\, u0|mm_interconnect_1|cmd_mux_003|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_003|src2_valid~0\, u0|mm_interconnect_1|rsp_demux_003|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_004|src2_valid~0\, u0|mm_interconnect_1|rsp_demux_004|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][71]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[71]\, u0|mm_interconnect_1|cmd_mux_005|src_data[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][71]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_009|src_channel~1\, u0|mm_interconnect_1|router_009|src_channel~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~1\, u0|mm_interconnect_1|cmd_mux_005|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_005|WideOr0~0\, u0|mm_interconnect_1|rsp_demux_005|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[1]~feeder\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~2\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|cp_ready~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|cp_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[2]\, u0|mm_interconnect_1|cmd_mux|saved_grant[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload[0]\, u0|mm_interconnect_1|cmd_mux|src_payload[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_valid~0\, u0|mm_interconnect_1|cmd_mux|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|Add0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|Add0~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dffe_af~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dffe_af~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dffe_af~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dffe_af~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dffe_af~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dffe_af~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dffe_af\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dffe_af, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[0]~0\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterReset\, FPGA0|EvSim|ES_dummy|counterReset, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[0]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~25\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[1]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~21\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[2]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~41\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[3]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~37\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[4]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~33\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[5]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~29\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[6]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~17\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[7]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~13\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[8]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~9\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[9]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~5\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[10]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|Add0~1\, FPGA0|EvSim|ES_dummy|counterMachine|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|counterMachine|value_temp[11]\, FPGA0|EvSim|ES_dummy|counterMachine|value_temp[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|LessThan0~0\, FPGA0|EvSim|ES_dummy|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|LessThan0~1\, FPGA0|EvSim|ES_dummy|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Selector1~0\, FPGA0|EvSim|ES_dummy|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[0]~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.PrepareForRun\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.PrepareForRun, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Monitor_Registers_Bus[1][1]\, FPGA0|EvSim|DAQ_System|Monitor_Registers_Bus[1][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[31]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[31]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[31]~2\, u0|fpga_only_master|transacto|p2m|writedata[31]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[31]\, u0|fpga_only_master|transacto|p2m|writedata[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[76]~5\, u0|mm_interconnect_1|cmd_mux_004|src_data[76]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload[0]~1\, u0|mm_interconnect_1|cmd_mux_004|src_payload[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload[0]\, u0|mm_interconnect_1|cmd_mux_004|src_payload[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|WideOr1~0\, u0|mm_interconnect_1|cmd_mux_004|WideOr1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_004|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|update_grant~0\, u0|mm_interconnect_1|cmd_mux_004|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_004|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|always4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src2_valid~0\, u0|mm_interconnect_1|rsp_demux_001|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_payload~7\, u0|mm_interconnect_1|rsp_mux_002|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~7\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[20]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[20]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[20]\, u0|fpga_only_master|transacto|p2m|writedata[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[90]\, u0|mm_interconnect_1|cmd_mux_002|src_data[90], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~8\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|empty_dff\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|empty_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[7]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[8]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector33~0\, FPGA0|EvSim|Selector33~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|present_state.writeFooter~DUPLICATE\, FPGA0|EvSim|present_state.writeFooter~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector33~1\, FPGA0|EvSim|Selector33~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.readFooter\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.readFooter, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector0~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[5]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_006|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_006|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src1_valid~1\, u0|mm_interconnect_1|rsp_demux_001|src1_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[20]~13\, u0|mm_interconnect_1|rsp_mux_001|src_data[20]~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~6\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~7\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~3\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~4\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|OutRegFifoReadAck_reg~0\, u0|iofifocontrol_0|OutRegFifoReadAck_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|OutRegFifoReadAck_reg\, u0|iofifocontrol_0|OutRegFifoReadAck_reg, DE10DAQ_TOP, 1
instance = comp, \FPGA0|oldRegReadack\, FPGA0|oldRegReadack, DE10DAQ_TOP, 1
instance = comp, \FPGA0|process_3~1\, FPGA0|process_3~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|regfifo_readack\, FPGA0|regfifo_readack, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|valid_rreq\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|valid_rreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~5\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[7]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[8]\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|low_addressa[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|next_state.writeLength~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|next_state.writeLength~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.writeLength~feeder\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.writeLength~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.writeLength~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.writeLength~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|wren_decode_a|eq_node[0]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|wren_decode_a|eq_node[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~1\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[1]\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~25\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[2]\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~5\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[3]\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~9\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[4]\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~13\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[5]\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~21\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[6]\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~17\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[7]\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Equal3~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ResetAll\, FPGA0|EvSim|DAQ_System|EB|ResetAll, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|DAQ_Reset~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|DAQ_Reset~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|States~0\, FPGA0|EvSim|DAQ_System|EB|States~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|out_Ready~0\, FPGA0|EvSim|DAQ_System|EB|out_Ready~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|next_state.lengthDeclaration~0\, FPGA0|EvSim|DAQ_System|EB|next_state.lengthDeclaration~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.lengthDeclaration\, FPGA0|EvSim|DAQ_System|EB|present_state.lengthDeclaration, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.header_1~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|present_state.header_1~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.header_2~feeder\, FPGA0|EvSim|DAQ_System|EB|present_state.header_2~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.header_2~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|present_state.header_2~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.trigCounter~feeder\, FPGA0|EvSim|DAQ_System|EB|present_state.trigCounter~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.trigCounter\, FPGA0|EvSim|DAQ_System|EB|present_state.trigCounter, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.BCOCounter~feeder\, FPGA0|EvSim|DAQ_System|EB|present_state.BCOCounter~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.BCOCounter\, FPGA0|EvSim|DAQ_System|EB|present_state.BCOCounter, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.ClkCounter\, FPGA0|EvSim|DAQ_System|EB|present_state.ClkCounter, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|counterReset\, FPGA0|EvSim|DAQ_System|EB|counterReset, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[8]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[0]~0\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[0]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~17\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[1]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~13\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[2]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~9\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[3]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~5\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[4]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~29\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[5]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~25\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[6]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~21\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[7]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~33\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[8]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~1\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[9]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[11]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~41\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[10]\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|Add0~37\, FPGA0|EvSim|DAQ_System|EB|Counter|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[11]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[1]~4\, FPGA0|EvSim|internalData[1]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.header_4\, FPGA0|EvSim|ES_dummy|present_state.header_4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[17]\, FPGA0|EvSim|FC|timer[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~101\, FPGA0|EvSim|FC|Add0~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[0]\, FPGA0|EvSim|FC|timer[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~97\, FPGA0|EvSim|FC|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[1]\, FPGA0|EvSim|FC|timer[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~93\, FPGA0|EvSim|FC|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[2]\, FPGA0|EvSim|FC|timer[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~37\, FPGA0|EvSim|FC|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[3]\, FPGA0|EvSim|FC|timer[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~41\, FPGA0|EvSim|FC|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[4]\, FPGA0|EvSim|FC|timer[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~33\, FPGA0|EvSim|FC|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[5]\, FPGA0|EvSim|FC|timer[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~25\, FPGA0|EvSim|FC|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[6]\, FPGA0|EvSim|FC|timer[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~29\, FPGA0|EvSim|FC|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[7]\, FPGA0|EvSim|FC|timer[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~21\, FPGA0|EvSim|FC|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[8]\, FPGA0|EvSim|FC|timer[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~13\, FPGA0|EvSim|FC|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[9]\, FPGA0|EvSim|FC|timer[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~1\, FPGA0|EvSim|FC|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[10]\, FPGA0|EvSim|FC|timer[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~5\, FPGA0|EvSim|FC|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[11]\, FPGA0|EvSim|FC|timer[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~9\, FPGA0|EvSim|FC|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[12]\, FPGA0|EvSim|FC|timer[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~17\, FPGA0|EvSim|FC|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[13]\, FPGA0|EvSim|FC|timer[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~57\, FPGA0|EvSim|FC|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[14]\, FPGA0|EvSim|FC|timer[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~61\, FPGA0|EvSim|FC|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[15]\, FPGA0|EvSim|FC|timer[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~65\, FPGA0|EvSim|FC|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[16]\, FPGA0|EvSim|FC|timer[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~69\, FPGA0|EvSim|FC|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[19]\, FPGA0|EvSim|FC|timer[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~73\, FPGA0|EvSim|FC|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[18]\, FPGA0|EvSim|FC|timer[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~77\, FPGA0|EvSim|FC|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|LessThan0~2\, FPGA0|EvSim|FC|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[23]\, FPGA0|EvSim|FC|timer[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~81\, FPGA0|EvSim|FC|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[20]\, FPGA0|EvSim|FC|timer[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~85\, FPGA0|EvSim|FC|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[21]\, FPGA0|EvSim|FC|timer[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~89\, FPGA0|EvSim|FC|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[22]\, FPGA0|EvSim|FC|timer[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~45\, FPGA0|EvSim|FC|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|LessThan0~0\, FPGA0|EvSim|FC|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|LessThan0~1\, FPGA0|EvSim|FC|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|timer[24]\, FPGA0|EvSim|FC|timer[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~49\, FPGA0|EvSim|FC|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add0~53\, FPGA0|EvSim|FC|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|LessThan0~3\, FPGA0|EvSim|FC|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|LessThan0~4\, FPGA0|EvSim|FC|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[3]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[0]~0\, FPGA0|EvSim|FC|frameCount_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[0]\, FPGA0|EvSim|FC|frameCount_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~5\, FPGA0|EvSim|FC|Add1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[1]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~1\, FPGA0|EvSim|FC|Add1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[2]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~9\, FPGA0|EvSim|FC|Add1~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[3]\, FPGA0|EvSim|FC|frameCount_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[3]~feeder\, FPGA0|EvSim|ES_dummy|lowerword0[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[3]\, FPGA0|EvSim|ES_dummy|lowerword0[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[4]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber~3\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[5]~10\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[5]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[5]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[6]~6\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[6]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[7]~7\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[7]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[8]~4\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[8]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[8]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[9]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber~0\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[10]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[11]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[12]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[13]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[14]~8\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[14]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[14]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[15]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber~2\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[0]~9\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[0]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[0]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[1]~5\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[1]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[1]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber~1\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[2]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[3]\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[2]~feeder\, FPGA0|EvSim|ES_dummy|lowerword0[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[2]\, FPGA0|EvSim|ES_dummy|lowerword0[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[3]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[4]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber~3\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[5]~10\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[5]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[5]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[6]~8\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[6]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[6]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[7]~5\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[7]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[7]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[8]~4\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[8]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[8]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[9]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber~0\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[10]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[11]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[12]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[13]~DUPLICATE\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[14]~6\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[14]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[14]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[15]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber~2\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[2]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber~1\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[0]~9\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[0]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[0]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[1]~7\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[1]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[1]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[1]\, FPGA0|EvSim|ES_dummy|lowerword0[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[0]\, FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[0]~feeder\, FPGA0|EvSim|ES_dummy|lowerword0[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[0]\, FPGA0|EvSim|ES_dummy|lowerword0[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[0]\, FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~9\, FPGA0|EvSim|ES_dummy|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~5\, FPGA0|EvSim|ES_dummy|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~1\, FPGA0|EvSim|ES_dummy|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~13\, FPGA0|EvSim|ES_dummy|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[15]~0\, FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[15]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[15]\, FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Equal0~0\, FPGA0|EvSim|ES_dummy|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[13]\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[14]\, FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Equal0~1\, FPGA0|EvSim|ES_dummy|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[3]\, FPGA0|EvSim|ES_dummy|lowerword1[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[3]\, FPGA0|EvSim|ES_dummy|lowerword[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[3]~14\, FPGA0|EvSim|internalData[3]~14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[0]~0\, FPGA0|EvSim|ES|counterMachine|value_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterReset\, FPGA0|EvSim|ES|counterReset, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[0]\, FPGA0|EvSim|ES|counterMachine|value_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|Add0~1\, FPGA0|EvSim|ES|counterMachine|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[1]\, FPGA0|EvSim|ES|counterMachine|value_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|Add0~5\, FPGA0|EvSim|ES|counterMachine|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[2]\, FPGA0|EvSim|ES|counterMachine|value_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|Add0~9\, FPGA0|EvSim|ES|counterMachine|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[3]\, FPGA0|EvSim|ES|counterMachine|value_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|Add0~13\, FPGA0|EvSim|ES|counterMachine|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[4]\, FPGA0|EvSim|ES|counterMachine|value_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|Add0~17\, FPGA0|EvSim|ES|counterMachine|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[5]\, FPGA0|EvSim|ES|counterMachine|value_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[5]~8\, FPGA0|EvSim|ES|randomGen1|randomnumber[5]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[5]\, FPGA0|EvSim|ES|randomGen1|randomnumber[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[6]~5\, FPGA0|EvSim|ES|randomGen1|randomnumber[6]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[6]\, FPGA0|EvSim|ES|randomGen1|randomnumber[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[7]~9\, FPGA0|EvSim|ES|randomGen1|randomnumber[7]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[7]\, FPGA0|EvSim|ES|randomGen1|randomnumber[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[8]~6\, FPGA0|EvSim|ES|randomGen1|randomnumber[8]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[8]\, FPGA0|EvSim|ES|randomGen1|randomnumber[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[9]\, FPGA0|EvSim|ES|randomGen1|randomnumber[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber~3\, FPGA0|EvSim|ES|randomGen1|randomnumber~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[10]\, FPGA0|EvSim|ES|randomGen1|randomnumber[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[11]\, FPGA0|EvSim|ES|randomGen1|randomnumber[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[12]\, FPGA0|EvSim|ES|randomGen1|randomnumber[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[13]~DUPLICATE\, FPGA0|EvSim|ES|randomGen1|randomnumber[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[14]~10\, FPGA0|EvSim|ES|randomGen1|randomnumber[14]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[14]\, FPGA0|EvSim|ES|randomGen1|randomnumber[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[15]~feeder\, FPGA0|EvSim|ES|randomGen1|randomnumber[15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[15]\, FPGA0|EvSim|ES|randomGen1|randomnumber[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[2]\, FPGA0|EvSim|ES|randomGen1|randomnumber[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber~1\, FPGA0|EvSim|ES|randomGen1|randomnumber~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[0]~7\, FPGA0|EvSim|ES|randomGen1|randomnumber[0]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[0]\, FPGA0|EvSim|ES|randomGen1|randomnumber[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[1]~4\, FPGA0|EvSim|ES|randomGen1|randomnumber[1]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[1]\, FPGA0|EvSim|ES|randomGen1|randomnumber[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber~0\, FPGA0|EvSim|ES|randomGen1|randomnumber~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[2]~DUPLICATE\, FPGA0|EvSim|ES|randomGen1|randomnumber[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[3]\, FPGA0|EvSim|ES|randomGen1|randomnumber[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[4]\, FPGA0|EvSim|ES|randomGen1|randomnumber[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber~2\, FPGA0|EvSim|ES|randomGen1|randomnumber~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|Random_Data[5]\, FPGA0|EvSim|ES|randomGen1|Random_Data[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength[5]\, FPGA0|EvSim|ES|sequenceLength[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength[4]\, FPGA0|EvSim|ES|sequenceLength[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength[3]\, FPGA0|EvSim|ES|sequenceLength[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength[2]\, FPGA0|EvSim|ES|sequenceLength[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|Random_Data[0]\, FPGA0|EvSim|ES|randomGen1|Random_Data[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength[0]\, FPGA0|EvSim|ES|sequenceLength[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength[1]\, FPGA0|EvSim|ES|sequenceLength[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Add0~25\, FPGA0|EvSim|ES|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Add0~13\, FPGA0|EvSim|ES|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Add0~21\, FPGA0|EvSim|ES|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Add0~17\, FPGA0|EvSim|ES|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Add0~1\, FPGA0|EvSim|ES|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|LessThan0~2\, FPGA0|EvSim|ES|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[4]~DUPLICATE\, FPGA0|EvSim|ES|counterMachine|value_temp[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|LessThan0~3\, FPGA0|EvSim|ES|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|LessThan0~1\, FPGA0|EvSim|ES|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|LessThan0~4\, FPGA0|EvSim|ES|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|Add0~21\, FPGA0|EvSim|ES|counterMachine|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[6]\, FPGA0|EvSim|ES|counterMachine|value_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|Add0~25\, FPGA0|EvSim|ES|counterMachine|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[7]\, FPGA0|EvSim|ES|counterMachine|value_temp[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength[6]\, FPGA0|EvSim|ES|sequenceLength[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Add0~9\, FPGA0|EvSim|ES|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|Random_Data[7]\, FPGA0|EvSim|ES|randomGen1|Random_Data[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength~0\, FPGA0|EvSim|ES|sequenceLength~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength~1\, FPGA0|EvSim|ES|sequenceLength~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|sequenceLength[7]\, FPGA0|EvSim|ES|sequenceLength[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Add0~5\, FPGA0|EvSim|ES|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|LessThan0~5\, FPGA0|EvSim|ES|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|LessThan0~0\, FPGA0|EvSim|ES|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|LessThan0~6\, FPGA0|EvSim|ES|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.header_2\, FPGA0|EvSim|ES|present_state.header_2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.header_3\, FPGA0|EvSim|ES|present_state.header_3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.header_4\, FPGA0|EvSim|ES|present_state.header_4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Selector1~0\, FPGA0|EvSim|ES|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.sequence\, FPGA0|EvSim|ES|present_state.sequence, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|next_state.footer_1~0\, FPGA0|EvSim|ES|next_state.footer_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.footer_1\, FPGA0|EvSim|ES|present_state.footer_1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.footer_2\, FPGA0|EvSim|ES|present_state.footer_2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.footer_3\, FPGA0|EvSim|ES|present_state.footer_3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|Selector0~0\, FPGA0|EvSim|ES|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.idle\, FPGA0|EvSim|ES|present_state.idle, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|next_state.lengthDeclaration~0\, FPGA0|EvSim|ES|next_state.lengthDeclaration~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.lengthDeclaration\, FPGA0|EvSim|ES|present_state.lengthDeclaration, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.header_1\, FPGA0|EvSim|ES|present_state.header_1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.footer_3~DUPLICATE\, FPGA0|EvSim|ES|present_state.footer_3~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|WideOr3~0\, FPGA0|EvSim|ES|WideOr3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|present_state.lengthDeclaration~DUPLICATE\, FPGA0|EvSim|ES|present_state.lengthDeclaration~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[3]~15\, FPGA0|EvSim|internalData[3]~15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[3]~16\, FPGA0|EvSim|internalData[3]~16, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[3]~17\, FPGA0|EvSim|internalData[3]~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|_~1\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|_~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|_~2\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|_~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|_~3\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|_~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|full_dff\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|full_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|empty_dff~0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|empty_dff~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|empty_dff\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|empty_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[7]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|low_addressa[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[4]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~13\, FPGA0|EvSim|FC|Add1~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[4]\, FPGA0|EvSim|FC|frameCount_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[4]~20\, FPGA0|EvSim|internalData[4]~20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|WideOr9\, FPGA0|EvSim|ES|WideOr9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[4]~21\, FPGA0|EvSim|internalData[4]~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[4]~9\, FPGA0|EvSim|internalData[4]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[4]~18\, FPGA0|EvSim|internalData[4]~18, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[4]\, FPGA0|EvSim|ES_dummy|lowerword0[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~17\, FPGA0|EvSim|ES_dummy|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[4]\, FPGA0|EvSim|ES_dummy|lowerword1[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[4]\, FPGA0|EvSim|ES_dummy|lowerword[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[4]~19\, FPGA0|EvSim|internalData[4]~19, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[4]~22\, FPGA0|EvSim|internalData[4]~22, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[5]~23\, FPGA0|EvSim|internalData[5]~23, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~17\, FPGA0|EvSim|FC|Add1~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[5]\, FPGA0|EvSim|FC|frameCount_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[5]~25\, FPGA0|EvSim|internalData[5]~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[5]~26\, FPGA0|EvSim|internalData[5]~26, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[5]\, FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword0[5]\, FPGA0|EvSim|ES_dummy|lowerword0[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~21\, FPGA0|EvSim|ES_dummy|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[5]\, FPGA0|EvSim|ES_dummy|lowerword1[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[5]\, FPGA0|EvSim|ES_dummy|lowerword[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[5]~24\, FPGA0|EvSim|internalData[5]~24, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[5]~27\, FPGA0|EvSim|internalData[5]~27, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|WideOr17\, FPGA0|EvSim|ES_dummy|WideOr17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|WideOr5\, FPGA0|EvSim|ES|WideOr5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[6]~DUPLICATE\, FPGA0|EvSim|ES|randomGen1|randomnumber[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[6]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~21\, FPGA0|EvSim|FC|Add1~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[6]\, FPGA0|EvSim|FC|frameCount_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[6]~28\, FPGA0|EvSim|internalData[6]~28, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[6]~29\, FPGA0|EvSim|internalData[6]~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~25\, FPGA0|EvSim|ES_dummy|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[6]\, FPGA0|EvSim|ES_dummy|lowerword1[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[6]\, FPGA0|EvSim|ES_dummy|lowerword[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[6]~30\, FPGA0|EvSim|internalData[6]~30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[6]~31\, FPGA0|EvSim|internalData[6]~31, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|WideOr3\, FPGA0|EvSim|ES|WideOr3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[7]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~25\, FPGA0|EvSim|FC|Add1~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[7]\, FPGA0|EvSim|FC|frameCount_temp[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[7]~feeder\, FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[7]\, FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~29\, FPGA0|EvSim|ES_dummy|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[7]\, FPGA0|EvSim|ES_dummy|lowerword1[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[7]\, FPGA0|EvSim|ES_dummy|lowerword[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[7]~33\, FPGA0|EvSim|internalData[7]~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[7]~32\, FPGA0|EvSim|internalData[7]~32, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[7]~34\, FPGA0|EvSim|internalData[7]~34, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~29\, FPGA0|EvSim|FC|Add1~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[8]\, FPGA0|EvSim|FC|frameCount_temp[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.sequence\, FPGA0|EvSim|ES_dummy|present_state.sequence, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~33\, FPGA0|EvSim|ES_dummy|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[8]\, FPGA0|EvSim|ES_dummy|lowerword1[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[8]\, FPGA0|EvSim|ES_dummy|lowerword[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[8]~35\, FPGA0|EvSim|internalData[8]~35, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[8]~99\, FPGA0|EvSim|internalData[8]~99, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[9]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~33\, FPGA0|EvSim|FC|Add1~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[9]\, FPGA0|EvSim|FC|frameCount_temp[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~37\, FPGA0|EvSim|ES_dummy|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[9]\, FPGA0|EvSim|ES_dummy|lowerword1[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[9]\, FPGA0|EvSim|ES_dummy|lowerword[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[9]~36\, FPGA0|EvSim|internalData[9]~36, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[9]~37\, FPGA0|EvSim|internalData[9]~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[9]~38\, FPGA0|EvSim|internalData[9]~38, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~37\, FPGA0|EvSim|FC|Add1~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[10]\, FPGA0|EvSim|FC|frameCount_temp[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[10]~40\, FPGA0|EvSim|internalData[10]~40, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add0~41\, FPGA0|EvSim|ES_dummy|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[10]\, FPGA0|EvSim|ES_dummy|lowerword1[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[10]\, FPGA0|EvSim|ES_dummy|lowerword[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[10]~39\, FPGA0|EvSim|internalData[10]~39, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[10]~41\, FPGA0|EvSim|internalData[10]~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|WideOr11\, FPGA0|EvSim|ES_dummy|WideOr11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[11]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~41\, FPGA0|EvSim|FC|Add1~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[11]\, FPGA0|EvSim|FC|frameCount_temp[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[11]~42\, FPGA0|EvSim|internalData[11]~42, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[11]~43\, FPGA0|EvSim|internalData[11]~43, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[12]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~45\, FPGA0|EvSim|FC|Add1~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[12]\, FPGA0|EvSim|FC|frameCount_temp[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[12]~44\, FPGA0|EvSim|internalData[12]~44, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[12]~45\, FPGA0|EvSim|internalData[12]~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~49\, FPGA0|EvSim|FC|Add1~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[13]\, FPGA0|EvSim|FC|frameCount_temp[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[13]~46\, FPGA0|EvSim|internalData[13]~46, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[13]~47\, FPGA0|EvSim|internalData[13]~47, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[14]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~53\, FPGA0|EvSim|FC|Add1~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[14]\, FPGA0|EvSim|FC|frameCount_temp[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|randomnumber[13]\, FPGA0|EvSim|ES|randomGen1|randomnumber[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|Random_Data[14]\, FPGA0|EvSim|ES|randomGen1|Random_Data[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[14]~48\, FPGA0|EvSim|internalData[14]~48, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[14]~49\, FPGA0|EvSim|internalData[14]~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~57\, FPGA0|EvSim|FC|Add1~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[15]\, FPGA0|EvSim|FC|frameCount_temp[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|Random_Data[15]~0\, FPGA0|EvSim|ES|randomGen1|Random_Data[15]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|randomGen1|Random_Data[15]\, FPGA0|EvSim|ES|randomGen1|Random_Data[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[15]~50\, FPGA0|EvSim|internalData[15]~50, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[15]~51\, FPGA0|EvSim|internalData[15]~51, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[16]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~61\, FPGA0|EvSim|FC|Add1~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[16]\, FPGA0|EvSim|FC|frameCount_temp[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword0[0]\, FPGA0|EvSim|ES_dummy|higherword0[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~1\, FPGA0|EvSim|ES_dummy|Add1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Equal1~0\, FPGA0|EvSim|ES_dummy|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[14]\, FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[14]~DUPLICATE\, FPGA0|EvSim|ES_dummy|randomGen2|randomnumber[14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[15]~0\, FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[15]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[15]\, FPGA0|EvSim|ES_dummy|randomGen2|Random_Data[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Equal1~1\, FPGA0|EvSim|ES_dummy|Equal1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[0]\, FPGA0|EvSim|ES_dummy|higherword1[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[0]\, FPGA0|EvSim|ES_dummy|higherword[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[16]~52\, FPGA0|EvSim|internalData[16]~52, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[16]~53\, FPGA0|EvSim|internalData[16]~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[17]~54\, FPGA0|EvSim|internalData[17]~54, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[17]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~65\, FPGA0|EvSim|FC|Add1~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[17]\, FPGA0|EvSim|FC|frameCount_temp[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword0[1]~feeder\, FPGA0|EvSim|ES_dummy|higherword0[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword0[1]\, FPGA0|EvSim|ES_dummy|higherword0[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~5\, FPGA0|EvSim|ES_dummy|Add1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[1]\, FPGA0|EvSim|ES_dummy|higherword1[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[1]\, FPGA0|EvSim|ES_dummy|higherword[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[17]~56\, FPGA0|EvSim|internalData[17]~56, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[17]~55\, FPGA0|EvSim|internalData[17]~55, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[17]~57\, FPGA0|EvSim|internalData[17]~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[2]~DUPLICATE\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~9\, FPGA0|EvSim|ES_dummy|Add1~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[2]\, FPGA0|EvSim|ES_dummy|higherword1[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[2]\, FPGA0|EvSim|ES_dummy|higherword[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[18]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~69\, FPGA0|EvSim|FC|Add1~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[18]\, FPGA0|EvSim|FC|frameCount_temp[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[18]~58\, FPGA0|EvSim|internalData[18]~58, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[18]~59\, FPGA0|EvSim|internalData[18]~59, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~73\, FPGA0|EvSim|FC|Add1~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[19]\, FPGA0|EvSim|FC|frameCount_temp[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~13\, FPGA0|EvSim|ES_dummy|Add1~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[3]\, FPGA0|EvSim|ES_dummy|higherword1[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[3]\, FPGA0|EvSim|ES_dummy|higherword[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[19]~60\, FPGA0|EvSim|internalData[19]~60, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[19]~61\, FPGA0|EvSim|internalData[19]~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[20]\, FPGA0|EvSim|FC|frameCount_temp[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~77\, FPGA0|EvSim|FC|Add1~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[20]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[20]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[4]~DUPLICATE\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~17\, FPGA0|EvSim|ES_dummy|Add1~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[4]\, FPGA0|EvSim|ES_dummy|higherword1[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[4]\, FPGA0|EvSim|ES_dummy|higherword[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[20]~62\, FPGA0|EvSim|internalData[20]~62, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[20]~95\, FPGA0|EvSim|internalData[20]~95, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~81\, FPGA0|EvSim|FC|Add1~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[21]\, FPGA0|EvSim|FC|frameCount_temp[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[5]\, FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~21\, FPGA0|EvSim|ES_dummy|Add1~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[5]\, FPGA0|EvSim|ES_dummy|higherword1[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[5]\, FPGA0|EvSim|ES_dummy|higherword[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[21]~63\, FPGA0|EvSim|internalData[21]~63, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[21]~64\, FPGA0|EvSim|internalData[21]~64, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~85\, FPGA0|EvSim|FC|Add1~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[22]\, FPGA0|EvSim|FC|frameCount_temp[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.footer_2\, FPGA0|EvSim|ES_dummy|present_state.footer_2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|WideOr5~0\, FPGA0|EvSim|ES_dummy|WideOr5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[6]~DUPLICATE\, FPGA0|EvSim|ES_dummy|randomGen1|randomnumber[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~25\, FPGA0|EvSim|ES_dummy|Add1~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[6]\, FPGA0|EvSim|ES_dummy|higherword1[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[6]\, FPGA0|EvSim|ES_dummy|higherword[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[22]~65\, FPGA0|EvSim|internalData[22]~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[22]~66\, FPGA0|EvSim|internalData[22]~66, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~89\, FPGA0|EvSim|FC|Add1~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[23]\, FPGA0|EvSim|FC|frameCount_temp[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[7]\, FPGA0|EvSim|ES_dummy|randomGen1|Random_Data[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~29\, FPGA0|EvSim|ES_dummy|Add1~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[7]\, FPGA0|EvSim|ES_dummy|higherword1[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[7]\, FPGA0|EvSim|ES_dummy|higherword[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[23]~67\, FPGA0|EvSim|internalData[23]~67, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[23]~68\, FPGA0|EvSim|internalData[23]~68, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[0]~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|EveryReset~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|EveryReset~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|EveryReset\, FPGA0|EvSim|DAQ_System|TriggerCtrl|EveryReset, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[0]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[1]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[2]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[3]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[4]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[5]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[6]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[7]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[8]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[9]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[10]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[11]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[12]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[13]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[14]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[15]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[16]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[17]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[18]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[19]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[20]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[21]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[22]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[23]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[24]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[25]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[26]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[27]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[28]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[29]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[30]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[31]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|triggerDelayer[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|last_EventToCount\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|last_EventToCount, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|process_0~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|process_0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[0]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~1\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[1]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~5\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[2]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~9\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[3]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~13\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[4]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~17\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[5]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~21\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[6]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~25\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[7]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~29\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[8]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~33\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[9]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~37\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[10]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~41\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[11]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~45\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[12]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~49\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[13]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~53\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[14]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~57\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[15]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~61\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[16]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~65\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[17]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~69\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[18]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~73\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[19]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[19]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~77\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[20]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[20]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~81\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[21]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~85\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[22]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~89\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[23]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~93\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[24]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~97\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[25]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[25]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[25]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[25]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|process_3~0\, FPGA0|EvSim|DAQ_System|EB|process_3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[25]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~101\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[26]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[26]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[26]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[26]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~105\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[27]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[27]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[27]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[27]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[27]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~109\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[28]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[28]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[28]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[28]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~113\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[29]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[29]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[29]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[29]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[29]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[29]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[29]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~117\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[30]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[30]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[30]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[30]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[30]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~121\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|Add0~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[31]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[31]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[31]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[31]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[31]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[31]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[31]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[0]~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[0]~0, DE10DAQ_TOP, 1
instance = comp, \GPIO[5]~input\, GPIO[5]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|BCOReset~feeder\, FPGA0|BCOReset~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|BCOReset\, FPGA0|BCOReset, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[0]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[1]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[2]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[3]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[4]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[5]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[6]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[7]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Equal0~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|sync_signals:BCOResetLong[6]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|\sync_signals:BCOResetLong[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Equal0~1\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCOCounterReset\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCOCounterReset, DE10DAQ_TOP, 1
instance = comp, \GPIO[25]~input\, GPIO[25]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|BCOClock~feeder\, FPGA0|BCOClock~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|BCOClock\, FPGA0|BCOClock, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCOClock0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCOClock0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCOClockR\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCOClockR, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|last_EventToCount\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|last_EventToCount, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|process_0~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|process_0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[0]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~1\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[1]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~5\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[2]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~9\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[3]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~13\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[4]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~17\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[5]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~21\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[6]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~25\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[7]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~29\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[8]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~33\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[9]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~37\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[10]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~41\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[11]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~45\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[12]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~49\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[13]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~53\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[14]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~57\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[15]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~61\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[16]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~65\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[17]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~69\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[18]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~73\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[19]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~77\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[20]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[20]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~81\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[21]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~85\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[22]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~89\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[23]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~93\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[24]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~97\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[25]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~101\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[26]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[26]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[26]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[26]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~105\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[27]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[27]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[27]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~109\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[28]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[28]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[28]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[28]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~113\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[29]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[29]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[29]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~117\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[30]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[30]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[30]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~121\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|Add0~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[31]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[31]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[31]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[31]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[31]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[0]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[0]~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[0]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~1\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[1]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~5\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[2]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~9\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[3]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~13\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[4]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~17\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[5]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~21\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[6]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~25\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[7]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~29\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[8]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~33\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[9]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~37\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[10]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~41\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[11]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~45\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[12]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~49\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[13]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~53\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[14]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~57\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[15]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~61\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[16]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~65\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[17]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~69\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[18]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~73\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[19]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[19]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~77\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[20]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[20]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~81\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[21]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~85\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[22]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~89\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[23]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~93\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[24]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[24]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~97\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[25]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[25]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~101\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[26]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[26]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~105\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[27]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[27]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[27]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[27]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~109\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[28]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[28]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~113\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[29]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[29]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~117\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[30]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[30]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~121\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[31]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[31]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add3~4\, FPGA0|EvSim|DAQ_System|EB|Add3~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[8]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add3~1\, FPGA0|EvSim|DAQ_System|EB|Add3~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[7]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add3~2\, FPGA0|EvSim|DAQ_System|EB|Add3~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[6]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add3~3\, FPGA0|EvSim|DAQ_System|EB|Add3~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[5]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add3~0\, FPGA0|EvSim|DAQ_System|EB|Add3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[4]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[3]~0\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[3]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[3]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[0]~11\, FPGA0|EvSim|internalData[0]~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[0]~12\, FPGA0|EvSim|internalData[0]~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[0]\, FPGA0|EvSim|ES_dummy|lowerword1[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[0]\, FPGA0|EvSim|ES_dummy|lowerword[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[0]~10\, FPGA0|EvSim|internalData[0]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[0]~13\, FPGA0|EvSim|internalData[0]~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[1]\, FPGA0|EvSim|ES_dummy|lowerword1[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[1]\, FPGA0|EvSim|ES_dummy|lowerword[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[1]~5\, FPGA0|EvSim|internalData[1]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[1]\, FPGA0|EvSim|FC|frameCount_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[1]~6\, FPGA0|EvSim|internalData[1]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[1]~7\, FPGA0|EvSim|internalData[1]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[1]~8\, FPGA0|EvSim|internalData[1]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword1[2]\, FPGA0|EvSim|ES_dummy|lowerword1[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|lowerword[2]\, FPGA0|EvSim|ES_dummy|lowerword[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[2]\, FPGA0|EvSim|FC|frameCount_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[2]~2\, FPGA0|EvSim|internalData[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[2]~0\, FPGA0|EvSim|internalData[2]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[2]~1\, FPGA0|EvSim|internalData[2]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[2]~3\, FPGA0|EvSim|internalData[2]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[0]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[0]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[0]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[0]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[1]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[1]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[1]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[1]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[1]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[2]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[2]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[2]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[3]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[3]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[4]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[4]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[4]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[5]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[5]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[5]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[5]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[6]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[6]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[6]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[6]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[6]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[7]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[7]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[8]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[8]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[8]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[9]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[9]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[9]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[9]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[10]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[10]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[10]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[11]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[11]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[0]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[0]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[1]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[1]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[1]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[1]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[2]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[2]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[3]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[3]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[3]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[3]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[4]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[4]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[4]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[4]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[5]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[5]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[5]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[6]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[6]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[6]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[6]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[6]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[7]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[7]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[7]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[7]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[7]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[8]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[8]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[8]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[9]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[9]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[9]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[10]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[10]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[10]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[11]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[11]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[12]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[12]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[12]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[0]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[1]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[1]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[2]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[2]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[3]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[3]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[3]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[4]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[4]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[4]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[5]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[5]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[6]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[6]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[7]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[7]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[7]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[8]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[8]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[8]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[9]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[9]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[10]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[10]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[11]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[11]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[2]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[1]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|sequenceLength[0]\, FPGA0|EvSim|DAQ_System|EB|sequenceLength[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~33\, FPGA0|EvSim|DAQ_System|EB|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~21\, FPGA0|EvSim|DAQ_System|EB|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~29\, FPGA0|EvSim|DAQ_System|EB|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~25\, FPGA0|EvSim|DAQ_System|EB|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~9\, FPGA0|EvSim|DAQ_System|EB|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~17\, FPGA0|EvSim|DAQ_System|EB|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~13\, FPGA0|EvSim|DAQ_System|EB|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~1\, FPGA0|EvSim|DAQ_System|EB|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add0~5\, FPGA0|EvSim|DAQ_System|EB|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~8\, FPGA0|EvSim|DAQ_System|EB|LessThan0~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[5]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[7]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|Counter|value_temp[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~1\, FPGA0|EvSim|DAQ_System|EB|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~2\, FPGA0|EvSim|DAQ_System|EB|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~4\, FPGA0|EvSim|DAQ_System|EB|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~3\, FPGA0|EvSim|DAQ_System|EB|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~5\, FPGA0|EvSim|DAQ_System|EB|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~6\, FPGA0|EvSim|DAQ_System|EB|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~7\, FPGA0|EvSim|DAQ_System|EB|LessThan0~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~0\, FPGA0|EvSim|DAQ_System|EB|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan0~9\, FPGA0|EvSim|DAQ_System|EB|LessThan0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector1~0\, FPGA0|EvSim|DAQ_System|EB|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.sequence\, FPGA0|EvSim|DAQ_System|EB|present_state.sequence, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|next_state.footer_1~0\, FPGA0|EvSim|DAQ_System|EB|next_state.footer_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.footer_1\, FPGA0|EvSim|DAQ_System|EB|present_state.footer_1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.footer_2~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|present_state.footer_2~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector0~0\, FPGA0|EvSim|DAQ_System|EB|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.idle\, FPGA0|EvSim|DAQ_System|EB|present_state.idle, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|_~0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|out_Ready~1\, FPGA0|EvSim|DAQ_System|EB|out_Ready~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|valid_rreq\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|valid_rreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add2~30\, FPGA0|EvSim|DAQ_System|EB|Add2~30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add2~9\, FPGA0|EvSim|DAQ_System|EB|Add2~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add2~5\, FPGA0|EvSim|DAQ_System|EB|Add2~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add2~21\, FPGA0|EvSim|DAQ_System|EB|Add2~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add2~17\, FPGA0|EvSim|DAQ_System|EB|Add2~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add2~13\, FPGA0|EvSim|DAQ_System|EB|Add2~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add2~25\, FPGA0|EvSim|DAQ_System|EB|Add2~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.sequence~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|present_state.sequence~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add2~1\, FPGA0|EvSim|DAQ_System|EB|Add2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|internalRdreq~0\, FPGA0|EvSim|DAQ_System|EB|internalRdreq~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan1~5\, FPGA0|EvSim|DAQ_System|EB|LessThan1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan1~4\, FPGA0|EvSim|DAQ_System|EB|LessThan1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan1~1\, FPGA0|EvSim|DAQ_System|EB|LessThan1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan1~2\, FPGA0|EvSim|DAQ_System|EB|LessThan1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan1~0\, FPGA0|EvSim|DAQ_System|EB|LessThan1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan1~3\, FPGA0|EvSim|DAQ_System|EB|LessThan1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|internalRdreq~1\, FPGA0|EvSim|DAQ_System|EB|internalRdreq~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|empty_dff\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|empty_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|valid_rreq\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|valid_rreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|empty_dff~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|empty_dff~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan1~7\, FPGA0|EvSim|DAQ_System|EB|LessThan1~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|internalRdreq~2\, FPGA0|EvSim|DAQ_System|EB|internalRdreq~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|LessThan1~6\, FPGA0|EvSim|DAQ_System|EB|LessThan1~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|_~1\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|_~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|_~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|_~2\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|_~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|_~3\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|_~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|full_dff\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|full_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|valid_wreq\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[7]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[8]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[9]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[10]\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|low_addressa[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector25~0\, FPGA0|EvSim|DAQ_System|EB|Selector25~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~1\, FPGA0|EvSim|DAQ_System|EB|Add1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~5\, FPGA0|EvSim|DAQ_System|EB|Add1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~9\, FPGA0|EvSim|DAQ_System|EB|Add1~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~13\, FPGA0|EvSim|DAQ_System|EB|Add1~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~17\, FPGA0|EvSim|DAQ_System|EB|Add1~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~21\, FPGA0|EvSim|DAQ_System|EB|Add1~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[7]~0\, u0|fpga_only_master|transacto|p2m|writedata[7]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[3]\, u0|fpga_only_master|transacto|p2m|writedata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector5~0\, u0|fpga_only_master|transacto|p2m|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector5~1\, u0|fpga_only_master|transacto|p2m|Selector5~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|byteenable[0]\, u0|fpga_only_master|transacto|p2m|byteenable[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector4~0\, u0|fpga_only_master|transacto|p2m|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector4~1\, u0|fpga_only_master|transacto|p2m|Selector4~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|byteenable[1]\, u0|fpga_only_master|transacto|p2m|byteenable[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent|WideOr0~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rdata_fifo|out_data[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_006|src2_valid~0\, u0|mm_interconnect_1|rsp_demux_006|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_payload~6\, u0|mm_interconnect_1|rsp_mux_002|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[30]~4\, u0|mm_interconnect_1|rsp_mux_002|src_data[30]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|ilc_avalon_slave_translator|waitrequest_reset_override~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_translator|waitrequest_reset_override\, u0|mm_interconnect_1|ilc_avalon_slave_translator|waitrequest_reset_override, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|ilc_avalon_slave_translator|read_latency_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~26\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan14~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan14~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~7\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~25\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector2~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector2~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[31]\, u0|iofifocontrol_0|InFifoData_reg[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|actual_state.LocalRX_Length\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|actual_state.LocalRX_Length, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|actual_state.readLocalRX~feeder\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|actual_state.readLocalRX~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|actual_state.readLocalRX\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|actual_state.readLocalRX, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~8\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~0\, FPGA0|EvSim|DAQ_System|Registers|DataOut~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_Address[1]~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_Address[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[4]\, u0|fpga_only_master|transacto|p2m|writedata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_004|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_004|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_005|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_005|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_009|src_channel[1]~0\, u0|mm_interconnect_1|router_009|src_channel[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~feeder\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[71]\, u0|mm_interconnect_1|cmd_mux_003|src_data[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][71]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][71]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_007|src_channel~0\, u0|mm_interconnect_1|router_007|src_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_003|src1_valid\, u0|mm_interconnect_1|rsp_demux_003|src1_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][109]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][111]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][116]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][116], DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight\, u0|hps_0|fpga_interfaces|hps2fpga_light_weight, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~13\, u0|mm_interconnect_1|cmd_mux|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~23\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][116]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[116]\, u0|mm_interconnect_1|cmd_mux_002|src_data[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][116]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~87\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~87, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][116]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][116]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][116]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~65\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~65, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][116]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~43\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~43, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][116]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~21\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][116]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[116]~36\, u0|mm_interconnect_1|rsp_mux_001|src_data[116]~36, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~14\, u0|mm_interconnect_1|cmd_mux_004|src_payload~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][116]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~23\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][116]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][116]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~13\, u0|mm_interconnect_1|cmd_mux_005|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~23\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][116]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[116]~37\, u0|mm_interconnect_1|rsp_mux_001|src_data[116]~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][116]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~12\, u0|mm_interconnect_1|cmd_mux_006|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~22\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][116]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~33\, u0|mm_interconnect_1|rsp_mux_001|src_payload~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][116]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~13\, u0|mm_interconnect_1|cmd_mux_003|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~23\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][116]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][116]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~12\, u0|mm_interconnect_1|cmd_mux_001|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~22\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][116]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~32\, u0|mm_interconnect_1|rsp_mux_001|src_payload~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[116]\, u0|mm_interconnect_1|rsp_mux_001|src_data[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~11\, u0|mm_interconnect_1|cmd_mux_006|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~21\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~31\, u0|mm_interconnect_1|rsp_mux_001|src_payload~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~12\, u0|mm_interconnect_1|cmd_mux_003|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~22\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~12\, u0|mm_interconnect_1|cmd_mux_005|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~22\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~13\, u0|mm_interconnect_1|cmd_mux_004|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~22\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[115]~35\, u0|mm_interconnect_1|rsp_mux_001|src_data[115]~35, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[115]\, u0|mm_interconnect_1|cmd_mux_002|src_data[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][115]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~86\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~86, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][115]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][115]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][115]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~64\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~64, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][115]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~42\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~42, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~12\, u0|mm_interconnect_1|cmd_mux|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~22\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[115]~34\, u0|mm_interconnect_1|rsp_mux_001|src_data[115]~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~11\, u0|mm_interconnect_1|cmd_mux_001|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~21\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~30\, u0|mm_interconnect_1|rsp_mux_001|src_payload~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[115]\, u0|mm_interconnect_1|rsp_mux_001|src_data[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~10\, u0|mm_interconnect_1|cmd_mux_001|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~28\, u0|mm_interconnect_1|rsp_mux_001|src_payload~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[114]\, u0|mm_interconnect_1|cmd_mux_002|src_data[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][114]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~85\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~85, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][114]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~63\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~63, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][114]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~41\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~41, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~11\, u0|mm_interconnect_1|cmd_mux|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~21\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[114]~32\, u0|mm_interconnect_1|rsp_mux_001|src_data[114]~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~12\, u0|mm_interconnect_1|cmd_mux_004|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~21\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~11\, u0|mm_interconnect_1|cmd_mux_005|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~21\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[114]~33\, u0|mm_interconnect_1|rsp_mux_001|src_data[114]~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~10\, u0|mm_interconnect_1|cmd_mux_006|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~29\, u0|mm_interconnect_1|rsp_mux_001|src_payload~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~11\, u0|mm_interconnect_1|cmd_mux_003|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~21\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[114]\, u0|mm_interconnect_1|rsp_mux_001|src_data[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~9\, u0|mm_interconnect_1|cmd_mux_006|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~27\, u0|mm_interconnect_1|rsp_mux_001|src_payload~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~11\, u0|mm_interconnect_1|cmd_mux_004|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~10\, u0|mm_interconnect_1|cmd_mux_005|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[113]~31\, u0|mm_interconnect_1|rsp_mux_001|src_data[113]~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~10\, u0|mm_interconnect_1|cmd_mux|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[113]\, u0|mm_interconnect_1|cmd_mux_002|src_data[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][113]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~84\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~84, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][113]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~62\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~62, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][113]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~40\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~40, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[113]~30\, u0|mm_interconnect_1|rsp_mux_001|src_data[113]~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~10\, u0|mm_interconnect_1|cmd_mux_003|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~9\, u0|mm_interconnect_1|cmd_mux_001|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][113]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][113]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~26\, u0|mm_interconnect_1|rsp_mux_001|src_payload~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[113]\, u0|mm_interconnect_1|rsp_mux_001|src_data[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~8\, u0|mm_interconnect_1|cmd_mux_006|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~25\, u0|mm_interconnect_1|rsp_mux_001|src_payload~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~10\, u0|mm_interconnect_1|cmd_mux_004|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~9\, u0|mm_interconnect_1|cmd_mux_005|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[112]~29\, u0|mm_interconnect_1|rsp_mux_001|src_data[112]~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~8\, u0|mm_interconnect_1|cmd_mux_001|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~24\, u0|mm_interconnect_1|rsp_mux_001|src_payload~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~9\, u0|mm_interconnect_1|cmd_mux_003|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[112]\, u0|mm_interconnect_1|cmd_mux_002|src_data[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][112]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~83\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~83, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][112]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][112]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][112]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~61\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][112]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~39\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~39, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~9\, u0|mm_interconnect_1|cmd_mux|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[112]~28\, u0|mm_interconnect_1|rsp_mux_001|src_data[112]~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[112]\, u0|mm_interconnect_1|rsp_mux_001|src_data[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~7\, u0|mm_interconnect_1|cmd_mux_001|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][111]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~22\, u0|mm_interconnect_1|rsp_mux_001|src_payload~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~7\, u0|mm_interconnect_1|cmd_mux_006|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][111]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][111]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~23\, u0|mm_interconnect_1|rsp_mux_001|src_payload~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~9\, u0|mm_interconnect_1|cmd_mux_004|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][111]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][111]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][111]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~8\, u0|mm_interconnect_1|cmd_mux_005|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][111]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[111]~27\, u0|mm_interconnect_1|rsp_mux_001|src_data[111]~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][111]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~8\, u0|mm_interconnect_1|cmd_mux_003|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][111]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[111]\, u0|mm_interconnect_1|cmd_mux_002|src_data[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][111]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~82\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~82, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][111]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][111]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][111]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~60\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~60, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][111]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~38\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~38, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][111]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][111]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][111]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~8\, u0|mm_interconnect_1|cmd_mux|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][111]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[111]~26\, u0|mm_interconnect_1|rsp_mux_001|src_data[111]~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[111]\, u0|mm_interconnect_1|rsp_mux_001|src_data[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~8\, u0|mm_interconnect_1|cmd_mux_004|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][110]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][110]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][110]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~7\, u0|mm_interconnect_1|cmd_mux_005|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][110]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[110]~25\, u0|mm_interconnect_1|rsp_mux_001|src_data[110]~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][110]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~6\, u0|mm_interconnect_1|cmd_mux_006|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][110]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~21\, u0|mm_interconnect_1|rsp_mux_001|src_payload~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][110]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~6\, u0|mm_interconnect_1|cmd_mux_001|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][110]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~20\, u0|mm_interconnect_1|rsp_mux_001|src_payload~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~7\, u0|mm_interconnect_1|cmd_mux|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][110]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[110]\, u0|mm_interconnect_1|cmd_mux_002|src_data[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][110]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~81\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~81, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][110]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][110]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][110]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~59\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~59, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][110]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~37\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][110]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][110]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[110]~24\, u0|mm_interconnect_1|rsp_mux_001|src_data[110]~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[110]\, u0|mm_interconnect_1|rsp_mux_001|src_data[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~6\, u0|mm_interconnect_1|cmd_mux|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][109]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[109]\, u0|mm_interconnect_1|cmd_mux_002|src_data[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][109]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~80\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~80, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][109]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][109]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][109]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~58\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~58, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][109]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~36\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~36, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][109]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][109]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[109]~22\, u0|mm_interconnect_1|rsp_mux_001|src_data[109]~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][109]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~5\, u0|mm_interconnect_1|cmd_mux_001|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][109]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~18\, u0|mm_interconnect_1|rsp_mux_001|src_payload~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][109]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~5\, u0|mm_interconnect_1|cmd_mux_006|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][109]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~19\, u0|mm_interconnect_1|rsp_mux_001|src_payload~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~6\, u0|mm_interconnect_1|cmd_mux_003|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][109]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][109]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][109]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~7\, u0|mm_interconnect_1|cmd_mux_004|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][109]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][109]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~6\, u0|mm_interconnect_1|cmd_mux_005|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][109]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[109]~23\, u0|mm_interconnect_1|rsp_mux_001|src_data[109]~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[109]\, u0|mm_interconnect_1|rsp_mux_001|src_data[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~4\, u0|mm_interconnect_1|cmd_mux_006|src_payload~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~17\, u0|mm_interconnect_1|rsp_mux_001|src_payload~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~6\, u0|mm_interconnect_1|cmd_mux_004|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~5\, u0|mm_interconnect_1|cmd_mux_005|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[108]~21\, u0|mm_interconnect_1|rsp_mux_001|src_data[108]~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~4\, u0|mm_interconnect_1|cmd_mux_001|src_payload~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~16\, u0|mm_interconnect_1|rsp_mux_001|src_payload~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~5\, u0|mm_interconnect_1|cmd_mux_003|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[108]\, u0|mm_interconnect_1|cmd_mux_002|src_data[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][108]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~79\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~79, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][108]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][108]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][108]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~57\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~57, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][108]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~35\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~35, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][108]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~5\, u0|mm_interconnect_1|cmd_mux|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][108]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[108]~20\, u0|mm_interconnect_1|rsp_mux_001|src_data[108]~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[108]\, u0|mm_interconnect_1|rsp_mux_001|src_data[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~3\, u0|mm_interconnect_1|cmd_mux_001|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~14\, u0|mm_interconnect_1|rsp_mux_001|src_payload~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~4\, u0|mm_interconnect_1|cmd_mux_003|src_payload~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~4\, u0|mm_interconnect_1|cmd_mux_005|src_payload~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~5\, u0|mm_interconnect_1|cmd_mux_004|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[107]~19\, u0|mm_interconnect_1|rsp_mux_001|src_data[107]~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~3\, u0|mm_interconnect_1|cmd_mux_006|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~15\, u0|mm_interconnect_1|rsp_mux_001|src_payload~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~4\, u0|mm_interconnect_1|cmd_mux|src_payload~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[107]\, u0|mm_interconnect_1|cmd_mux_002|src_data[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][107]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~78\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~78, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][107]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][107]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][107]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~56\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~56, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][107]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~34\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[107]~18\, u0|mm_interconnect_1|rsp_mux_001|src_data[107]~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[107]\, u0|mm_interconnect_1|rsp_mux_001|src_data[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~3\, u0|mm_interconnect_1|cmd_mux_005|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~4\, u0|mm_interconnect_1|cmd_mux_004|src_payload~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[106]~17\, u0|mm_interconnect_1|rsp_mux_001|src_data[106]~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~3\, u0|mm_interconnect_1|cmd_mux_003|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~3\, u0|mm_interconnect_1|cmd_mux|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[106]\, u0|mm_interconnect_1|cmd_mux_002|src_data[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][106]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~77\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~77, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][106]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][106]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][106]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~55\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~55, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][106]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~33\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[106]~16\, u0|mm_interconnect_1|rsp_mux_001|src_data[106]~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~2\, u0|mm_interconnect_1|cmd_mux_006|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~13\, u0|mm_interconnect_1|rsp_mux_001|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~2\, u0|mm_interconnect_1|cmd_mux_001|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~12\, u0|mm_interconnect_1|rsp_mux_001|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[106]\, u0|mm_interconnect_1|rsp_mux_001|src_data[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~2\, u0|mm_interconnect_1|cmd_mux_005|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~3\, u0|mm_interconnect_1|cmd_mux_004|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[105]~15\, u0|mm_interconnect_1|rsp_mux_001|src_data[105]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~1\, u0|mm_interconnect_1|cmd_mux_006|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~11\, u0|mm_interconnect_1|rsp_mux_001|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~2\, u0|mm_interconnect_1|cmd_mux_003|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[105]\, u0|mm_interconnect_1|cmd_mux_002|src_data[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][105]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~76\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~76, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][105]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][105]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][105]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~54\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~54, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][105]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~32\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~2\, u0|mm_interconnect_1|cmd_mux|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[105]~14\, u0|mm_interconnect_1|rsp_mux_001|src_data[105]~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~1\, u0|mm_interconnect_1|cmd_mux_001|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~10\, u0|mm_interconnect_1|rsp_mux_001|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[105]\, u0|mm_interconnect_1|rsp_mux_001|src_data[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~2\, u0|mm_interconnect_1|cmd_mux_002|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[4]\, u0|mm_bridge_0|wr_reg_writedata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[4]~2\, u0|mm_bridge_0|wr_writedata[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[4]\, u0|mm_bridge_0|cmd_writedata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[4]\, u0|mm_interconnect_1|cmd_mux|src_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~4\, u0|iofifocontrol_0|InFifoData_reg~4, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[4]\, u0|iofifocontrol_0|InFifoData_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~5\, u0|mm_interconnect_1|cmd_mux_002|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[5]\, u0|mm_bridge_0|wr_reg_writedata[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[5]~5\, u0|mm_bridge_0|wr_writedata[5]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[5]\, u0|mm_bridge_0|cmd_writedata[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[5]\, u0|fpga_only_master|transacto|p2m|writedata[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[5]\, u0|mm_interconnect_1|cmd_mux|src_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~5\, u0|iofifocontrol_0|InFifoData_reg~5, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[5]\, u0|iofifocontrol_0|InFifoData_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~6\, u0|mm_interconnect_1|cmd_mux_002|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[6]\, u0|mm_bridge_0|wr_reg_writedata[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[6]~6\, u0|mm_bridge_0|wr_writedata[6]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[6]\, u0|mm_bridge_0|cmd_writedata[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[6]~DUPLICATE\, u0|fpga_only_master|transacto|p2m|writedata[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[6]\, u0|mm_interconnect_1|cmd_mux|src_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~6\, u0|iofifocontrol_0|InFifoData_reg~6, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[6]\, u0|iofifocontrol_0|InFifoData_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~7\, u0|mm_interconnect_1|cmd_mux_002|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[7]~feeder\, u0|mm_bridge_0|wr_reg_writedata[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[7]\, u0|mm_bridge_0|wr_reg_writedata[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[7]~7\, u0|mm_bridge_0|wr_writedata[7]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[7]\, u0|mm_bridge_0|cmd_writedata[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[7]\, u0|fpga_only_master|transacto|p2m|writedata[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[7]\, u0|mm_interconnect_1|cmd_mux|src_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~7\, u0|iofifocontrol_0|InFifoData_reg~7, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[7]\, u0|iofifocontrol_0|InFifoData_reg[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~8\, u0|mm_interconnect_1|cmd_mux_002|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[8]~feeder\, u0|mm_bridge_0|wr_reg_writedata[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[8]\, u0|mm_bridge_0|wr_reg_writedata[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[8]~8\, u0|mm_bridge_0|wr_writedata[8]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[8]\, u0|mm_bridge_0|cmd_writedata[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[15]~1\, u0|fpga_only_master|transacto|p2m|writedata[15]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[8]\, u0|fpga_only_master|transacto|p2m|writedata[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[8]\, u0|mm_interconnect_1|cmd_mux|src_data[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~8\, u0|iofifocontrol_0|InFifoData_reg~8, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[8]\, u0|iofifocontrol_0|InFifoData_reg[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[9]\, u0|fpga_only_master|transacto|p2m|writedata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[9]\, u0|mm_interconnect_1|cmd_mux|src_data[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~9\, u0|iofifocontrol_0|InFifoData_reg~9, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[9]~DUPLICATE\, u0|iofifocontrol_0|InFifoData_reg[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~10\, u0|mm_interconnect_1|cmd_mux_002|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[10]~feeder\, u0|mm_bridge_0|wr_reg_writedata[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[10]\, u0|mm_bridge_0|wr_reg_writedata[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[10]~10\, u0|mm_bridge_0|wr_writedata[10]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[10]\, u0|mm_bridge_0|cmd_writedata[10], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[10]\, u0|fpga_only_master|transacto|p2m|writedata[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[10]\, u0|mm_interconnect_1|cmd_mux|src_data[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~10\, u0|iofifocontrol_0|InFifoData_reg~10, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[10]\, u0|iofifocontrol_0|InFifoData_reg[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~11\, u0|mm_interconnect_1|cmd_mux_002|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[11]~feeder\, u0|mm_bridge_0|wr_reg_writedata[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[11]\, u0|mm_bridge_0|wr_reg_writedata[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[11]~11\, u0|mm_bridge_0|wr_writedata[11]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[11]\, u0|mm_bridge_0|cmd_writedata[11], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[11]\, u0|fpga_only_master|transacto|p2m|writedata[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[11]\, u0|mm_interconnect_1|cmd_mux|src_data[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~11\, u0|iofifocontrol_0|InFifoData_reg~11, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[11]~DUPLICATE\, u0|iofifocontrol_0|InFifoData_reg[11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~12\, u0|mm_interconnect_1|cmd_mux_002|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[12]~feeder\, u0|mm_bridge_0|wr_reg_writedata[12]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[12]\, u0|mm_bridge_0|wr_reg_writedata[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[12]~12\, u0|mm_bridge_0|wr_writedata[12]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[12]\, u0|mm_bridge_0|cmd_writedata[12], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[12]\, u0|fpga_only_master|transacto|p2m|writedata[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[12]\, u0|mm_interconnect_1|cmd_mux|src_data[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~12\, u0|iofifocontrol_0|InFifoData_reg~12, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[12]\, u0|iofifocontrol_0|InFifoData_reg[12], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[13]\, u0|fpga_only_master|transacto|p2m|writedata[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~13\, u0|mm_interconnect_1|cmd_mux_002|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[13]~feeder\, u0|mm_bridge_0|wr_reg_writedata[13]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[13]\, u0|mm_bridge_0|wr_reg_writedata[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[13]~13\, u0|mm_bridge_0|wr_writedata[13]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[13]\, u0|mm_bridge_0|cmd_writedata[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[13]\, u0|mm_interconnect_1|cmd_mux|src_data[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~13\, u0|iofifocontrol_0|InFifoData_reg~13, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[13]\, u0|iofifocontrol_0|InFifoData_reg[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~14\, u0|mm_interconnect_1|cmd_mux_002|src_payload~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[14]~feeder\, u0|mm_bridge_0|wr_reg_writedata[14]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[14]\, u0|mm_bridge_0|wr_reg_writedata[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[14]~14\, u0|mm_bridge_0|wr_writedata[14]~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[14]\, u0|mm_bridge_0|cmd_writedata[14], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[14]\, u0|fpga_only_master|transacto|p2m|writedata[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[14]\, u0|mm_interconnect_1|cmd_mux|src_data[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~14\, u0|iofifocontrol_0|InFifoData_reg~14, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[14]\, u0|iofifocontrol_0|InFifoData_reg[14], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[15]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[15]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[15]\, u0|fpga_only_master|transacto|p2m|writedata[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~15\, u0|mm_interconnect_1|cmd_mux_002|src_payload~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[15]\, u0|mm_bridge_0|wr_reg_writedata[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[15]~15\, u0|mm_bridge_0|wr_writedata[15]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[15]\, u0|mm_bridge_0|cmd_writedata[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[15]\, u0|mm_interconnect_1|cmd_mux|src_data[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~15\, u0|iofifocontrol_0|InFifoData_reg~15, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[15]\, u0|iofifocontrol_0|InFifoData_reg[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~16\, u0|mm_interconnect_1|cmd_mux_002|src_payload~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[16]~feeder\, u0|mm_bridge_0|wr_reg_writedata[16]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[16]\, u0|mm_bridge_0|wr_reg_writedata[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[16]~16\, u0|mm_bridge_0|wr_writedata[16]~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[16]\, u0|mm_bridge_0|cmd_writedata[16], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[16]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[16]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[16]\, u0|fpga_only_master|transacto|p2m|writedata[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[16]\, u0|mm_interconnect_1|cmd_mux|src_data[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~16\, u0|iofifocontrol_0|InFifoData_reg~16, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[16]\, u0|iofifocontrol_0|InFifoData_reg[16], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[17]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[17]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[17]\, u0|fpga_only_master|transacto|p2m|writedata[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~17\, u0|mm_interconnect_1|cmd_mux_002|src_payload~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[17]\, u0|mm_bridge_0|wr_reg_writedata[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[17]~17\, u0|mm_bridge_0|wr_writedata[17]~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[17]\, u0|mm_bridge_0|cmd_writedata[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[17]\, u0|mm_interconnect_1|cmd_mux|src_data[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~17\, u0|iofifocontrol_0|InFifoData_reg~17, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[17]\, u0|iofifocontrol_0|InFifoData_reg[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~18\, u0|mm_interconnect_1|cmd_mux_002|src_payload~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[18]~feeder\, u0|mm_bridge_0|wr_reg_writedata[18]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[18]\, u0|mm_bridge_0|wr_reg_writedata[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[18]~18\, u0|mm_bridge_0|wr_writedata[18]~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[18]\, u0|mm_bridge_0|cmd_writedata[18], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[18]\, u0|fpga_only_master|transacto|p2m|writedata[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[18]\, u0|mm_interconnect_1|cmd_mux|src_data[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~18\, u0|iofifocontrol_0|InFifoData_reg~18, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[18]\, u0|iofifocontrol_0|InFifoData_reg[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~19\, u0|mm_interconnect_1|cmd_mux_002|src_payload~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[19]\, u0|mm_bridge_0|wr_reg_writedata[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[19]~19\, u0|mm_bridge_0|wr_writedata[19]~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[19]\, u0|mm_bridge_0|cmd_writedata[19], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[19]\, u0|fpga_only_master|transacto|p2m|writedata[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[19]\, u0|mm_interconnect_1|cmd_mux|src_data[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~19\, u0|iofifocontrol_0|InFifoData_reg~19, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[19]\, u0|iofifocontrol_0|InFifoData_reg[19], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[20]~DUPLICATE\, u0|iofifocontrol_0|InFifoData_reg[20]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~21\, u0|mm_interconnect_1|cmd_mux_002|src_payload~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[21]\, u0|mm_bridge_0|wr_reg_writedata[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[21]~21\, u0|mm_bridge_0|wr_writedata[21]~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[21]\, u0|mm_bridge_0|cmd_writedata[21], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[21]\, u0|fpga_only_master|transacto|p2m|writedata[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[21]\, u0|mm_interconnect_1|cmd_mux|src_data[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~21\, u0|iofifocontrol_0|InFifoData_reg~21, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[21]\, u0|iofifocontrol_0|InFifoData_reg[21], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[22]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[22]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[22]\, u0|fpga_only_master|transacto|p2m|writedata[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~22\, u0|mm_interconnect_1|cmd_mux_002|src_payload~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[22]\, u0|mm_bridge_0|wr_reg_writedata[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[22]~22\, u0|mm_bridge_0|wr_writedata[22]~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[22]\, u0|mm_bridge_0|cmd_writedata[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[22]\, u0|mm_interconnect_1|cmd_mux|src_data[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~22\, u0|iofifocontrol_0|InFifoData_reg~22, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[22]\, u0|iofifocontrol_0|InFifoData_reg[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~23\, u0|mm_interconnect_1|cmd_mux_002|src_payload~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[23]\, u0|mm_bridge_0|wr_reg_writedata[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[23]~23\, u0|mm_bridge_0|wr_writedata[23]~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[23]\, u0|mm_bridge_0|cmd_writedata[23], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[23]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[23]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[23]\, u0|fpga_only_master|transacto|p2m|writedata[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[23]\, u0|mm_interconnect_1|cmd_mux|src_data[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~23\, u0|iofifocontrol_0|InFifoData_reg~23, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[23]\, u0|iofifocontrol_0|InFifoData_reg[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~24\, u0|mm_interconnect_1|cmd_mux_002|src_payload~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[24]\, u0|mm_bridge_0|wr_reg_writedata[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[24]~24\, u0|mm_bridge_0|wr_writedata[24]~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[24]\, u0|mm_bridge_0|cmd_writedata[24], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[24]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[24]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[24]\, u0|fpga_only_master|transacto|p2m|writedata[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[24]\, u0|mm_interconnect_1|cmd_mux|src_data[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~24\, u0|iofifocontrol_0|InFifoData_reg~24, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[24]\, u0|iofifocontrol_0|InFifoData_reg[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~25\, u0|mm_interconnect_1|cmd_mux_002|src_payload~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[25]\, u0|mm_bridge_0|wr_reg_writedata[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[25]~25\, u0|mm_bridge_0|wr_writedata[25]~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[25]\, u0|mm_bridge_0|cmd_writedata[25], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[25]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[25]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[25]\, u0|fpga_only_master|transacto|p2m|writedata[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[25]\, u0|mm_interconnect_1|cmd_mux|src_data[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~25\, u0|iofifocontrol_0|InFifoData_reg~25, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[25]~DUPLICATE\, u0|iofifocontrol_0|InFifoData_reg[25]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~26\, u0|mm_interconnect_1|cmd_mux_002|src_payload~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[26]\, u0|mm_bridge_0|wr_reg_writedata[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[26]~26\, u0|mm_bridge_0|wr_writedata[26]~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[26]\, u0|mm_bridge_0|cmd_writedata[26], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[26]\, u0|fpga_only_master|transacto|p2m|writedata[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[26]\, u0|mm_interconnect_1|cmd_mux|src_data[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~26\, u0|iofifocontrol_0|InFifoData_reg~26, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[26]\, u0|iofifocontrol_0|InFifoData_reg[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~27\, u0|mm_interconnect_1|cmd_mux_002|src_payload~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[27]~feeder\, u0|mm_bridge_0|wr_reg_writedata[27]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[27]\, u0|mm_bridge_0|wr_reg_writedata[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[27]~27\, u0|mm_bridge_0|wr_writedata[27]~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[27]\, u0|mm_bridge_0|cmd_writedata[27], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[27]\, u0|fpga_only_master|transacto|p2m|writedata[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[27]\, u0|mm_interconnect_1|cmd_mux|src_data[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~27\, u0|iofifocontrol_0|InFifoData_reg~27, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[27]~DUPLICATE\, u0|iofifocontrol_0|InFifoData_reg[27]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[28]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[28]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[28]\, u0|fpga_only_master|transacto|p2m|writedata[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~28\, u0|mm_interconnect_1|cmd_mux_002|src_payload~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[28]~feeder\, u0|mm_bridge_0|wr_reg_writedata[28]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[28]\, u0|mm_bridge_0|wr_reg_writedata[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[28]~28\, u0|mm_bridge_0|wr_writedata[28]~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[28]\, u0|mm_bridge_0|cmd_writedata[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[28]\, u0|mm_interconnect_1|cmd_mux|src_data[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~28\, u0|iofifocontrol_0|InFifoData_reg~28, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[28]\, u0|iofifocontrol_0|InFifoData_reg[28], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[29]\, u0|fpga_only_master|transacto|p2m|writedata[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~29\, u0|mm_interconnect_1|cmd_mux_002|src_payload~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[29]\, u0|mm_bridge_0|wr_reg_writedata[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[29]~29\, u0|mm_bridge_0|wr_writedata[29]~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[29]\, u0|mm_bridge_0|cmd_writedata[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[29]\, u0|mm_interconnect_1|cmd_mux|src_data[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~29\, u0|iofifocontrol_0|InFifoData_reg~29, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[29]\, u0|iofifocontrol_0|InFifoData_reg[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~30\, u0|mm_interconnect_1|cmd_mux_002|src_payload~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[30]\, u0|mm_bridge_0|wr_reg_writedata[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[30]~30\, u0|mm_bridge_0|wr_writedata[30]~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[30]\, u0|mm_bridge_0|cmd_writedata[30], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[30]~feeder\, u0|fpga_only_master|transacto|p2m|writedata[30]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[30]\, u0|fpga_only_master|transacto|p2m|writedata[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[30]\, u0|mm_interconnect_1|cmd_mux|src_data[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~30\, u0|iofifocontrol_0|InFifoData_reg~30, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[30]\, u0|iofifocontrol_0|InFifoData_reg[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector31~0\, FPGA0|EvSim|Selector31~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector30~0\, FPGA0|EvSim|Selector30~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector15~0\, FPGA0|EvSim|Selector15~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[20]\, FPGA0|EvSim|addressToRead[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector14~0\, FPGA0|EvSim|Selector14~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector13~0\, FPGA0|EvSim|Selector13~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector12~0\, FPGA0|EvSim|Selector12~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector11~0\, FPGA0|EvSim|Selector11~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector10~0\, FPGA0|EvSim|Selector10~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector3~0\, FPGA0|EvSim|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_Address[3]~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_Address[3]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~0\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|WideOr8\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|WideOr8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector8~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector8~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~11\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal2~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector27~0\, FPGA0|EvSim|Selector27~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector26~0\, FPGA0|EvSim|Selector26~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector25~0\, FPGA0|EvSim|Selector25~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector24~0\, FPGA0|EvSim|Selector24~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector23~0\, FPGA0|EvSim|Selector23~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector22~0\, FPGA0|EvSim|Selector22~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector21~0\, FPGA0|EvSim|Selector21~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector20~0\, FPGA0|EvSim|Selector20~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector19~0\, FPGA0|EvSim|Selector19~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector18~0\, FPGA0|EvSim|Selector18~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector17~0\, FPGA0|EvSim|Selector17~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector16~0\, FPGA0|EvSim|Selector16~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[25]\, FPGA0|EvSim|addressToRead[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector9~0\, FPGA0|EvSim|Selector9~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector8~0\, FPGA0|EvSim|Selector8~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|addressToRead[27]~DUPLICATE\, FPGA0|EvSim|addressToRead[27]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector7~0\, FPGA0|EvSim|Selector7~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector6~0\, FPGA0|EvSim|Selector6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector5~0\, FPGA0|EvSim|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector4~0\, FPGA0|EvSim|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal14~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal14~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~21\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[1]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~2\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal5~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~1\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux61~0\, FPGA0|EvSim|DAQ_System|Registers|Mux61~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~4\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[1][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[1][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[1][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[1][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector0~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.Idle\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.Idle, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|EmptyHistory[0]~feeder\, FPGA0|EvSim|DAQ_System|EB|EmptyHistory[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|EmptyHistory[0]\, FPGA0|EvSim|DAQ_System|EB|EmptyHistory[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|EmptyHistory[1]\, FPGA0|EvSim|DAQ_System|EB|EmptyHistory[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|EmptyHistory[2]\, FPGA0|EvSim|DAQ_System|EB|EmptyHistory[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|EmptyHistory[3]\, FPGA0|EvSim|DAQ_System|EB|EmptyHistory[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|EmptyHistory[4]\, FPGA0|EvSim|DAQ_System|EB|EmptyHistory[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|EmptyHistory[5]\, FPGA0|EvSim|DAQ_System|EB|EmptyHistory[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Equal0~0\, FPGA0|EvSim|DAQ_System|EB|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector5~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.WaitingEmptyFifo\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.WaitingEmptyFifo, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector1~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.Config\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.Config, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector5~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal3~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector5~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector5~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.resetRegister\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.resetRegister, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[10]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~24\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~24, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal15~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal15~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[11]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~25\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~26\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~26, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~27\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~27, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][1]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal19~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal19~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[15]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_Address[2]~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_Address[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~31\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~31, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~32\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~32, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal18~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal18~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[14]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~28\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~28, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~29\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~30\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux30~3\, FPGA0|EvSim|DAQ_System|Registers|Mux30~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~5\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal10~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal10~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~7\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][1]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal7~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal7~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux39~0\, FPGA0|EvSim|DAQ_System|Registers|Mux39~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~3\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal6~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~12\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal11~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal11~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[7]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~14\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~8\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~15\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux30~1\, FPGA0|EvSim|DAQ_System|Registers|Mux30~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal8~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal8~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~6\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal9~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal9~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~9\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~10\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][1]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~8\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal4~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~13\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux30~0\, FPGA0|EvSim|DAQ_System|Registers|Mux30~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal13~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal13~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[9]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~17\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~18\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~18, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~19\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~19, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal12~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal12~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[8]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~16\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~16, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~22\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~22, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal17~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal17~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[13]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~23\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~23, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][1]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal16~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal16~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[12]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_SelectiveReset[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~20\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers~21\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux30~2\, FPGA0|EvSim|DAQ_System|Registers|Mux30~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux30~4\, FPGA0|EvSim|DAQ_System|Registers|Mux30~4, DE10DAQ_TOP, 1
instance = comp, \ADC_DOUT~input\, ADC_DOUT~input, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~0\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~5\, adc_0|adc_mega_0|ADC_CTRL|Add0~5, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter~2\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter[0]\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter~3\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter~3, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter[1]\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter~0\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter[2]\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add3~0\, adc_0|adc_mega_0|ADC_CTRL|Add3~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter~1\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter[3]\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|always8~1\, adc_0|adc_mega_0|ADC_CTRL|always8~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.pauseState\, adc_0|adc_mega_0|ADC_CTRL|currState.pauseState, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.transState\, adc_0|adc_mega_0|ADC_CTRL|currState.transState, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Selector3~0\, adc_0|adc_mega_0|ADC_CTRL|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.pauseState~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|currState.pauseState~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.doneState\, adc_0|adc_mega_0|ADC_CTRL|currState.doneState, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|go~0\, adc_0|adc_mega_0|go~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|go~1\, adc_0|adc_mega_0|go~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|go\, adc_0|adc_mega_0|go, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.resetState~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|currState.resetState~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address~4\, adc_0|adc_mega_0|ADC_CTRL|address~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address[0]\, adc_0|adc_mega_0|ADC_CTRL|address[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|next_addr~0\, adc_0|adc_mega_0|ADC_CTRL|next_addr~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|next_addr[0]\, adc_0|adc_mega_0|ADC_CTRL|next_addr[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address~6\, adc_0|adc_mega_0|ADC_CTRL|address~6, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address[0]~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|address[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add4~1\, adc_0|adc_mega_0|ADC_CTRL|Add4~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|next_addr[1]\, adc_0|adc_mega_0|ADC_CTRL|next_addr[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address~5\, adc_0|adc_mega_0|ADC_CTRL|address~5, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address[1]~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|address[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add4~0\, adc_0|adc_mega_0|ADC_CTRL|Add4~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|next_addr[2]\, adc_0|adc_mega_0|ADC_CTRL|next_addr[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address~3\, adc_0|adc_mega_0|ADC_CTRL|address~3, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address[2]\, adc_0|adc_mega_0|ADC_CTRL|address[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Equal4~0\, adc_0|adc_mega_0|ADC_CTRL|Equal4~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Selector2~0\, adc_0|adc_mega_0|ADC_CTRL|Selector2~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.doneState~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|currState.doneState~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|nextState.resetState~0\, adc_0|adc_mega_0|ADC_CTRL|nextState.resetState~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.resetState\, adc_0|adc_mega_0|ADC_CTRL|currState.resetState, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Selector4~0\, adc_0|adc_mega_0|ADC_CTRL|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState\, adc_0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Selector5~0\, adc_0|adc_mega_0|ADC_CTRL|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr\, adc_0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|always2~0\, adc_0|adc_mega_0|ADC_CTRL|always2~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[0]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~9\, adc_0|adc_mega_0|ADC_CTRL|Add0~9, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[1]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~49\, adc_0|adc_mega_0|ADC_CTRL|Add0~49, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[2]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~45\, adc_0|adc_mega_0|ADC_CTRL|Add0~45, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[3]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~41\, adc_0|adc_mega_0|ADC_CTRL|Add0~41, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[4]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~37\, adc_0|adc_mega_0|ADC_CTRL|Add0~37, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[5]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~33\, adc_0|adc_mega_0|ADC_CTRL|Add0~33, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[6]~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~1\, adc_0|adc_mega_0|ADC_CTRL|Add0~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[7]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~29\, adc_0|adc_mega_0|ADC_CTRL|Add0~29, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[8]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~25\, adc_0|adc_mega_0|ADC_CTRL|Add0~25, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[9]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~21\, adc_0|adc_mega_0|ADC_CTRL|Add0~21, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[10]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~17\, adc_0|adc_mega_0|ADC_CTRL|Add0~17, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[11]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add0~13\, adc_0|adc_mega_0|ADC_CTRL|Add0~13, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[12]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[12], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address~0\, adc_0|adc_mega_0|ADC_CTRL|address~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|pause_counter[6]\, adc_0|adc_mega_0|ADC_CTRL|pause_counter[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address~1\, adc_0|adc_mega_0|ADC_CTRL|address~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address~2\, adc_0|adc_mega_0|ADC_CTRL|address~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|always9~0\, adc_0|adc_mega_0|ADC_CTRL|always9~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Selector1~0\, adc_0|adc_mega_0|ADC_CTRL|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.transState~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|currState.transState~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|cs_n~2\, adc_0|adc_mega_0|ADC_CTRL|cs_n~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter~6\, adc_0|adc_mega_0|ADC_CTRL|counter~6, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[1]~1\, adc_0|adc_mega_0|ADC_CTRL|counter[1]~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[0]~3\, adc_0|adc_mega_0|ADC_CTRL|counter[0]~3, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add2~29\, adc_0|adc_mega_0|ADC_CTRL|Add2~29, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[0]~16\, adc_0|adc_mega_0|ADC_CTRL|counter[0]~16, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[0]~2\, adc_0|adc_mega_0|ADC_CTRL|counter[0]~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[0]~9\, adc_0|adc_mega_0|ADC_CTRL|counter[0]~9, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add2~25\, adc_0|adc_mega_0|ADC_CTRL|Add2~25, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[1]~15\, adc_0|adc_mega_0|ADC_CTRL|counter[1]~15, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[1]~0\, adc_0|adc_mega_0|ADC_CTRL|counter[1]~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[1]~8\, adc_0|adc_mega_0|ADC_CTRL|counter[1]~8, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add2~1\, adc_0|adc_mega_0|ADC_CTRL|Add2~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter~7\, adc_0|adc_mega_0|ADC_CTRL|counter~7, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[2]\, adc_0|adc_mega_0|ADC_CTRL|counter[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add2~21\, adc_0|adc_mega_0|ADC_CTRL|Add2~21, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter~14\, adc_0|adc_mega_0|ADC_CTRL|counter~14, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[3]\, adc_0|adc_mega_0|ADC_CTRL|counter[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add2~17\, adc_0|adc_mega_0|ADC_CTRL|Add2~17, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter~13\, adc_0|adc_mega_0|ADC_CTRL|counter~13, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[4]\, adc_0|adc_mega_0|ADC_CTRL|counter[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add2~13\, adc_0|adc_mega_0|ADC_CTRL|Add2~13, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter~12\, adc_0|adc_mega_0|ADC_CTRL|counter~12, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[5]\, adc_0|adc_mega_0|ADC_CTRL|counter[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add2~9\, adc_0|adc_mega_0|ADC_CTRL|Add2~9, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter~11\, adc_0|adc_mega_0|ADC_CTRL|counter~11, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[6]\, adc_0|adc_mega_0|ADC_CTRL|counter[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Add2~5\, adc_0|adc_mega_0|ADC_CTRL|Add2~5, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter~10\, adc_0|adc_mega_0|ADC_CTRL|counter~10, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|counter[7]\, adc_0|adc_mega_0|ADC_CTRL|counter[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Equal2~0\, adc_0|adc_mega_0|ADC_CTRL|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|Equal2~1\, adc_0|adc_mega_0|ADC_CTRL|Equal2~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk~0\, adc_0|adc_mega_0|ADC_CTRL|sclk~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk\, adc_0|adc_mega_0|ADC_CTRL|sclk, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|always8~0\, adc_0|adc_mega_0|ADC_CTRL|always8~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~11\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~11, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[0]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~1\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0~0\, adc_0|adc_mega_0|ADC_CTRL|reading0~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0~1\, adc_0|adc_mega_0|ADC_CTRL|reading0~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[1]\, adc_0|adc_mega_0|ADC_CTRL|reading0[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[1]\, adc_0|adc_mega_0|CH0[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][1], DE10DAQ_TOP, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|flipflops[0]~0\, FPGA0|dbc1|flipflops[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|flipflops[0]\, FPGA0|dbc1|flipflops[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|flipflops[1]\, FPGA0|dbc1|flipflops[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_set\, FPGA0|dbc1|counter_set, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~77\, FPGA0|dbc1|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[0]\, FPGA0|dbc1|counter_out[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~73\, FPGA0|dbc1|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[1]\, FPGA0|dbc1|counter_out[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~69\, FPGA0|dbc1|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[2]\, FPGA0|dbc1|counter_out[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~65\, FPGA0|dbc1|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[3]\, FPGA0|dbc1|counter_out[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~61\, FPGA0|dbc1|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[4]\, FPGA0|dbc1|counter_out[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~57\, FPGA0|dbc1|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[5]\, FPGA0|dbc1|counter_out[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~53\, FPGA0|dbc1|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[6]\, FPGA0|dbc1|counter_out[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~49\, FPGA0|dbc1|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[7]\, FPGA0|dbc1|counter_out[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~45\, FPGA0|dbc1|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[8]\, FPGA0|dbc1|counter_out[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~41\, FPGA0|dbc1|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[9]\, FPGA0|dbc1|counter_out[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~37\, FPGA0|dbc1|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[10]\, FPGA0|dbc1|counter_out[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~33\, FPGA0|dbc1|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[11]\, FPGA0|dbc1|counter_out[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~29\, FPGA0|dbc1|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[12]\, FPGA0|dbc1|counter_out[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~25\, FPGA0|dbc1|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[13]\, FPGA0|dbc1|counter_out[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~21\, FPGA0|dbc1|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[14]\, FPGA0|dbc1|counter_out[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~17\, FPGA0|dbc1|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[15]\, FPGA0|dbc1|counter_out[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~13\, FPGA0|dbc1|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[16]\, FPGA0|dbc1|counter_out[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~9\, FPGA0|dbc1|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[17]\, FPGA0|dbc1|counter_out[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~5\, FPGA0|dbc1|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[18]\, FPGA0|dbc1|counter_out[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|Add0~1\, FPGA0|dbc1|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out~0\, FPGA0|dbc1|counter_out~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|counter_out[19]\, FPGA0|dbc1|counter_out[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|pulse~0\, FPGA0|dbc1|pulse~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc1|pulse\, FPGA0|dbc1|pulse, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Trigger0~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Trigger0~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Trigger0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Trigger0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|TriggerR~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|TriggerR~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|TriggerR\, FPGA0|EvSim|DAQ_System|TriggerCtrl|TriggerR, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|past_trigger\, FPGA0|EvSim|DAQ_System|TriggerCtrl|past_trigger, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Internal_Trigger_candidate~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Internal_Trigger_candidate~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Error_notRunning~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Error_notRunning~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Error_notRunning\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Error_notRunning, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[2][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[2][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux62~0\, FPGA0|EvSim|DAQ_System|Registers|Mux62~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][1]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[1]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading6[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[0]~0\, adc_0|adc_mega_0|ADC_CTRL|reading6[0]~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[0]~1\, adc_0|adc_mega_0|ADC_CTRL|reading6[0]~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[1]\, adc_0|adc_mega_0|ADC_CTRL|reading6[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[1]\, adc_0|adc_mega_0|CH6[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[1]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[1]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][1], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~1\, u0|ddr3_manager_0|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~5\, u0|ddr3_manager_0|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~1\, u0|ddr3_manager_0|addr_DDR3_int~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|valid_rreq~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|valid_rreq~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dffe_af~2\, FPGA0|EVF|scfifo_component|auto_generated|dffe_af~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~2\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[12]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita13\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[13]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~3\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~4\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|empty_dff\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|empty_dff, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~81\, u0|ddr3_manager_0|Add0~81, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~85\, u0|ddr3_manager_0|Add0~85, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~21\, u0|ddr3_manager_0|addr_DDR3_int~21, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[23]\, u0|ddr3_manager_0|addr_DDR3_int[23], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~89\, u0|ddr3_manager_0|Add0~89, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~22\, u0|ddr3_manager_0|addr_DDR3_int~22, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[24]\, u0|ddr3_manager_0|addr_DDR3_int[24], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~93\, u0|ddr3_manager_0|Add0~93, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~23\, u0|ddr3_manager_0|addr_DDR3_int~23, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[25]\, u0|ddr3_manager_0|addr_DDR3_int[25], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~97\, u0|ddr3_manager_0|Add0~97, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~24\, u0|ddr3_manager_0|addr_DDR3_int~24, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[26]\, u0|ddr3_manager_0|addr_DDR3_int[26], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~101\, u0|ddr3_manager_0|Add0~101, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~25\, u0|ddr3_manager_0|addr_DDR3_int~25, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[27]\, u0|ddr3_manager_0|addr_DDR3_int[27], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~105\, u0|ddr3_manager_0|Add0~105, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~26\, u0|ddr3_manager_0|addr_DDR3_int~26, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[28]\, u0|ddr3_manager_0|addr_DDR3_int[28], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~109\, u0|ddr3_manager_0|Add0~109, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~27\, u0|ddr3_manager_0|addr_DDR3_int~27, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[29]\, u0|ddr3_manager_0|addr_DDR3_int[29], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|wrapped_around_fpga~1\, u0|ddr3_manager_0|wrapped_around_fpga~1, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|wrapped_around_fpga~0\, u0|ddr3_manager_0|wrapped_around_fpga~0, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|wrapped_around_fpga\, u0|ddr3_manager_0|wrapped_around_fpga, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_gp\, u0|hps_0|fpga_interfaces|h2f_gp, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~11\, u0|ddr3_manager_0|out_of_mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~13\, u0|ddr3_manager_0|out_of_mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~12\, u0|ddr3_manager_0|out_of_mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~14\, u0|ddr3_manager_0|out_of_mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~15\, u0|ddr3_manager_0|out_of_mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~10\, u0|ddr3_manager_0|out_of_mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~16\, u0|ddr3_manager_0|out_of_mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~2\, u0|ddr3_manager_0|out_of_mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~3\, u0|ddr3_manager_0|out_of_mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~4\, u0|ddr3_manager_0|out_of_mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~5\, u0|ddr3_manager_0|out_of_mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~6\, u0|ddr3_manager_0|out_of_mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~7\, u0|ddr3_manager_0|out_of_mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~8\, u0|ddr3_manager_0|out_of_mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~1\, u0|ddr3_manager_0|out_of_mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~9\, u0|ddr3_manager_0|out_of_mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem~0\, u0|ddr3_manager_0|out_of_mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|out_of_mem\, u0|ddr3_manager_0|out_of_mem, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[0]~0_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[0]~0_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[5][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[5][0], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|next_state~0\, u0|ddr3_manager_0|next_state~0, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|current_state\, u0|ddr3_manager_0|current_state, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~113\, u0|ddr3_manager_0|Add0~113, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~28\, u0|ddr3_manager_0|addr_DDR3_int~28, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[30]\, u0|ddr3_manager_0|addr_DDR3_int[30], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~117\, u0|ddr3_manager_0|Add0~117, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~29\, u0|ddr3_manager_0|addr_DDR3_int~29, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[31]\, u0|ddr3_manager_0|addr_DDR3_int[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector33~0\, FPGA0|EvSim|DAQ_System|EB|Selector33~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[0]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector33~1\, FPGA0|EvSim|DAQ_System|EB|Selector33~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector33~2\, FPGA0|EvSim|DAQ_System|EB|Selector33~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector37~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector37~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.header_1\, FPGA0|EvSim|DAQ_System|EB|present_state.header_1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|WideOr2~0\, FPGA0|EvSim|DAQ_System|EB|WideOr2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector32~0\, FPGA0|EvSim|DAQ_System|EB|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[1]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector32~1\, FPGA0|EvSim|DAQ_System|EB|Selector32~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector32~2\, FPGA0|EvSim|DAQ_System|EB|Selector32~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector36~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector36~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|process_2~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|process_2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[2]~7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[2]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[2]~7_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[2]~7_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][2]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[2]~feeder\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[2]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector31~1\, FPGA0|EvSim|DAQ_System|EB|Selector31~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector31~0\, FPGA0|EvSim|DAQ_System|EB|Selector31~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector31~2\, FPGA0|EvSim|DAQ_System|EB|Selector31~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector35~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector35~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[3]~6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[3]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[3]~6_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[3]~6_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[3]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector30~1\, FPGA0|EvSim|DAQ_System|EB|Selector30~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector30~0\, FPGA0|EvSim|DAQ_System|EB|Selector30~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector30~2\, FPGA0|EvSim|DAQ_System|EB|Selector30~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector34~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector34~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector29~0\, FPGA0|EvSim|DAQ_System|EB|Selector29~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[4]~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[4]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[4]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector29~1\, FPGA0|EvSim|DAQ_System|EB|Selector29~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector29~2\, FPGA0|EvSim|DAQ_System|EB|Selector29~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector33~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector33~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~1\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~2\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~3\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~4\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~5\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~6\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~7\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[7]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~8\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[8]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~9\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[9]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~10\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[10]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~11\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[11]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~12\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[12]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~13\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|wren_decode_a|eq_node[1]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|wren_decode_a|eq_node[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w0_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w0_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w1_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w1_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w2_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w2_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w3_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w3_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w4_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w4_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector28~0\, FPGA0|EvSim|DAQ_System|EB|Selector28~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[5]~feeder\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[5]~4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[5]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][5]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[5]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector28~1\, FPGA0|EvSim|DAQ_System|EB|Selector28~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector28~2\, FPGA0|EvSim|DAQ_System|EB|Selector28~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector32~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector27~1\, FPGA0|EvSim|DAQ_System|EB|Selector27~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector27~0\, FPGA0|EvSim|DAQ_System|EB|Selector27~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[6]~feeder\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[6]~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[6]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[6]~3_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[6]~3_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[6]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector27~2\, FPGA0|EvSim|DAQ_System|EB|Selector27~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector31~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector31~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[7]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[7]~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[7]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[7]~2_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[7]~2_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[7]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector26~1\, FPGA0|EvSim|DAQ_System|EB|Selector26~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector26~0\, FPGA0|EvSim|DAQ_System|EB|Selector26~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector26~2\, FPGA0|EvSim|DAQ_System|EB|Selector26~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector30~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector30~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector29~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector29~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[9]~feeder\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[9]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[9]~9\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[9]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[9]~9_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[9]~9_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[9]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector24~2\, FPGA0|EvSim|DAQ_System|EB|Selector24~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector24~0\, FPGA0|EvSim|DAQ_System|EB|Selector24~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector24~1\, FPGA0|EvSim|DAQ_System|EB|Selector24~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector24~3\, FPGA0|EvSim|DAQ_System|EB|Selector24~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~25\, FPGA0|EvSim|DAQ_System|EB|Add1~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector28~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector28~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w5_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w5_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w6_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w6_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w7_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w7_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w8_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w8_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w9_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w9_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~29\, FPGA0|EvSim|DAQ_System|EB|Add1~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[10]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[10]~10\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[10]~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[10]~10_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[10]~10_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[10]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector23~1\, FPGA0|EvSim|DAQ_System|EB|Selector23~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector23~0\, FPGA0|EvSim|DAQ_System|EB|Selector23~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector23~2\, FPGA0|EvSim|DAQ_System|EB|Selector23~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector27~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector27~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~33\, FPGA0|EvSim|DAQ_System|EB|Add1~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector22~0\, FPGA0|EvSim|DAQ_System|EB|Selector22~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[11]~feeder\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[11]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[11]~11\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[11]~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[11]~11_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[11]~11_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[11]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector22~2\, FPGA0|EvSim|DAQ_System|EB|Selector22~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector22~1\, FPGA0|EvSim|DAQ_System|EB|Selector22~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector22~3\, FPGA0|EvSim|DAQ_System|EB|Selector22~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector26~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector26~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~37\, FPGA0|EvSim|DAQ_System|EB|Add1~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[12]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[12]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[13]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[13]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[13]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[14]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[14]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[14]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[15]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[15]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[15]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[16]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[16]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[17]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[17]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[17]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[18]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[18]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[18]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[19]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[19]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[19]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[20]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|localCounts[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[20]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[20]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[20]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[21]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[21]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[22]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[22]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[22]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[23]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[23]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[23]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[24]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[24]~feeder\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[24]\, FPGA0|EvSim|DAQ_System|EB|TriggerCounterLatched[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[13]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[13]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[13]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[13]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[14]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[14]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[14]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[14]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[15]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[15]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[15]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[16]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[16]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[16]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[17]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[17]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[17]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[17]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[17]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[18]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[18]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[18]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[19]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[19]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[19]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[20]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|localCounts[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[20]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[20]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[21]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[21]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[21]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[21]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[22]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[22]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[23]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[23]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[23]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[24]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[24]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[24]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[25]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|BCO_Counter|counts[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[25]~feeder\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[25]\, FPGA0|EvSim|DAQ_System|EB|BCOCounterLatched[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[12]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[13]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[13]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[13]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[14]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[14]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[15]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[15]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[15]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[16]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[17]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[17]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[18]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[18]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[18]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[19]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[19]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[20]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[20]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[21]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[22]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[23]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[24]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[24]~feeder\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[24]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[25]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[25]\, FPGA0|EvSim|DAQ_System|EB|ClkCounterLatched[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector21~0\, FPGA0|EvSim|DAQ_System|EB|Selector21~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.header_2\, FPGA0|EvSim|DAQ_System|EB|present_state.header_2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[12]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[12]~12\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[12]~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[12]~12_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[12]~12_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][12]~DUPLICATE\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[12]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector21~1\, FPGA0|EvSim|DAQ_System|EB|Selector21~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector21~2\, FPGA0|EvSim|DAQ_System|EB|Selector21~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector25~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector25~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|present_state.footer_2\, FPGA0|EvSim|DAQ_System|EB|present_state.footer_2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector24~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector24~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector24~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector24~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~41\, FPGA0|EvSim|DAQ_System|EB|Add1~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[13]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[13]~13\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[13]~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[13]~13_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[13]~13_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[13]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector24~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector24~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~45\, FPGA0|EvSim|DAQ_System|EB|Add1~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector19~0\, FPGA0|EvSim|DAQ_System|EB|Selector19~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[14]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[14]~14\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[14]~14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[14]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector19~1\, FPGA0|EvSim|DAQ_System|EB|Selector19~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector19~2\, FPGA0|EvSim|DAQ_System|EB|Selector19~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector23~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector23~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w10_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w10_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w11_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w11_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a44, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w12_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w12_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a46, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w14_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w14_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~49\, FPGA0|EvSim|DAQ_System|EB|Add1~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector22~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector22~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector22~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector22~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[15]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[15]~15\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[15]~15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[15]~15_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[15]~15_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[15]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector22~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector22~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector17~0\, FPGA0|EvSim|DAQ_System|EB|Selector17~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[16]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[16]~16\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[16]~16, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][16]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[16]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector17~1\, FPGA0|EvSim|DAQ_System|EB|Selector17~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector17~2\, FPGA0|EvSim|DAQ_System|EB|Selector17~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~53\, FPGA0|EvSim|DAQ_System|EB|Add1~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector21~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector21~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~57\, FPGA0|EvSim|DAQ_System|EB|Add1~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector16~0\, FPGA0|EvSim|DAQ_System|EB|Selector16~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[17]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[17]~17\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[17]~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[17]~17_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[17]~17_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][17]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[17]~0\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[17]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[17]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector16~1\, FPGA0|EvSim|DAQ_System|EB|Selector16~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector16~2\, FPGA0|EvSim|DAQ_System|EB|Selector16~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector20~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector20~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[18]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[18]~18\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[18]~18, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[18]~18_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[18]~18_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][18]~DUPLICATE\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[18]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~61\, FPGA0|EvSim|DAQ_System|EB|Add1~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector19~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~65\, FPGA0|EvSim|DAQ_System|EB|Add1~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[19]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[19]~19\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[19]~19, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[19]~19_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[19]~19_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][19]~DUPLICATE\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][19]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[19]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector18~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector18~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector18~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector18~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector18~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector18~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector18~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector18~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a47\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a47, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w15_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w15_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a48, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w16_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w16_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a49\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w17_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w17_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a50, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w18_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w18_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a51\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a51, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w19_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w19_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[20]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[20]~20\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[20]~20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[20]~20_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[20]~20_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][20]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[20]~1\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[20]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[20]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector13~1\, FPGA0|EvSim|DAQ_System|EB|Selector13~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~93\, FPGA0|EvSim|FC|Add1~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[24]\, FPGA0|EvSim|FC|frameCount_temp[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~33\, FPGA0|EvSim|ES_dummy|Add1~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[8]\, FPGA0|EvSim|ES_dummy|higherword1[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[8]\, FPGA0|EvSim|ES_dummy|higherword[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[24]~69\, FPGA0|EvSim|internalData[24]~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[24]~91\, FPGA0|EvSim|internalData[24]~91, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector13~0\, FPGA0|EvSim|DAQ_System|EB|Selector13~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~69\, FPGA0|EvSim|DAQ_System|EB|Add1~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector17~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector17~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector12~0\, FPGA0|EvSim|DAQ_System|EB|Selector12~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~73\, FPGA0|EvSim|DAQ_System|EB|Add1~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[21]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[21]~21\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[21]~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[21]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector12~1\, FPGA0|EvSim|DAQ_System|EB|Selector12~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector16~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector16~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[22]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[22]~22\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[22]~22, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[22]~22_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[22]~22_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[22]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector15~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector15~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector15~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector15~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~77\, FPGA0|EvSim|DAQ_System|EB|Add1~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector15~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector15~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector15~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector15~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector14~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector14~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector14~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector14~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[23]~feeder\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[23]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[23]~23\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[23]~23, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[23]~23_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[23]~23_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[23]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector14~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector14~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~81\, FPGA0|EvSim|DAQ_System|EB|Add1~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector14~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector14~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[24]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[24]~24\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[24]~24, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[24]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector9~1\, FPGA0|EvSim|DAQ_System|EB|Selector9~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[25]\, FPGA0|EvSim|FC|frameCount_temp[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~97\, FPGA0|EvSim|FC|Add1~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[25]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[25]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~37\, FPGA0|EvSim|ES_dummy|Add1~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[9]\, FPGA0|EvSim|ES_dummy|higherword1[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[9]\, FPGA0|EvSim|ES_dummy|higherword[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[25]~70\, FPGA0|EvSim|internalData[25]~70, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[1]~DUPLICATE\, FPGA0|EvSim|ES|counterMachine|value_temp[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[25]~71\, FPGA0|EvSim|internalData[25]~71, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[25]~72\, FPGA0|EvSim|internalData[25]~72, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~101\, FPGA0|EvSim|FC|Add1~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[26]\, FPGA0|EvSim|FC|frameCount_temp[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Add1~41\, FPGA0|EvSim|ES_dummy|Add1~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword1[10]\, FPGA0|EvSim|ES_dummy|higherword1[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|higherword[10]\, FPGA0|EvSim|ES_dummy|higherword[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[26]~73\, FPGA0|EvSim|internalData[26]~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[26]~87\, FPGA0|EvSim|internalData[26]~87, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[27]\, FPGA0|EvSim|FC|frameCount_temp[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~105\, FPGA0|EvSim|FC|Add1~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[27]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[27]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[27]~74\, FPGA0|EvSim|internalData[27]~74, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[27]~75\, FPGA0|EvSim|internalData[27]~75, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~109\, FPGA0|EvSim|FC|Add1~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[28]\, FPGA0|EvSim|FC|frameCount_temp[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[28]~76\, FPGA0|EvSim|internalData[28]~76, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[28]~77\, FPGA0|EvSim|internalData[28]~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~113\, FPGA0|EvSim|FC|Add1~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[29]\, FPGA0|EvSim|FC|frameCount_temp[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[29]~78\, FPGA0|EvSim|internalData[29]~78, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[29]~79\, FPGA0|EvSim|internalData[29]~79, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[30]~DUPLICATE\, FPGA0|EvSim|FC|frameCount_temp[30]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~117\, FPGA0|EvSim|FC|Add1~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[30]\, FPGA0|EvSim|FC|frameCount_temp[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[30]~80\, FPGA0|EvSim|internalData[30]~80, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[30]~81\, FPGA0|EvSim|internalData[30]~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES|counterMachine|value_temp[7]~DUPLICATE\, FPGA0|EvSim|ES|counterMachine|value_temp[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|Add1~121\, FPGA0|EvSim|FC|Add1~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|FC|frameCount_temp[31]\, FPGA0|EvSim|FC|frameCount_temp[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[31]~82\, FPGA0|EvSim|internalData[31]~82, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData[31]~83\, FPGA0|EvSim|internalData[31]~83, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~85\, FPGA0|EvSim|DAQ_System|EB|Add1~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector9~0\, FPGA0|EvSim|DAQ_System|EB|Selector9~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector13~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector13~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a52, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w20_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w20_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a53\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w21_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w21_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a54, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w22_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w22_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a55\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a55, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w23_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w23_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a56, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w24_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w24_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector7~0\, FPGA0|EvSim|DAQ_System|EB|Selector7~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~89\, FPGA0|EvSim|DAQ_System|EB|Add1~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~93\, FPGA0|EvSim|DAQ_System|EB|Add1~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[26]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[26]~26\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[26]~26, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][26]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[26]~2\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[26]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[26]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector7~1\, FPGA0|EvSim|DAQ_System|EB|Selector7~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector11~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector11~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[27]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[27]~27\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[27]~27, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[27]~27_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[27]~27_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[27]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector10~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector10~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector10~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector10~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~97\, FPGA0|EvSim|DAQ_System|EB|Add1~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector10~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector10~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector10~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector10~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[28]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[28]~28\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[28]~28, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[28]~3\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[28]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[28]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector5~1\, FPGA0|EvSim|DAQ_System|EB|Selector5~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector5~0\, FPGA0|EvSim|DAQ_System|EB|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~101\, FPGA0|EvSim|DAQ_System|EB|Add1~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector9~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector9~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector8~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector8~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[29]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[29]~29\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[29]~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[29]~29_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[29]~29_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[29]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector8~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector8~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector8~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector8~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~105\, FPGA0|EvSim|DAQ_System|EB|Add1~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector8~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector8~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a57\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w25_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w25_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a59\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a59, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w27_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w27_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a60, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w28_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w28_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a61\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w29_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w29_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector3~0\, FPGA0|EvSim|DAQ_System|EB|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~109\, FPGA0|EvSim|DAQ_System|EB|Add1~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[30]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[30]~30\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[30]~30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[30]~30_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[30]~30_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[30]~4\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[30]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[30]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector3~1\, FPGA0|EvSim|DAQ_System|EB|Selector3~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector7~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector7~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Add1~113\, FPGA0|EvSim|DAQ_System|EB|Add1~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector6~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector6~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector6~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[31]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[31]~31\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[31]~31, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[31]~31_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[31]~31_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[31]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector6~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector6~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector6~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector6~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a62, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w30_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w30_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a63\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a63, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w31_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w31_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram\, u0|hps_0|fpga_interfaces|f2sdram, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|FIFO_ack~0\, u0|ddr3_manager_0|FIFO_ack~0, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[3]\, u0|ddr3_manager_0|addr_DDR3_int[3], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~9\, u0|ddr3_manager_0|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~2\, u0|ddr3_manager_0|addr_DDR3_int~2, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[4]\, u0|ddr3_manager_0|addr_DDR3_int[4], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~13\, u0|ddr3_manager_0|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~3\, u0|ddr3_manager_0|addr_DDR3_int~3, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[5]\, u0|ddr3_manager_0|addr_DDR3_int[5], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~17\, u0|ddr3_manager_0|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~4\, u0|ddr3_manager_0|addr_DDR3_int~4, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[6]\, u0|ddr3_manager_0|addr_DDR3_int[6], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~21\, u0|ddr3_manager_0|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~5\, u0|ddr3_manager_0|addr_DDR3_int~5, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[7]\, u0|ddr3_manager_0|addr_DDR3_int[7], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~25\, u0|ddr3_manager_0|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~6\, u0|ddr3_manager_0|addr_DDR3_int~6, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[8]\, u0|ddr3_manager_0|addr_DDR3_int[8], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~29\, u0|ddr3_manager_0|Add0~29, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~7\, u0|ddr3_manager_0|addr_DDR3_int~7, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[9]\, u0|ddr3_manager_0|addr_DDR3_int[9], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~33\, u0|ddr3_manager_0|Add0~33, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~8\, u0|ddr3_manager_0|addr_DDR3_int~8, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[10]\, u0|ddr3_manager_0|addr_DDR3_int[10], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~37\, u0|ddr3_manager_0|Add0~37, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~9\, u0|ddr3_manager_0|addr_DDR3_int~9, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[11]\, u0|ddr3_manager_0|addr_DDR3_int[11], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~41\, u0|ddr3_manager_0|Add0~41, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~10\, u0|ddr3_manager_0|addr_DDR3_int~10, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[12]\, u0|ddr3_manager_0|addr_DDR3_int[12], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~45\, u0|ddr3_manager_0|Add0~45, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~11\, u0|ddr3_manager_0|addr_DDR3_int~11, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[13]\, u0|ddr3_manager_0|addr_DDR3_int[13], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~49\, u0|ddr3_manager_0|Add0~49, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~12\, u0|ddr3_manager_0|addr_DDR3_int~12, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[14]\, u0|ddr3_manager_0|addr_DDR3_int[14], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~53\, u0|ddr3_manager_0|Add0~53, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~13\, u0|ddr3_manager_0|addr_DDR3_int~13, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[15]\, u0|ddr3_manager_0|addr_DDR3_int[15], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~57\, u0|ddr3_manager_0|Add0~57, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~14\, u0|ddr3_manager_0|addr_DDR3_int~14, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[16]\, u0|ddr3_manager_0|addr_DDR3_int[16], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~61\, u0|ddr3_manager_0|Add0~61, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~15\, u0|ddr3_manager_0|addr_DDR3_int~15, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[17]\, u0|ddr3_manager_0|addr_DDR3_int[17], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~65\, u0|ddr3_manager_0|Add0~65, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~16\, u0|ddr3_manager_0|addr_DDR3_int~16, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[18]\, u0|ddr3_manager_0|addr_DDR3_int[18], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~69\, u0|ddr3_manager_0|Add0~69, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~17\, u0|ddr3_manager_0|addr_DDR3_int~17, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[19]\, u0|ddr3_manager_0|addr_DDR3_int[19], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~73\, u0|ddr3_manager_0|Add0~73, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~18\, u0|ddr3_manager_0|addr_DDR3_int~18, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[20]\, u0|ddr3_manager_0|addr_DDR3_int[20], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|Add0~77\, u0|ddr3_manager_0|Add0~77, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~19\, u0|ddr3_manager_0|addr_DDR3_int~19, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[21]\, u0|ddr3_manager_0|addr_DDR3_int[21], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~20\, u0|ddr3_manager_0|addr_DDR3_int~20, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[22]\, u0|ddr3_manager_0|addr_DDR3_int[22], DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|LessThan0~0\, u0|ddr3_manager_0|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|LessThan0~1\, u0|ddr3_manager_0|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|LessThan0~3\, u0|ddr3_manager_0|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|LessThan0~2\, u0|ddr3_manager_0|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|LessThan0~4\, u0|ddr3_manager_0|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|LessThan0~5\, u0|ddr3_manager_0|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|LessThan0~6\, u0|ddr3_manager_0|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|LessThan0~7\, u0|ddr3_manager_0|LessThan0~7, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int~0\, u0|ddr3_manager_0|addr_DDR3_int~0, DE10DAQ_TOP, 1
instance = comp, \u0|ddr3_manager_0|addr_DDR3_int[2]\, u0|ddr3_manager_0|addr_DDR3_int[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux62~3\, FPGA0|EvSim|DAQ_System|Registers|Mux62~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[1]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[0]~0\, adc_0|adc_mega_0|ADC_CTRL|reading2[0]~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[1]\, adc_0|adc_mega_0|ADC_CTRL|reading2[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[1]\, adc_0|adc_mega_0|CH2[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux62~1\, FPGA0|EvSim|DAQ_System|Registers|Mux62~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[1]~feeder\, FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[1]\, FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][1]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[1]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading4[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[0]~0\, adc_0|adc_mega_0|ADC_CTRL|reading4[0]~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[1]\, adc_0|adc_mega_0|ADC_CTRL|reading4[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[1]~feeder\, adc_0|adc_mega_0|CH4[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[1]\, adc_0|adc_mega_0|CH4[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[1]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[1]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][1]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux62~2\, FPGA0|EvSim|DAQ_System|Registers|Mux62~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux62~4\, FPGA0|EvSim|DAQ_System|Registers|Mux62~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~3\, FPGA0|EvSim|DAQ_System|Registers|DataOut~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[1]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector39~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector39~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.writeLength\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.writeLength, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector39~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector39~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.footer1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.footer1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux29~1\, FPGA0|EvSim|DAQ_System|Registers|Mux29~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][2]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux29~2\, FPGA0|EvSim|DAQ_System|Registers|Mux29~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][2]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][2]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux29~0\, FPGA0|EvSim|DAQ_System|Registers|Mux29~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][2]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][2]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux29~3\, FPGA0|EvSim|DAQ_System|Registers|Mux29~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux29~4\, FPGA0|EvSim|DAQ_System|Registers|Mux29~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Invalid_Address~0\, FPGA0|EvSim|DAQ_System|Registers|Invalid_Address~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Invalid_Address~1\, FPGA0|EvSim|DAQ_System|Registers|Invalid_Address~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Invalid_Address\, FPGA0|EvSim|DAQ_System|Registers|Invalid_Address, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[2][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[2][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.EndOfRun~DUPLICATE\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.EndOfRun~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Monitor_Registers_Bus[1][2]\, FPGA0|EvSim|DAQ_System|Monitor_Registers_Bus[1][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[2]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux61~1\, FPGA0|EvSim|DAQ_System|Registers|Mux61~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[1]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[2]\, adc_0|adc_mega_0|ADC_CTRL|reading6[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[2]\, adc_0|adc_mega_0|CH6[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[2]\, adc_0|adc_mega_0|ADC_CTRL|reading4[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[2]~feeder\, adc_0|adc_mega_0|CH4[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[2]\, adc_0|adc_mega_0|CH4[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux61~4\, FPGA0|EvSim|DAQ_System|Registers|Mux61~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[2]\, FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[2]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[2]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux61~3\, FPGA0|EvSim|DAQ_System|Registers|Mux61~3, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~2\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[2]\, adc_0|adc_mega_0|ADC_CTRL|reading0[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[2]\, adc_0|adc_mega_0|CH0[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[2]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading2[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[2]\, adc_0|adc_mega_0|ADC_CTRL|reading2[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[2]~feeder\, adc_0|adc_mega_0|CH2[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[2]\, adc_0|adc_mega_0|CH2[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][2]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux61~2\, FPGA0|EvSim|DAQ_System|Registers|Mux61~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux61~5\, FPGA0|EvSim|DAQ_System|Registers|Mux61~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~4\, FPGA0|EvSim|DAQ_System|Registers|DataOut~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[2]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector38~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector38~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector38~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector38~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~9\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][3]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[2]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~3\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~3, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[3]\, adc_0|adc_mega_0|ADC_CTRL|reading0[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[3]\, adc_0|adc_mega_0|CH0[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[3]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading2[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[3]\, adc_0|adc_mega_0|ADC_CTRL|reading2[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[3]\, adc_0|adc_mega_0|CH2[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux60~1\, FPGA0|EvSim|DAQ_System|Registers|Mux60~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|INOut_Both_Active~0\, FPGA0|EvSim|DAQ_System|Registers|INOut_Both_Active~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|INOut_Both_Active\, FPGA0|EvSim|DAQ_System|Registers|INOut_Both_Active, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[2][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[2][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[3]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[3]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux60~0\, FPGA0|EvSim|DAQ_System|Registers|Mux60~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][3]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[3]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading6[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[3]\, adc_0|adc_mega_0|ADC_CTRL|reading6[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[3]~feeder\, adc_0|adc_mega_0|CH6[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[3]\, adc_0|adc_mega_0|CH6[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[3]\, adc_0|adc_mega_0|ADC_CTRL|reading4[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[3]~feeder\, adc_0|adc_mega_0|CH4[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[3]\, adc_0|adc_mega_0|CH4[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux60~3\, FPGA0|EvSim|DAQ_System|Registers|Mux60~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[3]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[3]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[3]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[3]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[3]\, FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][3]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux60~2\, FPGA0|EvSim|DAQ_System|Registers|Mux60~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux60~4\, FPGA0|EvSim|DAQ_System|Registers|Mux60~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux28~3\, FPGA0|EvSim|DAQ_System|Registers|Mux28~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][3]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][3]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][3]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux28~2\, FPGA0|EvSim|DAQ_System|Registers|Mux28~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][3]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][3]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux28~0\, FPGA0|EvSim|DAQ_System|Registers|Mux28~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][3]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][3]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux28~1\, FPGA0|EvSim|DAQ_System|Registers|Mux28~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux28~4\, FPGA0|EvSim|DAQ_System|Registers|Mux28~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~5\, FPGA0|EvSim|DAQ_System|Registers|DataOut~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[3]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector37~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector37~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector37~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector37~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][4]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux27~3\, FPGA0|EvSim|DAQ_System|Registers|Mux27~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][4]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux27~2\, FPGA0|EvSim|DAQ_System|Registers|Mux27~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux27~0\, FPGA0|EvSim|DAQ_System|Registers|Mux27~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux27~1\, FPGA0|EvSim|DAQ_System|Registers|Mux27~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux27~4\, FPGA0|EvSim|DAQ_System|Registers|Mux27~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[3]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[4]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading4[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[4]\, adc_0|adc_mega_0|ADC_CTRL|reading4[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[4]\, adc_0|adc_mega_0|CH4[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][4]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[4]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading6[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[4]\, adc_0|adc_mega_0|ADC_CTRL|reading6[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[4]\, adc_0|adc_mega_0|CH6[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux59~2\, FPGA0|EvSim|DAQ_System|Registers|Mux59~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[4]\, FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[4]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[4]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][4]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[4]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux59~1\, FPGA0|EvSim|DAQ_System|Registers|Mux59~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][4]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~4\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[4]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading0[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[4]\, adc_0|adc_mega_0|ADC_CTRL|reading0[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[4]\, adc_0|adc_mega_0|CH0[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][4]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[4]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading2[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[4]\, adc_0|adc_mega_0|ADC_CTRL|reading2[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[4]\, adc_0|adc_mega_0|CH2[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux59~0\, FPGA0|EvSim|DAQ_System|Registers|Mux59~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[4]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[4]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][4]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux59~3\, FPGA0|EvSim|DAQ_System|Registers|Mux59~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~6\, FPGA0|EvSim|DAQ_System|Registers|DataOut~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[4]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector36~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector36~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~13\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector36~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector36~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~17\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.header1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.header1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.header2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.header2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|WideOr15~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|WideOr15~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][5]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux26~1\, FPGA0|EvSim|DAQ_System|Registers|Mux26~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux26~3\, FPGA0|EvSim|DAQ_System|Registers|Mux26~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][5]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][5]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux26~2\, FPGA0|EvSim|DAQ_System|Registers|Mux26~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][5]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][5]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux26~0\, FPGA0|EvSim|DAQ_System|Registers|Mux26~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux26~4\, FPGA0|EvSim|DAQ_System|Registers|Mux26~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[4]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~5\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~5, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[5]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading0[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[5]\, adc_0|adc_mega_0|ADC_CTRL|reading0[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[5]\, adc_0|adc_mega_0|CH0[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[5]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading2[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[5]\, adc_0|adc_mega_0|ADC_CTRL|reading2[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[5]\, adc_0|adc_mega_0|CH2[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][5]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux58~0\, FPGA0|EvSim|DAQ_System|Registers|Mux58~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[5]~feeder\, FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[5]\, FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[5]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[5]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux58~1\, FPGA0|EvSim|DAQ_System|Registers|Mux58~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[5]\, adc_0|adc_mega_0|ADC_CTRL|reading4[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[5]~feeder\, adc_0|adc_mega_0|CH4[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[5]\, adc_0|adc_mega_0|CH4[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[5]\, adc_0|adc_mega_0|ADC_CTRL|reading6[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[5]\, adc_0|adc_mega_0|CH6[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][5]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux58~2\, FPGA0|EvSim|DAQ_System|Registers|Mux58~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[5]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[5]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][5]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux58~3\, FPGA0|EvSim|DAQ_System|Registers|Mux58~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~7\, FPGA0|EvSim|DAQ_System|Registers|DataOut~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[5]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector35~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector35~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector35~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector35~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~21\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[6]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[6]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][6]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[6]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[6]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux57~1\, FPGA0|EvSim|DAQ_System|Registers|Mux57~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][6]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[5]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[6]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading6[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[6]\, adc_0|adc_mega_0|ADC_CTRL|reading6[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[6]\, adc_0|adc_mega_0|CH6[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[6]\, adc_0|adc_mega_0|ADC_CTRL|reading4[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[6]\, adc_0|adc_mega_0|CH4[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux57~2\, FPGA0|EvSim|DAQ_System|Registers|Mux57~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~6\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~6, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[6]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading0[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[6]\, adc_0|adc_mega_0|ADC_CTRL|reading0[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[6]\, adc_0|adc_mega_0|CH0[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[6]\, adc_0|adc_mega_0|ADC_CTRL|reading2[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[6]\, adc_0|adc_mega_0|CH2[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux57~0\, FPGA0|EvSim|DAQ_System|Registers|Mux57~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[6]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[6]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][6]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux57~3\, FPGA0|EvSim|DAQ_System|Registers|Mux57~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux25~3\, FPGA0|EvSim|DAQ_System|Registers|Mux25~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][6]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][6]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux25~2\, FPGA0|EvSim|DAQ_System|Registers|Mux25~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][6]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux25~1\, FPGA0|EvSim|DAQ_System|Registers|Mux25~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][6]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][6]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux25~0\, FPGA0|EvSim|DAQ_System|Registers|Mux25~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux25~4\, FPGA0|EvSim|DAQ_System|Registers|Mux25~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~8\, FPGA0|EvSim|DAQ_System|Registers|DataOut~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[6]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector34~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector34~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector34~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector34~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[6]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~7\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~7, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[7]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading0[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[7]\, adc_0|adc_mega_0|ADC_CTRL|reading0[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[7]~feeder\, adc_0|adc_mega_0|CH0[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[7]\, adc_0|adc_mega_0|CH0[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[7]\, adc_0|adc_mega_0|ADC_CTRL|reading2[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[7]\, adc_0|adc_mega_0|CH2[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux56~0\, FPGA0|EvSim|DAQ_System|Registers|Mux56~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[7]\, adc_0|adc_mega_0|ADC_CTRL|reading4[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[7]~feeder\, adc_0|adc_mega_0|CH4[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[7]\, adc_0|adc_mega_0|CH4[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[7]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading6[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[7]\, adc_0|adc_mega_0|ADC_CTRL|reading6[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[7]~feeder\, adc_0|adc_mega_0|CH6[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[7]\, adc_0|adc_mega_0|CH6[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux56~2\, FPGA0|EvSim|DAQ_System|Registers|Mux56~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[7]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[7]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[7]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[7]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux56~1\, FPGA0|EvSim|DAQ_System|Registers|Mux56~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[7]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][7]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux56~3\, FPGA0|EvSim|DAQ_System|Registers|Mux56~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][7]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][7]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux24~3\, FPGA0|EvSim|DAQ_System|Registers|Mux24~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux24~1\, FPGA0|EvSim|DAQ_System|Registers|Mux24~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux24~0\, FPGA0|EvSim|DAQ_System|Registers|Mux24~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][7]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][7]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux24~2\, FPGA0|EvSim|DAQ_System|Registers|Mux24~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux24~4\, FPGA0|EvSim|DAQ_System|Registers|Mux24~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~9\, FPGA0|EvSim|DAQ_System|Registers|DataOut~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[7]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector33~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector33~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[7]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~25\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector33~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector33~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[8]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[8]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[8]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[8]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[8]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux55~1\, FPGA0|EvSim|DAQ_System|Registers|Mux55~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[7]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~8\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~8, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[8]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading0[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[8]\, adc_0|adc_mega_0|ADC_CTRL|reading0[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[8]\, adc_0|adc_mega_0|CH0[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[8]\, adc_0|adc_mega_0|ADC_CTRL|reading2[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[8]\, adc_0|adc_mega_0|CH2[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux55~0\, FPGA0|EvSim|DAQ_System|Registers|Mux55~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[8]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading6[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[8]\, adc_0|adc_mega_0|ADC_CTRL|reading6[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[8]\, adc_0|adc_mega_0|CH6[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[8]\, adc_0|adc_mega_0|ADC_CTRL|reading4[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[8]\, adc_0|adc_mega_0|CH4[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux55~2\, FPGA0|EvSim|DAQ_System|Registers|Mux55~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[8]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][8]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux55~3\, FPGA0|EvSim|DAQ_System|Registers|Mux55~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux23~3\, FPGA0|EvSim|DAQ_System|Registers|Mux23~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux23~0\, FPGA0|EvSim|DAQ_System|Registers|Mux23~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux23~2\, FPGA0|EvSim|DAQ_System|Registers|Mux23~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux23~1\, FPGA0|EvSim|DAQ_System|Registers|Mux23~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux23~4\, FPGA0|EvSim|DAQ_System|Registers|Mux23~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~10\, FPGA0|EvSim|DAQ_System|Registers|DataOut~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[8]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector32~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[9]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[9]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux54~0\, FPGA0|EvSim|DAQ_System|Registers|Mux54~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[8]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[9]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading4[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[9]\, adc_0|adc_mega_0|ADC_CTRL|reading4[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[9]\, adc_0|adc_mega_0|CH4[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[9]\, adc_0|adc_mega_0|ADC_CTRL|reading6[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[9]~feeder\, adc_0|adc_mega_0|CH6[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[9]\, adc_0|adc_mega_0|CH6[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux54~3\, FPGA0|EvSim|DAQ_System|Registers|Mux54~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|_~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|full_dff\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|full_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][31]~DUPLICATE\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][31]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~9\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~9, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[9]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading0[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[9]\, adc_0|adc_mega_0|ADC_CTRL|reading0[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[9]\, adc_0|adc_mega_0|CH0[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[9]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading2[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[9]\, adc_0|adc_mega_0|ADC_CTRL|reading2[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[9]\, adc_0|adc_mega_0|CH2[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux54~1\, FPGA0|EvSim|DAQ_System|Registers|Mux54~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[9]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[9]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[9]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][9]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux54~2\, FPGA0|EvSim|DAQ_System|Registers|Mux54~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux54~4\, FPGA0|EvSim|DAQ_System|Registers|Mux54~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][9]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][9]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux22~0\, FPGA0|EvSim|DAQ_System|Registers|Mux22~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][9]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][9]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux22~1\, FPGA0|EvSim|DAQ_System|Registers|Mux22~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux22~3\, FPGA0|EvSim|DAQ_System|Registers|Mux22~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][9]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][9]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][9]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux22~2\, FPGA0|EvSim|DAQ_System|Registers|Mux22~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux22~4\, FPGA0|EvSim|DAQ_System|Registers|Mux22~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~11\, FPGA0|EvSim|DAQ_System|Registers|DataOut~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[9]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector31~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector31~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[10]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[10]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[10]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[10]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux53~1\, FPGA0|EvSim|DAQ_System|Registers|Mux53~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[9]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~10\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg~10, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[10]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading0[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[10]\, adc_0|adc_mega_0|ADC_CTRL|reading0[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[10]~feeder\, adc_0|adc_mega_0|CH0[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[10]\, adc_0|adc_mega_0|CH0[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][10]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][10]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[10]\, adc_0|adc_mega_0|ADC_CTRL|reading2[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[10]\, adc_0|adc_mega_0|CH2[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux53~0\, FPGA0|EvSim|DAQ_System|Registers|Mux53~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[10]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading4[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[10]\, adc_0|adc_mega_0|ADC_CTRL|reading4[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[10]\, adc_0|adc_mega_0|CH4[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[10]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading6[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[10]\, adc_0|adc_mega_0|ADC_CTRL|reading6[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[10]\, adc_0|adc_mega_0|CH6[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux53~2\, FPGA0|EvSim|DAQ_System|Registers|Mux53~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[10]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[10]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][10]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux53~3\, FPGA0|EvSim|DAQ_System|Registers|Mux53~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux21~0\, FPGA0|EvSim|DAQ_System|Registers|Mux21~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux21~3\, FPGA0|EvSim|DAQ_System|Registers|Mux21~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][10]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][10]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux21~1\, FPGA0|EvSim|DAQ_System|Registers|Mux21~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][10]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux21~2\, FPGA0|EvSim|DAQ_System|Registers|Mux21~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux21~4\, FPGA0|EvSim|DAQ_System|Registers|Mux21~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~12\, FPGA0|EvSim|DAQ_System|Registers|DataOut~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[10]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[10]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector30~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector30~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][11]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][11]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux20~2\, FPGA0|EvSim|DAQ_System|Registers|Mux20~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux20~3\, FPGA0|EvSim|DAQ_System|Registers|Mux20~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][11]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][11]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux20~0\, FPGA0|EvSim|DAQ_System|Registers|Mux20~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][11]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][11]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux20~1\, FPGA0|EvSim|DAQ_System|Registers|Mux20~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux20~4\, FPGA0|EvSim|DAQ_System|Registers|Mux20~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[10]\, adc_0|adc_mega_0|ADC_CTRL|dout_shift_reg[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[11]\, adc_0|adc_mega_0|ADC_CTRL|reading6[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[11]\, adc_0|adc_mega_0|CH6[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[11]\, adc_0|adc_mega_0|ADC_CTRL|reading4[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[11]~feeder\, adc_0|adc_mega_0|CH4[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[11]\, adc_0|adc_mega_0|CH4[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux52~2\, FPGA0|EvSim|DAQ_System|Registers|Mux52~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|full_dff\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|full_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][31]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][31], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[11]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading2[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[11]\, adc_0|adc_mega_0|ADC_CTRL|reading2[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[11]\, adc_0|adc_mega_0|CH2[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0~2\, adc_0|adc_mega_0|ADC_CTRL|reading0~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[11]\, adc_0|adc_mega_0|ADC_CTRL|reading0[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[11]~feeder\, adc_0|adc_mega_0|CH0[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[11]\, adc_0|adc_mega_0|CH0[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][11]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux52~0\, FPGA0|EvSim|DAQ_System|Registers|Mux52~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[11]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[11]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[11]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[11]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][31]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux52~1\, FPGA0|EvSim|DAQ_System|Registers|Mux52~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[11]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[11]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][11]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux52~3\, FPGA0|EvSim|DAQ_System|Registers|Mux52~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~13\, FPGA0|EvSim|DAQ_System|Registers|DataOut~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[11]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[11]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector29~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector29~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux19~2\, FPGA0|EvSim|DAQ_System|Registers|Mux19~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux19~3\, FPGA0|EvSim|DAQ_System|Registers|Mux19~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux19~1\, FPGA0|EvSim|DAQ_System|Registers|Mux19~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][12]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux19~0\, FPGA0|EvSim|DAQ_System|Registers|Mux19~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux19~4\, FPGA0|EvSim|DAQ_System|Registers|Mux19~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[0]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading5[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[0]~0\, adc_0|adc_mega_0|ADC_CTRL|reading5[0]~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[0]\, adc_0|adc_mega_0|ADC_CTRL|reading5[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[0]\, adc_0|adc_mega_0|CH5[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][12]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][12], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[0]~0\, adc_0|adc_mega_0|ADC_CTRL|reading7[0]~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[0]\, adc_0|adc_mega_0|ADC_CTRL|reading7[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[0]\, adc_0|adc_mega_0|CH7[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux51~2\, FPGA0|EvSim|DAQ_System|Registers|Mux51~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[0]~0\, adc_0|adc_mega_0|ADC_CTRL|reading3[0]~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[0]\, adc_0|adc_mega_0|ADC_CTRL|reading3[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[0]\, adc_0|adc_mega_0|CH3[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][12], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[4]~0\, adc_0|adc_mega_0|ADC_CTRL|reading1[4]~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[0]\, adc_0|adc_mega_0|ADC_CTRL|reading1[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[0]\, adc_0|adc_mega_0|CH1[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux51~0\, FPGA0|EvSim|DAQ_System|Registers|Mux51~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[12]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[12]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[12]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux51~1\, FPGA0|EvSim|DAQ_System|Registers|Mux51~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[12]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[12]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[12]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][12]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux51~3\, FPGA0|EvSim|DAQ_System|Registers|Mux51~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~14\, FPGA0|EvSim|DAQ_System|Registers|DataOut~14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[12]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[12]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector28~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector28~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|WideOr15~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|WideOr15~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[13]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux18~0\, FPGA0|EvSim|DAQ_System|Registers|Mux18~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux18~3\, FPGA0|EvSim|DAQ_System|Registers|Mux18~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux18~2\, FPGA0|EvSim|DAQ_System|Registers|Mux18~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][13]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux18~1\, FPGA0|EvSim|DAQ_System|Registers|Mux18~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux18~4\, FPGA0|EvSim|DAQ_System|Registers|Mux18~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[1]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading1[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[1]\, adc_0|adc_mega_0|ADC_CTRL|reading1[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[1]\, adc_0|adc_mega_0|CH1[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][13], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[1]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading3[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[1]\, adc_0|adc_mega_0|ADC_CTRL|reading3[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[1]\, adc_0|adc_mega_0|CH3[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux50~0\, FPGA0|EvSim|DAQ_System|Registers|Mux50~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[13]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[19]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[13]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][13]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux50~1\, FPGA0|EvSim|DAQ_System|Registers|Mux50~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][13], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[1]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading5[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[1]\, adc_0|adc_mega_0|ADC_CTRL|reading5[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[1]\, adc_0|adc_mega_0|CH5[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][13], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[1]\, adc_0|adc_mega_0|ADC_CTRL|reading7[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[1]\, adc_0|adc_mega_0|CH7[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux50~2\, FPGA0|EvSim|DAQ_System|Registers|Mux50~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[13]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][13]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux50~3\, FPGA0|EvSim|DAQ_System|Registers|Mux50~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~15\, FPGA0|EvSim|DAQ_System|Registers|DataOut~15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[13]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector27~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector27~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux17~3\, FPGA0|EvSim|DAQ_System|Registers|Mux17~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux17~0\, FPGA0|EvSim|DAQ_System|Registers|Mux17~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux17~1\, FPGA0|EvSim|DAQ_System|Registers|Mux17~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][14]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux17~2\, FPGA0|EvSim|DAQ_System|Registers|Mux17~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux17~4\, FPGA0|EvSim|DAQ_System|Registers|Mux17~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[2]\, adc_0|adc_mega_0|ADC_CTRL|reading1[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[2]\, adc_0|adc_mega_0|CH1[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][14]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][14]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][14], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[2]\, adc_0|adc_mega_0|ADC_CTRL|reading3[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[2]\, adc_0|adc_mega_0|CH3[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux49~0\, FPGA0|EvSim|DAQ_System|Registers|Mux49~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[2]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading5[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[2]\, adc_0|adc_mega_0|ADC_CTRL|reading5[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[2]\, adc_0|adc_mega_0|CH5[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][14]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][14]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][14], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[2]\, adc_0|adc_mega_0|ADC_CTRL|reading7[2], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[2]\, adc_0|adc_mega_0|CH7[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux49~2\, FPGA0|EvSim|DAQ_System|Registers|Mux49~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[14]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[14]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[14]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][14]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][14]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[14]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux49~1\, FPGA0|EvSim|DAQ_System|Registers|Mux49~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[14]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|MainTriggerCounter|counts[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[14]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][14]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux49~3\, FPGA0|EvSim|DAQ_System|Registers|Mux49~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~16\, FPGA0|EvSim|DAQ_System|Registers|DataOut~16, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[14]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[14]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector26~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector26~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][15]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux16~3\, FPGA0|EvSim|DAQ_System|Registers|Mux16~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][15]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux16~0\, FPGA0|EvSim|DAQ_System|Registers|Mux16~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][15]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][15]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux16~2\, FPGA0|EvSim|DAQ_System|Registers|Mux16~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][15]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][15]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][15]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux16~1\, FPGA0|EvSim|DAQ_System|Registers|Mux16~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux16~4\, FPGA0|EvSim|DAQ_System|Registers|Mux16~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[3]\, adc_0|adc_mega_0|ADC_CTRL|reading1[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[3]\, adc_0|adc_mega_0|CH1[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][15], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[3]\, adc_0|adc_mega_0|ADC_CTRL|reading3[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[3]\, adc_0|adc_mega_0|CH3[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux48~0\, FPGA0|EvSim|DAQ_System|Registers|Mux48~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[15]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[15]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[15]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux48~1\, FPGA0|EvSim|DAQ_System|Registers|Mux48~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][15], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[3]\, adc_0|adc_mega_0|ADC_CTRL|reading5[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[3]\, adc_0|adc_mega_0|CH5[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][15], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[3]\, adc_0|adc_mega_0|ADC_CTRL|reading7[3], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[3]\, adc_0|adc_mega_0|CH7[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][15]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux48~2\, FPGA0|EvSim|DAQ_System|Registers|Mux48~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[15]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][15]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux48~3\, FPGA0|EvSim|DAQ_System|Registers|Mux48~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~17\, FPGA0|EvSim|DAQ_System|Registers|DataOut~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[15]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[15]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector12~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector12~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector25~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector25~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][16]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux15~0\, FPGA0|EvSim|DAQ_System|Registers|Mux15~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][16]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux15~2\, FPGA0|EvSim|DAQ_System|Registers|Mux15~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][16]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux15~1\, FPGA0|EvSim|DAQ_System|Registers|Mux15~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][16]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][16]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux15~3\, FPGA0|EvSim|DAQ_System|Registers|Mux15~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux15~4\, FPGA0|EvSim|DAQ_System|Registers|Mux15~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][16]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][16], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[4]\, adc_0|adc_mega_0|ADC_CTRL|reading3[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[4]\, adc_0|adc_mega_0|CH3[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][16], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[4]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading1[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[4]\, adc_0|adc_mega_0|ADC_CTRL|reading1[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[4]\, adc_0|adc_mega_0|CH1[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux47~0\, FPGA0|EvSim|DAQ_System|Registers|Mux47~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[16]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[16]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[22]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[22]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[16]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[16]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux47~1\, FPGA0|EvSim|DAQ_System|Registers|Mux47~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[4]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading7[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[4]\, adc_0|adc_mega_0|ADC_CTRL|reading7[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[4]~feeder\, adc_0|adc_mega_0|CH7[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[4]\, adc_0|adc_mega_0|CH7[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][16], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[4]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading5[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[4]\, adc_0|adc_mega_0|ADC_CTRL|reading5[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[4]\, adc_0|adc_mega_0|CH5[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux47~2\, FPGA0|EvSim|DAQ_System|Registers|Mux47~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[16]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[16]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[16]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][16]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux47~3\, FPGA0|EvSim|DAQ_System|Registers|Mux47~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~18\, FPGA0|EvSim|DAQ_System|Registers|DataOut~18, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[16]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[16]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector24~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector24~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][17]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux14~0\, FPGA0|EvSim|DAQ_System|Registers|Mux14~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][17]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux14~2\, FPGA0|EvSim|DAQ_System|Registers|Mux14~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][17]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux14~1\, FPGA0|EvSim|DAQ_System|Registers|Mux14~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][17]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux14~3\, FPGA0|EvSim|DAQ_System|Registers|Mux14~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux14~4\, FPGA0|EvSim|DAQ_System|Registers|Mux14~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][17], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[5]\, adc_0|adc_mega_0|ADC_CTRL|reading7[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[5]\, adc_0|adc_mega_0|CH7[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][17]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][17], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[5]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading5[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[5]\, adc_0|adc_mega_0|ADC_CTRL|reading5[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[5]\, adc_0|adc_mega_0|CH5[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux46~2\, FPGA0|EvSim|DAQ_System|Registers|Mux46~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[17]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[17]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[17]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[17]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux46~1\, FPGA0|EvSim|DAQ_System|Registers|Mux46~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[5]\, adc_0|adc_mega_0|ADC_CTRL|reading1[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[5]\, adc_0|adc_mega_0|CH1[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][17]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][17]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][17], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[5]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading3[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[5]\, adc_0|adc_mega_0|ADC_CTRL|reading3[5], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[5]\, adc_0|adc_mega_0|CH3[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux46~0\, FPGA0|EvSim|DAQ_System|Registers|Mux46~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[17]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][17]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux46~3\, FPGA0|EvSim|DAQ_System|Registers|Mux46~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~19\, FPGA0|EvSim|DAQ_System|Registers|DataOut~19, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[17]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[17]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector23~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector23~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[18]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux13~0\, FPGA0|EvSim|DAQ_System|Registers|Mux13~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux13~2\, FPGA0|EvSim|DAQ_System|Registers|Mux13~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux13~3\, FPGA0|EvSim|DAQ_System|Registers|Mux13~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][18]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux13~1\, FPGA0|EvSim|DAQ_System|Registers|Mux13~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux13~4\, FPGA0|EvSim|DAQ_System|Registers|Mux13~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[6]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading7[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[6]\, adc_0|adc_mega_0|ADC_CTRL|reading7[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[6]\, adc_0|adc_mega_0|CH7[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][18], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[6]\, adc_0|adc_mega_0|ADC_CTRL|reading5[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[6]\, adc_0|adc_mega_0|CH5[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux45~2\, FPGA0|EvSim|DAQ_System|Registers|Mux45~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[18]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[18]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[18]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][18]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][18]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[18]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux45~1\, FPGA0|EvSim|DAQ_System|Registers|Mux45~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[6]\, adc_0|adc_mega_0|ADC_CTRL|reading1[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[6]~feeder\, adc_0|adc_mega_0|CH1[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[6]\, adc_0|adc_mega_0|CH1[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][18]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][18]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][18], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[6]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading3[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[6]\, adc_0|adc_mega_0|ADC_CTRL|reading3[6], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[6]\, adc_0|adc_mega_0|CH3[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux45~0\, FPGA0|EvSim|DAQ_System|Registers|Mux45~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[18]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[18]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[18]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][18]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux45~3\, FPGA0|EvSim|DAQ_System|Registers|Mux45~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~20\, FPGA0|EvSim|DAQ_System|Registers|DataOut~20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[18]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector22~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector22~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux12~1\, FPGA0|EvSim|DAQ_System|Registers|Mux12~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux12~2\, FPGA0|EvSim|DAQ_System|Registers|Mux12~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux12~0\, FPGA0|EvSim|DAQ_System|Registers|Mux12~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][19]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux12~3\, FPGA0|EvSim|DAQ_System|Registers|Mux12~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux12~4\, FPGA0|EvSim|DAQ_System|Registers|Mux12~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[7]\, adc_0|adc_mega_0|ADC_CTRL|reading7[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[7]\, adc_0|adc_mega_0|CH7[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][19]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][19], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[7]\, adc_0|adc_mega_0|ADC_CTRL|reading5[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[7]\, adc_0|adc_mega_0|CH5[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux44~2\, FPGA0|EvSim|DAQ_System|Registers|Mux44~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[19]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[19]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[19]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux44~1\, FPGA0|EvSim|DAQ_System|Registers|Mux44~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[7]\, adc_0|adc_mega_0|ADC_CTRL|reading1[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[7]\, adc_0|adc_mega_0|CH1[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][19], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[7]\, adc_0|adc_mega_0|ADC_CTRL|reading3[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[7]\, adc_0|adc_mega_0|CH3[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux44~0\, FPGA0|EvSim|DAQ_System|Registers|Mux44~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[19]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][19]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux44~3\, FPGA0|EvSim|DAQ_System|Registers|Mux44~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~21\, FPGA0|EvSim|DAQ_System|Registers|DataOut~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[19]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[19]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector21~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector21~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][20]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux11~0\, FPGA0|EvSim|DAQ_System|Registers|Mux11~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux11~2\, FPGA0|EvSim|DAQ_System|Registers|Mux11~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][20]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux11~1\, FPGA0|EvSim|DAQ_System|Registers|Mux11~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][20]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][20]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux11~3\, FPGA0|EvSim|DAQ_System|Registers|Mux11~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux11~4\, FPGA0|EvSim|DAQ_System|Registers|Mux11~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[20]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux43~0\, FPGA0|EvSim|DAQ_System|Registers|Mux43~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[8]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading7[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[8]\, adc_0|adc_mega_0|ADC_CTRL|reading7[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[8]\, adc_0|adc_mega_0|CH7[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][20]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][20], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[8]\, adc_0|adc_mega_0|ADC_CTRL|reading5[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[8]~feeder\, adc_0|adc_mega_0|CH5[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[8]\, adc_0|adc_mega_0|CH5[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux43~3\, FPGA0|EvSim|DAQ_System|Registers|Mux43~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[20]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[20]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][20]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[20]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[20]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[20]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][28]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux43~2\, FPGA0|EvSim|DAQ_System|Registers|Mux43~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][20], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[8]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading3[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[8]\, adc_0|adc_mega_0|ADC_CTRL|reading3[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[8]~feeder\, adc_0|adc_mega_0|CH3[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[8]\, adc_0|adc_mega_0|CH3[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][20], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[8]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading1[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[8]\, adc_0|adc_mega_0|ADC_CTRL|reading1[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[8]\, adc_0|adc_mega_0|CH1[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][20]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux43~1\, FPGA0|EvSim|DAQ_System|Registers|Mux43~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux43~4\, FPGA0|EvSim|DAQ_System|Registers|Mux43~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~22\, FPGA0|EvSim|DAQ_System|Registers|DataOut~22, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[20]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[20]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector20~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector20~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[21]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][21]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux10~1\, FPGA0|EvSim|DAQ_System|Registers|Mux10~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux10~3\, FPGA0|EvSim|DAQ_System|Registers|Mux10~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][21]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][21]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][21]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux10~2\, FPGA0|EvSim|DAQ_System|Registers|Mux10~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][21]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][21]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux10~0\, FPGA0|EvSim|DAQ_System|Registers|Mux10~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux10~4\, FPGA0|EvSim|DAQ_System|Registers|Mux10~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[9]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading1[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[9]\, adc_0|adc_mega_0|ADC_CTRL|reading1[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[9]\, adc_0|adc_mega_0|CH1[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][21]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][21]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][21], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[9]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading3[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[9]\, adc_0|adc_mega_0|ADC_CTRL|reading3[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[9]\, adc_0|adc_mega_0|CH3[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux42~0\, FPGA0|EvSim|DAQ_System|Registers|Mux42~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[21]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[21]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[21]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux42~1\, FPGA0|EvSim|DAQ_System|Registers|Mux42~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][21]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][21]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][21], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[9]\, adc_0|adc_mega_0|ADC_CTRL|reading5[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[9]\, adc_0|adc_mega_0|CH5[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][21], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[9]\, adc_0|adc_mega_0|ADC_CTRL|reading7[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[9]~feeder\, adc_0|adc_mega_0|CH7[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[9]\, adc_0|adc_mega_0|CH7[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux42~2\, FPGA0|EvSim|DAQ_System|Registers|Mux42~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[21]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][21]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux42~3\, FPGA0|EvSim|DAQ_System|Registers|Mux42~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~23\, FPGA0|EvSim|DAQ_System|Registers|DataOut~23, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[21]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector19~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector19~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[22]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[22]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[22]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux41~1\, FPGA0|EvSim|DAQ_System|Registers|Mux41~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][22]~1\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][22]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][22], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[10]\, adc_0|adc_mega_0|ADC_CTRL|reading5[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[10]~feeder\, adc_0|adc_mega_0|CH5[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[10]\, adc_0|adc_mega_0|CH5[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][22], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[10]\, adc_0|adc_mega_0|ADC_CTRL|reading7[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[10]\, adc_0|adc_mega_0|CH7[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux41~2\, FPGA0|EvSim|DAQ_System|Registers|Mux41~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[10]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading1[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[10]\, adc_0|adc_mega_0|ADC_CTRL|reading1[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[10]\, adc_0|adc_mega_0|CH1[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][22], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[10]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading3[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[10]\, adc_0|adc_mega_0|ADC_CTRL|reading3[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[10]\, adc_0|adc_mega_0|CH3[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][22]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux41~0\, FPGA0|EvSim|DAQ_System|Registers|Mux41~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[22]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][22]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux41~3\, FPGA0|EvSim|DAQ_System|Registers|Mux41~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][22]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux9~1\, FPGA0|EvSim|DAQ_System|Registers|Mux9~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][22]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux9~2\, FPGA0|EvSim|DAQ_System|Registers|Mux9~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][22]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][22]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux9~3\, FPGA0|EvSim|DAQ_System|Registers|Mux9~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][22]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][22]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux9~0\, FPGA0|EvSim|DAQ_System|Registers|Mux9~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux9~4\, FPGA0|EvSim|DAQ_System|Registers|Mux9~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~24\, FPGA0|EvSim|DAQ_System|Registers|DataOut~24, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[22]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[22]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector18~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector18~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[23]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[23]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[23]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux40~1\, FPGA0|EvSim|DAQ_System|Registers|Mux40~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][23], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[11]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading1[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading1[11]\, adc_0|adc_mega_0|ADC_CTRL|reading1[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH1[11]\, adc_0|adc_mega_0|CH1[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][23], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[11]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading3[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading3[11]\, adc_0|adc_mega_0|ADC_CTRL|reading3[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH3[11]\, adc_0|adc_mega_0|CH3[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux40~0\, FPGA0|EvSim|DAQ_System|Registers|Mux40~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[11]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading7[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading7[11]\, adc_0|adc_mega_0|ADC_CTRL|reading7[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[11]~feeder\, adc_0|adc_mega_0|CH7[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH7[11]\, adc_0|adc_mega_0|CH7[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][23]~2\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][23]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][23], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[11]~feeder\, adc_0|adc_mega_0|ADC_CTRL|reading5[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading5[11]\, adc_0|adc_mega_0|ADC_CTRL|reading5[11], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[11]~feeder\, adc_0|adc_mega_0|CH5[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH5[11]\, adc_0|adc_mega_0|CH5[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux40~2\, FPGA0|EvSim|DAQ_System|Registers|Mux40~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[23]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[23]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][23]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux40~3\, FPGA0|EvSim|DAQ_System|Registers|Mux40~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][23]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][23]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux8~3\, FPGA0|EvSim|DAQ_System|Registers|Mux8~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][23]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][23]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][23]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux8~0\, FPGA0|EvSim|DAQ_System|Registers|Mux8~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux8~2\, FPGA0|EvSim|DAQ_System|Registers|Mux8~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][23]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][23]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][23]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][23]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux8~1\, FPGA0|EvSim|DAQ_System|Registers|Mux8~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux8~4\, FPGA0|EvSim|DAQ_System|Registers|Mux8~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~25\, FPGA0|EvSim|DAQ_System|Registers|DataOut~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[23]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector17~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector17~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[24]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][24]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux39~1\, FPGA0|EvSim|DAQ_System|Registers|Mux39~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[24]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[24]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][24]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[24]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][24]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux39~2\, FPGA0|EvSim|DAQ_System|Registers|Mux39~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][24]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][24]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux39~3\, FPGA0|EvSim|DAQ_System|Registers|Mux39~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[24]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][24]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux39~4\, FPGA0|EvSim|DAQ_System|Registers|Mux39~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux7~1\, FPGA0|EvSim|DAQ_System|Registers|Mux7~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux7~3\, FPGA0|EvSim|DAQ_System|Registers|Mux7~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux7~2\, FPGA0|EvSim|DAQ_System|Registers|Mux7~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][24]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][24]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux7~0\, FPGA0|EvSim|DAQ_System|Registers|Mux7~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux7~4\, FPGA0|EvSim|DAQ_System|Registers|Mux7~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~26\, FPGA0|EvSim|DAQ_System|Registers|DataOut~26, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[24]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector16~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector16~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[25]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][25]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[25]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][25]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][25]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux38~0\, FPGA0|EvSim|DAQ_System|Registers|Mux38~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][25]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][25]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux38~3\, FPGA0|EvSim|DAQ_System|Registers|Mux38~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[25]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[25]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][25]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux38~2\, FPGA0|EvSim|DAQ_System|Registers|Mux38~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|full_dff\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|full_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux38~1\, FPGA0|EvSim|DAQ_System|Registers|Mux38~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux38~4\, FPGA0|EvSim|DAQ_System|Registers|Mux38~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[25]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[25]~25\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[25]~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[25]~25_wirecell\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[25]~25_wirecell, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux6~1\, FPGA0|EvSim|DAQ_System|Registers|Mux6~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][25]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][25]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][25]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux6~2\, FPGA0|EvSim|DAQ_System|Registers|Mux6~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][25]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux6~0\, FPGA0|EvSim|DAQ_System|Registers|Mux6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][25]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][25]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][25]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux6~3\, FPGA0|EvSim|DAQ_System|Registers|Mux6~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux6~4\, FPGA0|EvSim|DAQ_System|Registers|Mux6~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~27\, FPGA0|EvSim|DAQ_System|Registers|DataOut~27, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[25]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[25]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector15~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector15~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][26]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][26]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux5~2\, FPGA0|EvSim|DAQ_System|Registers|Mux5~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][26]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux5~1\, FPGA0|EvSim|DAQ_System|Registers|Mux5~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][26]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][26]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux5~3\, FPGA0|EvSim|DAQ_System|Registers|Mux5~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][26]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][26]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][26]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux5~0\, FPGA0|EvSim|DAQ_System|Registers|Mux5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux5~4\, FPGA0|EvSim|DAQ_System|Registers|Mux5~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][26]~3\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][26]~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][26]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux37~1\, FPGA0|EvSim|DAQ_System|Registers|Mux37~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[26]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][26]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][26]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~125\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~125, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[32]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[32], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[26]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][26]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux37~0\, FPGA0|EvSim|DAQ_System|Registers|Mux37~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[26]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[26]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[26]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][26]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux37~2\, FPGA0|EvSim|DAQ_System|Registers|Mux37~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][26]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][26]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux37~3\, FPGA0|EvSim|DAQ_System|Registers|Mux37~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux37~4\, FPGA0|EvSim|DAQ_System|Registers|Mux37~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~28\, FPGA0|EvSim|DAQ_System|Registers|DataOut~28, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[26]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[26]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector14~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector14~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[27]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux4~2\, FPGA0|EvSim|DAQ_System|Registers|Mux4~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][27]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][27]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux4~3\, FPGA0|EvSim|DAQ_System|Registers|Mux4~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][27]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][27]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux4~1\, FPGA0|EvSim|DAQ_System|Registers|Mux4~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][27]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][27]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][27]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][27]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][27]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux4~0\, FPGA0|EvSim|DAQ_System|Registers|Mux4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux4~4\, FPGA0|EvSim|DAQ_System|Registers|Mux4~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[27]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][27]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][27]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux36~3\, FPGA0|EvSim|DAQ_System|Registers|Mux36~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][27]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux36~2\, FPGA0|EvSim|DAQ_System|Registers|Mux36~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][27]~5\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][27]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][27]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~129\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~129, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[33]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[33], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[27]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[27]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[27]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][27]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][27]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux36~1\, FPGA0|EvSim|DAQ_System|Registers|Mux36~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dffe_af~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dffe_af~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dffe_af~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dffe_af~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~0\, FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~4\, FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~2\, FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~1\, FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~3\, FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~5\, FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af\, FPGA0|RegEVF|scfifo_component|auto_generated|dffe_af, DE10DAQ_TOP, 1
instance = comp, \FPGA0|process_2~0\, FPGA0|process_2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|readFromRegister\, FPGA0|readFromRegister, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dffe_af~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dffe_af~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dffe_af\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dffe_af, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][27]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[27]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][27]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux36~0\, FPGA0|EvSim|DAQ_System|Registers|Mux36~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux36~4\, FPGA0|EvSim|DAQ_System|Registers|Mux36~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~29\, FPGA0|EvSim|DAQ_System|Registers|DataOut~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[27]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector13~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector13~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][28]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][28]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][28]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux3~0\, FPGA0|EvSim|DAQ_System|Registers|Mux3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][28]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][28]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux3~3\, FPGA0|EvSim|DAQ_System|Registers|Mux3~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux3~1\, FPGA0|EvSim|DAQ_System|Registers|Mux3~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][28]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][28]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux3~2\, FPGA0|EvSim|DAQ_System|Registers|Mux3~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux3~4\, FPGA0|EvSim|DAQ_System|Registers|Mux3~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[28]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux35~0\, FPGA0|EvSim|DAQ_System|Registers|Mux35~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[28]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[28]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux35~3\, FPGA0|EvSim|DAQ_System|Registers|Mux35~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux35~2\, FPGA0|EvSim|DAQ_System|Registers|Mux35~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~6\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|full_dff\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|full_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~133\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~133, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[34]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[34], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[28]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[28]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][28]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux35~1\, FPGA0|EvSim|DAQ_System|Registers|Mux35~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux35~4\, FPGA0|EvSim|DAQ_System|Registers|Mux35~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~30\, FPGA0|EvSim|DAQ_System|Registers|DataOut~30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[28]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[28]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector12~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector12~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][29]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[29]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][29]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux34~1\, FPGA0|EvSim|DAQ_System|Registers|Mux34~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][29]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][29]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~137\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~137, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[35]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[35], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[29]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][29]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux34~3\, FPGA0|EvSim|DAQ_System|Registers|Mux34~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][29]~6\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][29]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][29]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux34~0\, FPGA0|EvSim|DAQ_System|Registers|Mux34~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][29]~7\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][29]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][29]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[29]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][29]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux34~2\, FPGA0|EvSim|DAQ_System|Registers|Mux34~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux34~4\, FPGA0|EvSim|DAQ_System|Registers|Mux34~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][29]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][29]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux2~1\, FPGA0|EvSim|DAQ_System|Registers|Mux2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][29]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][29]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][29]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][29]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][29]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][29]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux2~0\, FPGA0|EvSim|DAQ_System|Registers|Mux2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux2~2\, FPGA0|EvSim|DAQ_System|Registers|Mux2~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][29]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][29]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][29]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux2~3\, FPGA0|EvSim|DAQ_System|Registers|Mux2~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux2~4\, FPGA0|EvSim|DAQ_System|Registers|Mux2~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~31\, FPGA0|EvSim|DAQ_System|Registers|DataOut~31, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[29]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[29]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector11~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector11~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[30]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][30]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux33~0\, FPGA0|EvSim|DAQ_System|Registers|Mux33~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[30]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][30]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][30]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[14][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux33~1\, FPGA0|EvSim|DAQ_System|Registers|Mux33~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~4\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dffe_af, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][30]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][30]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][30]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[30]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][30]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux33~2\, FPGA0|EvSim|DAQ_System|Registers|Mux33~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~1\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~4\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~0\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~5\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~2\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~3\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~6\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af\, FPGA0|EvSim|DAQ_System|EB|FifoData|scfifo_component|auto_generated|dffe_af, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][30]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~141\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~141, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[36]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[36], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[30]~feeder\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[30]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[30]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][30]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][30]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux33~3\, FPGA0|EvSim|DAQ_System|Registers|Mux33~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux33~4\, FPGA0|EvSim|DAQ_System|Registers|Mux33~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux1~0\, FPGA0|EvSim|DAQ_System|Registers|Mux1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][30]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][30]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux1~1\, FPGA0|EvSim|DAQ_System|Registers|Mux1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][30]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][30]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux1~3\, FPGA0|EvSim|DAQ_System|Registers|Mux1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][30]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][30]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][30]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][30]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][30]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][30]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][30]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux1~2\, FPGA0|EvSim|DAQ_System|Registers|Mux1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux1~4\, FPGA0|EvSim|DAQ_System|Registers|Mux1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~32\, FPGA0|EvSim|DAQ_System|Registers|DataOut~32, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[30]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector10~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector10~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[31]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[31]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[31]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][31]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][31]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~33\, FPGA0|EvSim|DAQ_System|Registers|DataOut~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[31]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[31]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[31]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][31]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~34\, FPGA0|EvSim|DAQ_System|Registers|DataOut~34, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][31]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~145\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|Add0~145, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[37]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|ClockCounter|value_temp[37], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[31]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][31]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~35\, FPGA0|EvSim|DAQ_System|Registers|DataOut~35, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~36\, FPGA0|EvSim|DAQ_System|Registers|DataOut~36, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][31]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][31]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux0~0\, FPGA0|EvSim|DAQ_System|Registers|Mux0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][31]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][31]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[5][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux0~2\, FPGA0|EvSim|DAQ_System|Registers|Mux0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux0~1\, FPGA0|EvSim|DAQ_System|Registers|Mux0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][31]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][31]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][31]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux0~3\, FPGA0|EvSim|DAQ_System|Registers|Mux0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux0~4\, FPGA0|EvSim|DAQ_System|Registers|Mux0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~37\, FPGA0|EvSim|DAQ_System|Registers|DataOut~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[31]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector9~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector9~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add1~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|counterReset_RX\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|counterReset_RX, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~9\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~13\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~17\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add1~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~21\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add1~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_RX|value_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector4~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|low_addressa[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux0~0\, u0|iofifocontrol_0|Mux0~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[31]\, u0|iofifocontrol_0|avs_readdata[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[31]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~31\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[31]~31\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[31]~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src2_valid~0\, u0|mm_interconnect_1|rsp_demux|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|arb|top_priority_reg[0]~1\, u0|mm_interconnect_1|cmd_mux_008|arb|top_priority_reg[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal3~2\, u0|mm_interconnect_1|router_003|Equal3~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal0~1\, u0|mm_interconnect_1|router_003|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal0~2\, u0|mm_interconnect_1|router_003|Equal0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|src_data~1\, u0|mm_interconnect_1|router_003|src_data~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|src_channel~0\, u0|mm_interconnect_1|router_003|src_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[7]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src7_valid~0\, u0|mm_interconnect_1|cmd_demux_003|src7_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src7_valid~1\, u0|mm_interconnect_1|cmd_demux_003|src7_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent|cp_ready~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|update_grant~0\, u0|mm_interconnect_1|cmd_mux_008|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|packet_in_progress~0\, u0|mm_interconnect_1|cmd_mux_008|packet_in_progress~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_008|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|arb|top_priority_reg[0]~0\, u0|mm_interconnect_1|cmd_mux_008|arb|top_priority_reg[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_008|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux_008|arb|top_priority_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|arb|grant[0]~0\, u0|mm_interconnect_1|cmd_mux_008|arb|grant[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux_008|saved_grant[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[39]\, u0|mm_interconnect_1|cmd_mux_008|src_data[39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[38]\, u0|mm_interconnect_1|cmd_mux_008|src_data[38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[40]\, u0|mm_interconnect_1|cmd_mux_008|src_data[40], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Equal7~0\, u0|ilc|Equal7~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Equal2~0\, u0|ilc|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~1\, u0|mm_interconnect_1|cmd_mux_002|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[0]\, u0|mm_bridge_0|wr_reg_writedata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[0]~1\, u0|mm_bridge_0|wr_writedata[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[0]\, u0|mm_bridge_0|cmd_writedata[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[0]\, u0|fpga_only_master|transacto|p2m|writedata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[0]\, u0|mm_interconnect_1|cmd_mux_008|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|saved_grant[0]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux_008|saved_grant[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent|m0_write~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent|m0_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Equal3~0\, u0|ilc|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|global_enable_comb~0\, u0|ilc|global_enable_comb~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|global_enable_reg\, u0|ilc|global_enable_reg, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[1]\, u0|fpga_only_master|transacto|p2m|writedata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[1]\, u0|mm_interconnect_1|cmd_mux_008|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop_comb~0\, u0|ilc|pulse_irq_counter_stop_comb~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[1]\, u0|ilc|pulse_irq_counter_stop[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[1]\, u0|mm_interconnect_1|cmd_mux_004|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d1_data_in[1]~DUPLICATE\, u0|button_pio|d1_data_in[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture_wr_strobe~0\, u0|button_pio|edge_capture_wr_strobe~0, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d1_data_in[1]\, u0|button_pio|d1_data_in[1], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d2_data_in[1]\, u0|button_pio|d2_data_in[1], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture~2\, u0|button_pio|edge_capture~2, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture[1]\, u0|button_pio|edge_capture[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[2]\, u0|fpga_only_master|transacto|p2m|writedata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[2]\, u0|mm_interconnect_1|cmd_mux_004|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|always1~0\, u0|button_pio|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|irq_mask[2]\, u0|button_pio|irq_mask[2], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d1_data_in[2]~0\, u0|button_pio|d1_data_in[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d1_data_in[2]\, u0|button_pio|d1_data_in[2], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d2_data_in[2]\, u0|button_pio|d2_data_in[2], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture~3\, u0|button_pio|edge_capture~3, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture[2]\, u0|button_pio|edge_capture[2], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|irq_mask[1]\, u0|button_pio|irq_mask[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[0]\, u0|mm_interconnect_1|cmd_mux_004|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|irq_mask[0]\, u0|button_pio|irq_mask[0], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d1_data_in[0]\, u0|button_pio|d1_data_in[0], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d2_data_in[0]\, u0|button_pio|d2_data_in[0], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture~1\, u0|button_pio|edge_capture~1, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture[0]\, u0|button_pio|edge_capture[0], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|WideOr0~0\, u0|button_pio|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[3]\, u0|mm_interconnect_1|cmd_mux_004|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d1_data_in[3]\, u0|button_pio|d1_data_in[3], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|d2_data_in[3]\, u0|button_pio|d2_data_in[3], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture~0\, u0|button_pio|edge_capture~0, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture[3]\, u0|button_pio|edge_capture[3], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|irq_mask[3]\, u0|button_pio|irq_mask[3], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|irq~0\, u0|button_pio|irq~0, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|WideOr0\, u0|button_pio|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|irq_detector_cicuit[1].irq_detector|irq_d\, u0|ilc|irq_detector_cicuit[1].irq_detector|irq_d, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|Selector1~0\, u0|ilc|state_machine[1].state_machine_counter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.START\, u0|ilc|state_machine[1].state_machine_counter|state.START, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|next_state.STOP~0\, u0|ilc|state_machine[1].state_machine_counter|next_state.STOP~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.STOP\, u0|ilc|state_machine[1].state_machine_counter|state.STOP, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.STORE\, u0|ilc|state_machine[1].state_machine_counter|state.STORE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|Selector0~0\, u0|ilc|state_machine[1].state_machine_counter|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.IDLE~0\, u0|ilc|state_machine[1].state_machine_counter|state.IDLE~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.IDLE\, u0|ilc|state_machine[1].state_machine_counter|state.IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][11]~DUPLICATE\, u0|ilc|count_reg[1][11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][0]~0\, u0|ilc|count_reg[1][0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][0]\, u0|ilc|count_reg[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~13\, u0|ilc|Add1~13, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][1]~DUPLICATE\, u0|ilc|count_reg[1][1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~9\, u0|ilc|Add1~9, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][2]\, u0|ilc|count_reg[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~5\, u0|ilc|Add1~5, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][3]\, u0|ilc|count_reg[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~1\, u0|ilc|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][4]~DUPLICATE\, u0|ilc|count_reg[1][4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~25\, u0|ilc|Add1~25, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][5]~DUPLICATE\, u0|ilc|count_reg[1][5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~21\, u0|ilc|Add1~21, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][6]\, u0|ilc|count_reg[1][6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~17\, u0|ilc|Add1~17, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][7]~DUPLICATE\, u0|ilc|count_reg[1][7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~29\, u0|ilc|Add1~29, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][8]~DUPLICATE\, u0|ilc|count_reg[1][8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~33\, u0|ilc|Add1~33, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][9]~DUPLICATE\, u0|ilc|count_reg[1][9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~37\, u0|ilc|Add1~37, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][10]~DUPLICATE\, u0|ilc|count_reg[1][10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~41\, u0|ilc|Add1~41, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][11]\, u0|ilc|count_reg[1][11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][11]\, u0|ilc|data_store_reg[1][11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][11]\, u0|ilc|latency_data_and_comb[1][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[3]\, u0|mm_interconnect_1|cmd_mux_005|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[3]~feeder\, u0|dipsw_pio|irq_mask[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|always1~0\, u0|dipsw_pio|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[3]\, u0|dipsw_pio|irq_mask[3], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture_wr_strobe~0\, u0|dipsw_pio|edge_capture_wr_strobe~0, DE10DAQ_TOP, 1
instance = comp, \SW[3]~input\, SW[3]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|flipflops[0]\, FPGA0|dbc5|flipflops[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|flipflops[1]\, FPGA0|dbc5|flipflops[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~77\, FPGA0|dbc5|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_set\, FPGA0|dbc5|counter_set, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[0]\, FPGA0|dbc5|counter_out[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~73\, FPGA0|dbc5|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[1]\, FPGA0|dbc5|counter_out[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~69\, FPGA0|dbc5|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[2]\, FPGA0|dbc5|counter_out[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~65\, FPGA0|dbc5|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[3]\, FPGA0|dbc5|counter_out[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~61\, FPGA0|dbc5|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[4]\, FPGA0|dbc5|counter_out[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~57\, FPGA0|dbc5|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[5]\, FPGA0|dbc5|counter_out[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~53\, FPGA0|dbc5|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[6]\, FPGA0|dbc5|counter_out[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~49\, FPGA0|dbc5|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[7]\, FPGA0|dbc5|counter_out[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~45\, FPGA0|dbc5|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[8]\, FPGA0|dbc5|counter_out[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~41\, FPGA0|dbc5|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[9]\, FPGA0|dbc5|counter_out[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~37\, FPGA0|dbc5|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[10]\, FPGA0|dbc5|counter_out[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~33\, FPGA0|dbc5|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[11]\, FPGA0|dbc5|counter_out[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~29\, FPGA0|dbc5|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[12]\, FPGA0|dbc5|counter_out[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~25\, FPGA0|dbc5|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[13]\, FPGA0|dbc5|counter_out[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~21\, FPGA0|dbc5|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[14]\, FPGA0|dbc5|counter_out[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~17\, FPGA0|dbc5|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[15]\, FPGA0|dbc5|counter_out[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~13\, FPGA0|dbc5|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[16]\, FPGA0|dbc5|counter_out[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~9\, FPGA0|dbc5|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[17]\, FPGA0|dbc5|counter_out[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~5\, FPGA0|dbc5|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[18]\, FPGA0|dbc5|counter_out[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|Add0~1\, FPGA0|dbc5|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out~0\, FPGA0|dbc5|counter_out~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|counter_out[19]\, FPGA0|dbc5|counter_out[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|pulse~0\, FPGA0|dbc5|pulse~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc5|pulse\, FPGA0|dbc5|pulse, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d1_data_in[3]\, u0|dipsw_pio|d1_data_in[3], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d2_data_in[3]\, u0|dipsw_pio|d2_data_in[3], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture~1\, u0|dipsw_pio|edge_capture~1, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture[3]\, u0|dipsw_pio|edge_capture[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[2]\, u0|mm_interconnect_1|cmd_mux_005|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[2]~feeder\, u0|dipsw_pio|irq_mask[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[2]\, u0|dipsw_pio|irq_mask[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[1]\, u0|mm_interconnect_1|cmd_mux_005|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d1_data_in[1]\, u0|dipsw_pio|d1_data_in[1], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d2_data_in[1]~feeder\, u0|dipsw_pio|d2_data_in[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d2_data_in[1]\, u0|dipsw_pio|d2_data_in[1], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture~3\, u0|dipsw_pio|edge_capture~3, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture[1]\, u0|dipsw_pio|edge_capture[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[0]\, u0|mm_interconnect_1|cmd_mux_005|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[0]\, u0|dipsw_pio|irq_mask[0], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[1]\, u0|dipsw_pio|irq_mask[1], DE10DAQ_TOP, 1
instance = comp, \SW[0]~input\, SW[0]~input, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|flipflops[0]\, FPGA0|dbc2|flipflops[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|flipflops[1]\, FPGA0|dbc2|flipflops[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~77\, FPGA0|dbc2|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_set\, FPGA0|dbc2|counter_set, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[0]\, FPGA0|dbc2|counter_out[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~73\, FPGA0|dbc2|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[1]\, FPGA0|dbc2|counter_out[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~69\, FPGA0|dbc2|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[2]\, FPGA0|dbc2|counter_out[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~65\, FPGA0|dbc2|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[3]\, FPGA0|dbc2|counter_out[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~61\, FPGA0|dbc2|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[4]\, FPGA0|dbc2|counter_out[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~57\, FPGA0|dbc2|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[5]\, FPGA0|dbc2|counter_out[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~53\, FPGA0|dbc2|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[6]\, FPGA0|dbc2|counter_out[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~49\, FPGA0|dbc2|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[7]\, FPGA0|dbc2|counter_out[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~45\, FPGA0|dbc2|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[8]\, FPGA0|dbc2|counter_out[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~41\, FPGA0|dbc2|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[9]\, FPGA0|dbc2|counter_out[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~37\, FPGA0|dbc2|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[10]\, FPGA0|dbc2|counter_out[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~33\, FPGA0|dbc2|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[11]\, FPGA0|dbc2|counter_out[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~29\, FPGA0|dbc2|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[12]\, FPGA0|dbc2|counter_out[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~25\, FPGA0|dbc2|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[13]\, FPGA0|dbc2|counter_out[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~21\, FPGA0|dbc2|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[14]\, FPGA0|dbc2|counter_out[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~17\, FPGA0|dbc2|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[15]\, FPGA0|dbc2|counter_out[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~13\, FPGA0|dbc2|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[16]\, FPGA0|dbc2|counter_out[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~9\, FPGA0|dbc2|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[17]\, FPGA0|dbc2|counter_out[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~5\, FPGA0|dbc2|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[18]\, FPGA0|dbc2|counter_out[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|Add0~1\, FPGA0|dbc2|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out~0\, FPGA0|dbc2|counter_out~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|counter_out[19]\, FPGA0|dbc2|counter_out[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|pulse~0\, FPGA0|dbc2|pulse~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|dbc2|pulse\, FPGA0|dbc2|pulse, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d1_data_in[0]~feeder\, u0|dipsw_pio|d1_data_in[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d1_data_in[0]\, u0|dipsw_pio|d1_data_in[0], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d2_data_in[0]~feeder\, u0|dipsw_pio|d2_data_in[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d2_data_in[0]\, u0|dipsw_pio|d2_data_in[0], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture~2\, u0|dipsw_pio|edge_capture~2, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture[0]\, u0|dipsw_pio|edge_capture[0], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|WideOr0~0\, u0|dipsw_pio|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d1_data_in[2]\, u0|dipsw_pio|d1_data_in[2], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|d2_data_in[2]\, u0|dipsw_pio|d2_data_in[2], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture~0\, u0|dipsw_pio|edge_capture~0, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|edge_capture[2]\, u0|dipsw_pio|edge_capture[2], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|WideOr0\, u0|dipsw_pio|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[0]\, u0|ilc|pulse_irq_counter_stop[0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|irq_detector_cicuit[0].irq_detector|irq_d~feeder\, u0|ilc|irq_detector_cicuit[0].irq_detector|irq_d~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|irq_detector_cicuit[0].irq_detector|irq_d\, u0|ilc|irq_detector_cicuit[0].irq_detector|irq_d, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|Selector1~0\, u0|ilc|state_machine[0].state_machine_counter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.START\, u0|ilc|state_machine[0].state_machine_counter|state.START, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|next_state.STOP~0\, u0|ilc|state_machine[0].state_machine_counter|next_state.STOP~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.STOP\, u0|ilc|state_machine[0].state_machine_counter|state.STOP, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.STORE\, u0|ilc|state_machine[0].state_machine_counter|state.STORE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|Selector0~0\, u0|ilc|state_machine[0].state_machine_counter|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.IDLE~0\, u0|ilc|state_machine[0].state_machine_counter|state.IDLE~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.IDLE\, u0|ilc|state_machine[0].state_machine_counter|state.IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][11]~DUPLICATE\, u0|ilc|count_reg[0][11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][0]~2\, u0|ilc|count_reg[0][0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][0]\, u0|ilc|count_reg[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~13\, u0|ilc|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][1]\, u0|ilc|count_reg[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~9\, u0|ilc|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][2]~DUPLICATE\, u0|ilc|count_reg[0][2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~5\, u0|ilc|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][3]~DUPLICATE\, u0|ilc|count_reg[0][3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~1\, u0|ilc|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][4]\, u0|ilc|count_reg[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~25\, u0|ilc|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][5]~DUPLICATE\, u0|ilc|count_reg[0][5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~21\, u0|ilc|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][6]\, u0|ilc|count_reg[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~17\, u0|ilc|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][7]~DUPLICATE\, u0|ilc|count_reg[0][7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~29\, u0|ilc|Add0~29, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][8]~DUPLICATE\, u0|ilc|count_reg[0][8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~33\, u0|ilc|Add0~33, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][9]\, u0|ilc|count_reg[0][9], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~37\, u0|ilc|Add0~37, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][10]\, u0|ilc|count_reg[0][10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~41\, u0|ilc|Add0~41, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][11]\, u0|ilc|count_reg[0][11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][11]\, u0|ilc|data_store_reg[0][11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][11]\, u0|ilc|latency_data_and_comb[0][11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][0]~1\, u0|ilc|count_reg[2][0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[2]\, u0|mm_interconnect_1|cmd_mux_008|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[2]\, u0|ilc|pulse_irq_counter_stop[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|r_val\, u0|jtag_uart|r_val, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read2\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|always2~1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|always2~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst1~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst1~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst2\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read_req~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read_req~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read_req\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read_req, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid0~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena~1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|rd_wfifo\, u0|jtag_uart|rd_wfifo, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|LessThan0~0\, u0|jtag_uart|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|LessThan0~1\, u0|jtag_uart|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|fifo_AE\, u0|jtag_uart|fifo_AE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[6]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src6_valid~0\, u0|mm_interconnect_1|cmd_demux_003|src6_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[0]~0\, u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|WideOr0~1\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|WideOr0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|WideOr0~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|WideOr0~2\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|WideOr0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|m0_write~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|m0_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|av_waitrequest~0\, u0|jtag_uart|av_waitrequest~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|av_waitrequest\, u0|jtag_uart|av_waitrequest, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|cp_ready~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux_007|saved_grant[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|update_grant~0\, u0|mm_interconnect_1|cmd_mux_007|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|packet_in_progress~0\, u0|mm_interconnect_1|cmd_mux_007|packet_in_progress~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_007|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[0]~1\, u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[0]~2\, u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_007|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|arb|grant[0]~0\, u0|mm_interconnect_1|cmd_mux_007|arb|grant[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|saved_grant[0]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux_007|saved_grant[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[1]\, u0|mm_interconnect_1|cmd_mux_007|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[38]\, u0|mm_interconnect_1|cmd_mux_007|src_data[38], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|ien_AE~0\, u0|jtag_uart|ien_AE~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|ien_AE\, u0|jtag_uart|ien_AE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]~6\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]~6, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_valid\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_valid, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~DUPLICATE\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate2\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|always2~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|always2~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write1~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write1~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write2\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_pause~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_pause~reg0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_pause~reg0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|read_0\, u0|jtag_uart|read_0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|pause_irq~0\, u0|jtag_uart|pause_irq~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|pause_irq\, u0|jtag_uart|pause_irq, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[0]\, u0|mm_interconnect_1|cmd_mux_007|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|ien_AF\, u0|jtag_uart|ien_AF, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add0~21\, u0|jtag_uart|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add0~25\, u0|jtag_uart|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add0~17\, u0|jtag_uart|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add0~1\, u0|jtag_uart|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add0~5\, u0|jtag_uart|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add0~9\, u0|jtag_uart|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add0~13\, u0|jtag_uart|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|LessThan1~0\, u0|jtag_uart|LessThan1~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|LessThan1~1\, u0|jtag_uart|LessThan1~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|fifo_AF~DUPLICATE\, u0|jtag_uart|fifo_AF~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|av_irq\, u0|jtag_uart|av_irq, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|irq_detector_cicuit[2].irq_detector|irq_d\, u0|ilc|irq_detector_cicuit[2].irq_detector|irq_d, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|Selector1~0\, u0|ilc|state_machine[2].state_machine_counter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.START\, u0|ilc|state_machine[2].state_machine_counter|state.START, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|next_state.STOP~0\, u0|ilc|state_machine[2].state_machine_counter|next_state.STOP~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.STOP\, u0|ilc|state_machine[2].state_machine_counter|state.STOP, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.STORE\, u0|ilc|state_machine[2].state_machine_counter|state.STORE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|Selector0~0\, u0|ilc|state_machine[2].state_machine_counter|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.IDLE~0\, u0|ilc|state_machine[2].state_machine_counter|state.IDLE~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.IDLE\, u0|ilc|state_machine[2].state_machine_counter|state.IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][0]\, u0|ilc|count_reg[2][0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~13\, u0|ilc|Add2~13, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][1]~DUPLICATE\, u0|ilc|count_reg[2][1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~9\, u0|ilc|Add2~9, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][2]\, u0|ilc|count_reg[2][2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~5\, u0|ilc|Add2~5, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][3]~DUPLICATE\, u0|ilc|count_reg[2][3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~1\, u0|ilc|Add2~1, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][4]~DUPLICATE\, u0|ilc|count_reg[2][4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~25\, u0|ilc|Add2~25, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][5]~DUPLICATE\, u0|ilc|count_reg[2][5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~21\, u0|ilc|Add2~21, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][6]~DUPLICATE\, u0|ilc|count_reg[2][6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~17\, u0|ilc|Add2~17, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][7]\, u0|ilc|count_reg[2][7], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~29\, u0|ilc|Add2~29, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][8]~DUPLICATE\, u0|ilc|count_reg[2][8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~33\, u0|ilc|Add2~33, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][9]~DUPLICATE\, u0|ilc|count_reg[2][9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~37\, u0|ilc|Add2~37, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][10]\, u0|ilc|count_reg[2][10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~41\, u0|ilc|Add2~41, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][11]\, u0|ilc|count_reg[2][11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][11]\, u0|ilc|data_store_reg[2][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[11]\, u0|mm_interconnect_1|cmd_mux_008|src_data[11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[11]\, u0|ilc|pulse_irq_counter_stop[11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~13\, u0|ilc|latency_data_or~13, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[11]\, u0|ilc|avmm_rddata[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~11\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[11]~7\, u0|mm_interconnect_1|rsp_mux_003|src_data[11]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[11]~43\, u0|mm_interconnect_1|rsp_mux_002|src_data[11]~43, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[11]\, u0|mm_bridge_0|rsp_readdata[11], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][12]~DUPLICATE\, u0|ilc|count_reg[0][12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~45\, u0|ilc|Add0~45, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][12]\, u0|ilc|count_reg[0][12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][12]\, u0|ilc|data_store_reg[0][12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~14\, u0|ilc|latency_data_or~14, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][12]~DUPLICATE\, u0|ilc|count_reg[1][12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~45\, u0|ilc|Add1~45, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][12]\, u0|ilc|count_reg[1][12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][12]\, u0|ilc|data_store_reg[1][12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][12]\, u0|ilc|latency_data_and_comb[1][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[12]\, u0|mm_interconnect_1|cmd_mux_008|src_data[12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[12]\, u0|ilc|pulse_irq_counter_stop[12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][12]~DUPLICATE\, u0|ilc|count_reg[2][12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~45\, u0|ilc|Add2~45, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][12]\, u0|ilc|count_reg[2][12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][12]\, u0|ilc|data_store_reg[2][12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~15\, u0|ilc|latency_data_or~15, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[12]\, u0|ilc|avmm_rddata[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~12\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[12]~8\, u0|mm_interconnect_1|rsp_mux_003|src_data[12]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux19~0\, u0|iofifocontrol_0|Mux19~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[12]\, u0|iofifocontrol_0|avs_readdata[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[12]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~12\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[12]~12\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[12]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~1\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~11\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[12]~9\, u0|mm_interconnect_1|rsp_mux_003|src_data[12]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_007|src0_valid~0\, u0|mm_interconnect_1|rsp_demux_007|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[12]~44\, u0|mm_interconnect_1|rsp_mux_002|src_data[12]~44, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[12]~45\, u0|mm_interconnect_1|rsp_mux_002|src_data[12]~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[12]\, u0|mm_bridge_0|rsp_readdata[12], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~49\, u0|ilc|Add1~49, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][13]\, u0|ilc|count_reg[1][13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][13]\, u0|ilc|data_store_reg[1][13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][13]\, u0|ilc|latency_data_and_comb[1][13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~49\, u0|ilc|Add0~49, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][13]\, u0|ilc|count_reg[0][13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][13]\, u0|ilc|data_store_reg[0][13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~16\, u0|ilc|latency_data_or~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[13]\, u0|mm_interconnect_1|cmd_mux_008|src_data[13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[13]\, u0|ilc|pulse_irq_counter_stop[13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][13]~DUPLICATE\, u0|ilc|count_reg[2][13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~49\, u0|ilc|Add2~49, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][13]\, u0|ilc|count_reg[2][13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][13]\, u0|ilc|data_store_reg[2][13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~17\, u0|ilc|latency_data_or~17, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[13]\, u0|ilc|avmm_rddata[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~13\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[13]~10\, u0|mm_interconnect_1|rsp_mux_003|src_data[13]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~12\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[13]~11\, u0|mm_interconnect_1|rsp_mux_003|src_data[13]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[13]~46\, u0|mm_interconnect_1|rsp_mux_002|src_data[13]~46, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[13]~47\, u0|mm_interconnect_1|rsp_mux_002|src_data[13]~47, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[13]\, u0|mm_bridge_0|rsp_readdata[13], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~53\, u0|ilc|Add0~53, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][14]\, u0|ilc|count_reg[0][14], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][14]\, u0|ilc|data_store_reg[0][14], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~18\, u0|ilc|latency_data_or~18, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][14]~DUPLICATE\, u0|ilc|count_reg[1][14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~53\, u0|ilc|Add1~53, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][14]\, u0|ilc|count_reg[1][14], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][14]\, u0|ilc|data_store_reg[1][14], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][14]\, u0|ilc|latency_data_and_comb[1][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[14]\, u0|mm_interconnect_1|cmd_mux_008|src_data[14], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[14]\, u0|ilc|pulse_irq_counter_stop[14], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][14]~DUPLICATE\, u0|ilc|count_reg[2][14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~53\, u0|ilc|Add2~53, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][14]\, u0|ilc|count_reg[2][14], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][14]\, u0|ilc|data_store_reg[2][14], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~19\, u0|ilc|latency_data_or~19, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[14]\, u0|ilc|avmm_rddata[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~14\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~1\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dffe_af~0\, FPGA0|EVF|scfifo_component|auto_generated|dffe_af~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dffe_af~1\, FPGA0|EVF|scfifo_component|auto_generated|dffe_af~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~2\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|full_dff\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|full_dff, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux17~0\, u0|iofifocontrol_0|Mux17~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[14]\, u0|iofifocontrol_0|avs_readdata[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[14]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~14\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[14]~14\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[14]~14, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|woverflow~0\, u0|jtag_uart|woverflow~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|woverflow\, u0|jtag_uart|woverflow, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~13\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[14]~12\, u0|mm_interconnect_1|rsp_mux_003|src_data[14]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[14]~48\, u0|mm_interconnect_1|rsp_mux_002|src_data[14]~48, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[14]~49\, u0|mm_interconnect_1|rsp_mux_002|src_data[14]~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[14]\, u0|mm_bridge_0|rsp_readdata[14], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux16~0\, u0|iofifocontrol_0|Mux16~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[15]\, u0|iofifocontrol_0|avs_readdata[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[15]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[15]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[15]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~15\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[15]~15\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[15]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][15], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|rvalid\, u0|jtag_uart|rvalid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~14\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[15]~13\, u0|mm_interconnect_1|rsp_mux_003|src_data[15]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[15]~50\, u0|mm_interconnect_1|rsp_mux_002|src_data[15]~50, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~57\, u0|ilc|Add0~57, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][15]\, u0|ilc|count_reg[0][15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][15]\, u0|ilc|data_store_reg[0][15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~20\, u0|ilc|latency_data_or~20, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~57\, u0|ilc|Add1~57, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][15]\, u0|ilc|count_reg[1][15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][15]\, u0|ilc|data_store_reg[1][15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][15]\, u0|ilc|latency_data_and_comb[1][15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~57\, u0|ilc|Add2~57, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][15]\, u0|ilc|count_reg[2][15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][15]~feeder\, u0|ilc|data_store_reg[2][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][15]\, u0|ilc|data_store_reg[2][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[15]\, u0|mm_interconnect_1|cmd_mux_008|src_data[15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[15]\, u0|ilc|pulse_irq_counter_stop[15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~21\, u0|ilc|latency_data_or~21, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[15]\, u0|ilc|avmm_rddata[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~15\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][15]~feeder\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[15]~51\, u0|mm_interconnect_1|rsp_mux_002|src_data[15]~51, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[15]\, u0|mm_bridge_0|rsp_readdata[15], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~61\, u0|ilc|Add0~61, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][16]\, u0|ilc|count_reg[0][16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][16]\, u0|ilc|data_store_reg[0][16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][16]\, u0|ilc|latency_data_and_comb[0][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[16]\, u0|mm_interconnect_1|cmd_mux_008|src_data[16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[16]\, u0|ilc|pulse_irq_counter_stop[16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][16]~DUPLICATE\, u0|ilc|count_reg[1][16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~61\, u0|ilc|Add1~61, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][16]\, u0|ilc|count_reg[1][16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][16]\, u0|ilc|data_store_reg[1][16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][16]\, u0|ilc|latency_data_and_comb[1][16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~61\, u0|ilc|Add2~61, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][16]\, u0|ilc|count_reg[2][16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][16]\, u0|ilc|data_store_reg[2][16], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~22\, u0|ilc|latency_data_or~22, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[16]\, u0|ilc|avmm_rddata[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~16\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[16]~53\, u0|mm_interconnect_1|rsp_mux_002|src_data[16]~53, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|empty_dff\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|empty_dff, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux15~0\, u0|iofifocontrol_0|Mux15~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux15~1\, u0|iofifocontrol_0|Mux15~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[16]\, u0|iofifocontrol_0|avs_readdata[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[16]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~16\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[16]~16\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[16]~16, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add1~1\, u0|jtag_uart|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~15\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[16]~52\, u0|mm_interconnect_1|rsp_mux_002|src_data[16]~52, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[16]~54\, u0|mm_interconnect_1|rsp_mux_002|src_data[16]~54, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[16]\, u0|mm_bridge_0|rsp_readdata[16], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add1~5\, u0|jtag_uart|Add1~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~16\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[17]~55\, u0|mm_interconnect_1|rsp_mux_002|src_data[17]~55, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~65\, u0|ilc|Add0~65, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][17]\, u0|ilc|count_reg[0][17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][17]\, u0|ilc|data_store_reg[0][17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~23\, u0|ilc|latency_data_or~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[17]\, u0|mm_interconnect_1|cmd_mux_008|src_data[17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[17]\, u0|ilc|pulse_irq_counter_stop[17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][17]~DUPLICATE\, u0|ilc|count_reg[1][17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~65\, u0|ilc|Add1~65, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][17]\, u0|ilc|count_reg[1][17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][17]\, u0|ilc|data_store_reg[1][17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][17]\, u0|ilc|latency_data_and_comb[1][17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~65\, u0|ilc|Add2~65, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][17]\, u0|ilc|count_reg[2][17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][17]~feeder\, u0|ilc|data_store_reg[2][17]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][17]\, u0|ilc|data_store_reg[2][17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~24\, u0|ilc|latency_data_or~24, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[17]\, u0|ilc|avmm_rddata[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~17\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[17]~56\, u0|mm_interconnect_1|rsp_mux_002|src_data[17]~56, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[17]~57\, u0|mm_interconnect_1|rsp_mux_002|src_data[17]~57, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[17]\, u0|mm_bridge_0|rsp_readdata[17], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][18]~DUPLICATE\, u0|ilc|count_reg[0][18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~69\, u0|ilc|Add0~69, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][18]\, u0|ilc|count_reg[0][18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][18]\, u0|ilc|data_store_reg[0][18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][18]\, u0|ilc|latency_data_and_comb[0][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[18]\, u0|mm_interconnect_1|cmd_mux_008|src_data[18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[18]\, u0|ilc|pulse_irq_counter_stop[18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][18]~DUPLICATE\, u0|ilc|count_reg[2][18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~69\, u0|ilc|Add2~69, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][18]\, u0|ilc|count_reg[2][18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][18]\, u0|ilc|data_store_reg[2][18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][18]~DUPLICATE\, u0|ilc|count_reg[1][18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~69\, u0|ilc|Add1~69, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][18]\, u0|ilc|count_reg[1][18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][18]\, u0|ilc|data_store_reg[1][18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][18]\, u0|ilc|latency_data_and_comb[1][18], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~25\, u0|ilc|latency_data_or~25, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[18]\, u0|ilc|avmm_rddata[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~18\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[18]~59\, u0|mm_interconnect_1|rsp_mux_002|src_data[18]~59, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~1\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~2\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|_~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|full_dff\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|full_dff, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux13~0\, u0|iofifocontrol_0|Mux13~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux13~1\, u0|iofifocontrol_0|Mux13~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[18]\, u0|iofifocontrol_0|avs_readdata[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[18]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~18\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[18]~18\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[18]~18, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add1~9\, u0|jtag_uart|Add1~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~17\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[18]~58\, u0|mm_interconnect_1|rsp_mux_002|src_data[18]~58, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[18]~60\, u0|mm_interconnect_1|rsp_mux_002|src_data[18]~60, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[18]\, u0|mm_bridge_0|rsp_readdata[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[7]~DUPLICATE\, FPGA0|InCmd|idletime[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[22]\, FPGA0|InCmd|idletime[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~5\, FPGA0|InCmd|Add2~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~9\, FPGA0|InCmd|Add2~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~8\, FPGA0|InCmd|idletime~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[21]\, FPGA0|InCmd|idletime[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~1\, FPGA0|InCmd|Add2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~12\, FPGA0|InCmd|idletime~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[22]~DUPLICATE\, FPGA0|InCmd|idletime[22]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~121\, FPGA0|InCmd|Add2~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~26\, FPGA0|InCmd|idletime~26, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[0]\, FPGA0|InCmd|idletime[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~117\, FPGA0|InCmd|Add2~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~25\, FPGA0|InCmd|idletime~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[1]\, FPGA0|InCmd|idletime[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~113\, FPGA0|InCmd|Add2~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~24\, FPGA0|InCmd|idletime~24, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[2]~DUPLICATE\, FPGA0|InCmd|idletime[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~109\, FPGA0|InCmd|Add2~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~23\, FPGA0|InCmd|idletime~23, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[3]\, FPGA0|InCmd|idletime[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~125\, FPGA0|InCmd|Add2~125, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~30\, FPGA0|InCmd|idletime~30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[4]\, FPGA0|InCmd|idletime[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~105\, FPGA0|InCmd|Add2~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~29\, FPGA0|InCmd|idletime~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[5]\, FPGA0|InCmd|idletime[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~41\, FPGA0|InCmd|Add2~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~28\, FPGA0|InCmd|idletime~28, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[6]~DUPLICATE\, FPGA0|InCmd|idletime[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~45\, FPGA0|InCmd|Add2~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~22\, FPGA0|InCmd|idletime~22, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[7]\, FPGA0|InCmd|idletime[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~33\, FPGA0|InCmd|Add2~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~27\, FPGA0|InCmd|idletime~27, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[8]~DUPLICATE\, FPGA0|InCmd|idletime[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~37\, FPGA0|InCmd|Add2~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~21\, FPGA0|InCmd|idletime~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[9]\, FPGA0|InCmd|idletime[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~29\, FPGA0|InCmd|Add2~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~20\, FPGA0|InCmd|idletime~20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[10]\, FPGA0|InCmd|idletime[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[2]\, FPGA0|InCmd|idletime[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan6~0\, FPGA0|InCmd|LessThan6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan6~1\, FPGA0|InCmd|LessThan6~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[8]\, FPGA0|InCmd|idletime[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[6]\, FPGA0|InCmd|idletime[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan4~2\, FPGA0|InCmd|LessThan4~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan6~2\, FPGA0|InCmd|LessThan6~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~1\, FPGA0|InCmd|idletime~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[26]\, FPGA0|InCmd|idletime[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~69\, FPGA0|InCmd|Add2~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~6\, FPGA0|InCmd|idletime~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[23]\, FPGA0|InCmd|idletime[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~73\, FPGA0|InCmd|Add2~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~7\, FPGA0|InCmd|idletime~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[24]\, FPGA0|InCmd|idletime[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~77\, FPGA0|InCmd|Add2~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~0\, FPGA0|InCmd|idletime~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[25]\, FPGA0|InCmd|idletime[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~81\, FPGA0|InCmd|Add2~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~85\, FPGA0|InCmd|Add2~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~2\, FPGA0|InCmd|idletime~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[27]~DUPLICATE\, FPGA0|InCmd|idletime[27]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~89\, FPGA0|InCmd|Add2~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan5~5\, FPGA0|InCmd|LessThan5~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~18\, FPGA0|InCmd|idletime~18, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[16]\, FPGA0|InCmd|idletime[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~17\, FPGA0|InCmd|Add2~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~16\, FPGA0|InCmd|idletime~16, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[11]\, FPGA0|InCmd|idletime[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~21\, FPGA0|InCmd|Add2~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~25\, FPGA0|InCmd|Add2~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~10\, FPGA0|InCmd|idletime~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[13]\, FPGA0|InCmd|idletime[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~13\, FPGA0|InCmd|Add2~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~15\, FPGA0|InCmd|idletime~15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[14]\, FPGA0|InCmd|idletime[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~49\, FPGA0|InCmd|Add2~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~19\, FPGA0|InCmd|idletime~19, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[15]\, FPGA0|InCmd|idletime[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~53\, FPGA0|InCmd|Add2~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~17\, FPGA0|InCmd|idletime~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[17]\, FPGA0|InCmd|idletime[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~57\, FPGA0|InCmd|Add2~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan5~2\, FPGA0|InCmd|LessThan5~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~61\, FPGA0|InCmd|Add2~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~14\, FPGA0|InCmd|idletime~14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[18]\, FPGA0|InCmd|idletime[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~65\, FPGA0|InCmd|Add2~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan5~3\, FPGA0|InCmd|LessThan5~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan5~0\, FPGA0|InCmd|LessThan5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan5~1\, FPGA0|InCmd|LessThan5~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan5~4\, FPGA0|InCmd|LessThan5~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~97\, FPGA0|InCmd|Add2~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~101\, FPGA0|InCmd|Add2~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan4~4\, FPGA0|InCmd|LessThan4~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan4~5\, FPGA0|InCmd|LessThan4~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan4~0\, FPGA0|InCmd|LessThan4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan4~3\, FPGA0|InCmd|LessThan4~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~1\, FPGA0|InCmd|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector5~1\, FPGA0|InCmd|Selector5~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~9\, FPGA0|InCmd|process_1~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~10\, FPGA0|InCmd|process_1~10, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[9]\, u0|iofifocontrol_0|InFifoData_reg[9], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[11]\, u0|iofifocontrol_0|InFifoData_reg[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~1\, FPGA0|InCmd|process_1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~2\, FPGA0|InCmd|process_1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~3\, FPGA0|InCmd|process_1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~0\, FPGA0|InCmd|process_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~4\, FPGA0|InCmd|process_1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~11\, FPGA0|InCmd|process_1~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~12\, FPGA0|InCmd|process_1~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~13\, FPGA0|InCmd|process_1~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|nextState.WAITFIRST\, FPGA0|InCmd|nextState.WAITFIRST, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector1~0\, FPGA0|InCmd|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|done~0\, FPGA0|InCmd|done~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|done\, FPGA0|InCmd|done, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector1~1\, FPGA0|InCmd|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector1~2\, FPGA0|InCmd|Selector1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector1~3\, FPGA0|InCmd|Selector1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|nextState.IDLE\, FPGA0|InCmd|nextState.IDLE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector2~0\, FPGA0|InCmd|Selector2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|nextState.WAITFIRST~DUPLICATE\, FPGA0|InCmd|nextState.WAITFIRST~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector3~1\, FPGA0|InCmd|Selector3~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector7~1\, FPGA0|InCmd|Selector7~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector6~0\, FPGA0|InCmd|Selector6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~121\, FPGA0|InCmd|Add0~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~5\, FPGA0|InCmd|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[1]\, FPGA0|InCmd|firstword[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~121\, FPGA0|InCmd|Add1~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector36~0\, FPGA0|InCmd|Selector36~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[0]\, FPGA0|InCmd|firstword[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~5\, FPGA0|InCmd|Add1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector35~0\, FPGA0|InCmd|Selector35~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[1]~DUPLICATE\, FPGA0|InCmd|firstword[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~25\, FPGA0|InCmd|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~21\, FPGA0|InCmd|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~17\, FPGA0|InCmd|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~13\, FPGA0|InCmd|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~9\, FPGA0|InCmd|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~25\, FPGA0|InCmd|Add1~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector34~0\, FPGA0|InCmd|Selector34~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[2]\, FPGA0|InCmd|firstword[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~21\, FPGA0|InCmd|Add1~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector33~0\, FPGA0|InCmd|Selector33~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[3]\, FPGA0|InCmd|firstword[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~17\, FPGA0|InCmd|Add1~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector32~0\, FPGA0|InCmd|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[4]\, FPGA0|InCmd|firstword[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~13\, FPGA0|InCmd|Add1~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector31~0\, FPGA0|InCmd|Selector31~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[5]\, FPGA0|InCmd|firstword[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~9\, FPGA0|InCmd|Add1~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector30~0\, FPGA0|InCmd|Selector30~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[6]\, FPGA0|InCmd|firstword[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~0\, FPGA0|InCmd|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~1\, FPGA0|InCmd|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~45\, FPGA0|InCmd|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~41\, FPGA0|InCmd|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~37\, FPGA0|InCmd|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~33\, FPGA0|InCmd|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~1\, FPGA0|InCmd|Add1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector29~0\, FPGA0|InCmd|Selector29~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[7]\, FPGA0|InCmd|firstword[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~45\, FPGA0|InCmd|Add1~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector28~0\, FPGA0|InCmd|Selector28~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[8]\, FPGA0|InCmd|firstword[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~41\, FPGA0|InCmd|Add1~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector27~0\, FPGA0|InCmd|Selector27~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[9]\, FPGA0|InCmd|firstword[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~37\, FPGA0|InCmd|Add1~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector26~0\, FPGA0|InCmd|Selector26~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[10]\, FPGA0|InCmd|firstword[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~33\, FPGA0|InCmd|Add1~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector25~0\, FPGA0|InCmd|Selector25~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[11]\, FPGA0|InCmd|firstword[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~29\, FPGA0|InCmd|Add1~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~29\, FPGA0|InCmd|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector24~0\, FPGA0|InCmd|Selector24~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[12]\, FPGA0|InCmd|firstword[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~1\, FPGA0|InCmd|Equal2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~53\, FPGA0|InCmd|Add1~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~53\, FPGA0|InCmd|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector23~0\, FPGA0|InCmd|Selector23~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[13]\, FPGA0|InCmd|firstword[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~49\, FPGA0|InCmd|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~69\, FPGA0|InCmd|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~65\, FPGA0|InCmd|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~61\, FPGA0|InCmd|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~57\, FPGA0|InCmd|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~81\, FPGA0|InCmd|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~77\, FPGA0|InCmd|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~49\, FPGA0|InCmd|Add1~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector22~0\, FPGA0|InCmd|Selector22~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[14]\, FPGA0|InCmd|firstword[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~69\, FPGA0|InCmd|Add1~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector21~0\, FPGA0|InCmd|Selector21~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[15]\, FPGA0|InCmd|firstword[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~65\, FPGA0|InCmd|Add1~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector20~0\, FPGA0|InCmd|Selector20~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[16]\, FPGA0|InCmd|firstword[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~61\, FPGA0|InCmd|Add1~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector19~0\, FPGA0|InCmd|Selector19~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[17]\, FPGA0|InCmd|firstword[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~57\, FPGA0|InCmd|Add1~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector18~0\, FPGA0|InCmd|Selector18~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[18]\, FPGA0|InCmd|firstword[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~81\, FPGA0|InCmd|Add1~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector17~0\, FPGA0|InCmd|Selector17~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[19]\, FPGA0|InCmd|firstword[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~77\, FPGA0|InCmd|Add1~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector16~0\, FPGA0|InCmd|Selector16~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[20]\, FPGA0|InCmd|firstword[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~117\, FPGA0|InCmd|Add0~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~113\, FPGA0|InCmd|Add0~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~109\, FPGA0|InCmd|Add0~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~105\, FPGA0|InCmd|Add0~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~73\, FPGA0|InCmd|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~117\, FPGA0|InCmd|Add1~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector15~0\, FPGA0|InCmd|Selector15~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[21]\, FPGA0|InCmd|firstword[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~113\, FPGA0|InCmd|Add1~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector14~0\, FPGA0|InCmd|Selector14~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[22]\, FPGA0|InCmd|firstword[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~109\, FPGA0|InCmd|Add1~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector13~0\, FPGA0|InCmd|Selector13~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[23]\, FPGA0|InCmd|firstword[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~105\, FPGA0|InCmd|Add1~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector12~0\, FPGA0|InCmd|Selector12~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[24]\, FPGA0|InCmd|firstword[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~73\, FPGA0|InCmd|Add1~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector11~0\, FPGA0|InCmd|Selector11~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[25]\, FPGA0|InCmd|firstword[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~101\, FPGA0|InCmd|Add0~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~101\, FPGA0|InCmd|Add1~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector10~0\, FPGA0|InCmd|Selector10~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[26]\, FPGA0|InCmd|firstword[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~97\, FPGA0|InCmd|Add1~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~97\, FPGA0|InCmd|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector9~0\, FPGA0|InCmd|Selector9~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[27]\, FPGA0|InCmd|firstword[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~93\, FPGA0|InCmd|Add1~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~93\, FPGA0|InCmd|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector8~0\, FPGA0|InCmd|Selector8~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[28]\, FPGA0|InCmd|firstword[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~89\, FPGA0|InCmd|Add1~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~89\, FPGA0|InCmd|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector7~0\, FPGA0|InCmd|Selector7~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[29]\, FPGA0|InCmd|firstword[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add1~85\, FPGA0|InCmd|Add1~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add0~85\, FPGA0|InCmd|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector6~1\, FPGA0|InCmd|Selector6~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|firstword[30]\, FPGA0|InCmd|firstword[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~3\, FPGA0|InCmd|Equal2~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~4\, FPGA0|InCmd|Equal2~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~5\, FPGA0|InCmd|Equal2~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~2\, FPGA0|InCmd|Equal2~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~6\, FPGA0|InCmd|Equal2~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~7\, FPGA0|InCmd|Equal2~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Equal2~8\, FPGA0|InCmd|Equal2~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector3~0\, FPGA0|InCmd|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|nextState.WAITEND\, FPGA0|InCmd|nextState.WAITEND, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|previousState.WAITEND~0\, FPGA0|InCmd|previousState.WAITEND~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector5~2\, FPGA0|InCmd|Selector5~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector5~3\, FPGA0|InCmd|Selector5~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector5~4\, FPGA0|InCmd|Selector5~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|nextState.WAITING\, FPGA0|InCmd|nextState.WAITING, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~5\, FPGA0|InCmd|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan4~1\, FPGA0|InCmd|LessThan4~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector5~0\, FPGA0|InCmd|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector4~0\, FPGA0|InCmd|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector0~0\, FPGA0|InCmd|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan5~6\, FPGA0|InCmd|LessThan5~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector0~1\, FPGA0|InCmd|Selector0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|busy\, FPGA0|InCmd|busy, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux12~0\, u0|iofifocontrol_0|Mux12~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[19]\, u0|iofifocontrol_0|avs_readdata[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[19]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~19\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[19]~19\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[19]~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[19]\, u0|mm_interconnect_1|cmd_mux_008|src_data[19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[19]\, u0|ilc|pulse_irq_counter_stop[19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~73\, u0|ilc|Add1~73, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][19]\, u0|ilc|count_reg[1][19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][19]\, u0|ilc|data_store_reg[1][19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][19]\, u0|ilc|latency_data_and_comb[1][19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][19]~DUPLICATE\, u0|ilc|count_reg[2][19]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~73\, u0|ilc|Add2~73, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][19]\, u0|ilc|count_reg[2][19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][19]~feeder\, u0|ilc|data_store_reg[2][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][19]\, u0|ilc|data_store_reg[2][19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][19]~DUPLICATE\, u0|ilc|count_reg[0][19]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~73\, u0|ilc|Add0~73, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][19]\, u0|ilc|count_reg[0][19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][19]\, u0|ilc|data_store_reg[0][19], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~26\, u0|ilc|latency_data_or~26, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~27\, u0|ilc|latency_data_or~27, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[19]\, u0|ilc|avmm_rddata[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~19\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[19]~62\, u0|mm_interconnect_1|rsp_mux_002|src_data[19]~62, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add1~13\, u0|jtag_uart|Add1~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~18\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[19]~61\, u0|mm_interconnect_1|rsp_mux_002|src_data[19]~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[19]~63\, u0|mm_interconnect_1|rsp_mux_002|src_data[19]~63, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[19]\, u0|mm_bridge_0|rsp_readdata[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[31]~66\, u0|mm_interconnect_1|rsp_mux_002|src_data[31]~66, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add1~17\, u0|jtag_uart|Add1~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~19\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[20]~64\, u0|mm_interconnect_1|rsp_mux_002|src_data[20]~64, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~77\, u0|ilc|Add0~77, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][20]\, u0|ilc|count_reg[0][20], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][20]\, u0|ilc|data_store_reg[0][20], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~28\, u0|ilc|latency_data_or~28, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~77\, u0|ilc|Add1~77, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][20]\, u0|ilc|count_reg[1][20], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][20]\, u0|ilc|data_store_reg[1][20], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][20]\, u0|ilc|latency_data_and_comb[1][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~20\, u0|mm_interconnect_1|cmd_mux_002|src_payload~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[20]\, u0|mm_bridge_0|wr_reg_writedata[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[20]~20\, u0|mm_bridge_0|wr_writedata[20]~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[20]\, u0|mm_bridge_0|cmd_writedata[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[20]\, u0|mm_interconnect_1|cmd_mux_008|src_data[20], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[20]\, u0|ilc|pulse_irq_counter_stop[20], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~77\, u0|ilc|Add2~77, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][20]\, u0|ilc|count_reg[2][20], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][20]\, u0|ilc|data_store_reg[2][20], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~29\, u0|ilc|latency_data_or~29, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[20]\, u0|ilc|avmm_rddata[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~20\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[20]~65\, u0|mm_interconnect_1|rsp_mux_002|src_data[20]~65, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[20]~67\, u0|mm_interconnect_1|rsp_mux_002|src_data[20]~67, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[20]\, u0|mm_bridge_0|rsp_readdata[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[21]\, u0|mm_interconnect_1|cmd_mux_008|src_data[21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[21]\, u0|ilc|pulse_irq_counter_stop[21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~81\, u0|ilc|Add0~81, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][21]\, u0|ilc|count_reg[0][21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][21]\, u0|ilc|data_store_reg[0][21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~30\, u0|ilc|latency_data_or~30, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~81\, u0|ilc|Add2~81, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][21]\, u0|ilc|count_reg[2][21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][21]\, u0|ilc|data_store_reg[2][21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][21]\, u0|ilc|count_reg[1][21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~81\, u0|ilc|Add1~81, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][21]~DUPLICATE\, u0|ilc|count_reg[1][21]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][21]\, u0|ilc|data_store_reg[1][21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][21]\, u0|ilc|latency_data_and_comb[1][21], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~31\, u0|ilc|latency_data_or~31, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[21]\, u0|ilc|avmm_rddata[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~21\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[21]~69\, u0|mm_interconnect_1|rsp_mux_002|src_data[21]~69, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux10~0\, u0|iofifocontrol_0|Mux10~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[21]\, u0|iofifocontrol_0|avs_readdata[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[21]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[21]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[21]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~21\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[21]~21\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[21]~21, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add1~21\, u0|jtag_uart|Add1~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~20\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[21]~68\, u0|mm_interconnect_1|rsp_mux_002|src_data[21]~68, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[21]~70\, u0|mm_interconnect_1|rsp_mux_002|src_data[21]~70, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[21]\, u0|mm_bridge_0|rsp_readdata[21], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|Add1~25\, u0|jtag_uart|Add1~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~21\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[22]~14\, u0|mm_interconnect_1|rsp_mux_003|src_data[22]~14, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][22]\, u0|ilc|count_reg[1][22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~85\, u0|ilc|Add1~85, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][22]~DUPLICATE\, u0|ilc|count_reg[1][22]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][22]\, u0|ilc|data_store_reg[1][22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][22]\, u0|ilc|latency_data_and_comb[1][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[22]\, u0|mm_interconnect_1|cmd_mux_008|src_data[22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[22]\, u0|ilc|pulse_irq_counter_stop[22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~85\, u0|ilc|Add0~85, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][22]\, u0|ilc|count_reg[0][22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][22]\, u0|ilc|data_store_reg[0][22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~32\, u0|ilc|latency_data_or~32, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~85\, u0|ilc|Add2~85, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][22]\, u0|ilc|count_reg[2][22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][22]\, u0|ilc|data_store_reg[2][22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~33\, u0|ilc|latency_data_or~33, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[22]\, u0|ilc|avmm_rddata[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~22\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[22]~71\, u0|mm_interconnect_1|rsp_mux_002|src_data[22]~71, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux9~0\, u0|iofifocontrol_0|Mux9~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[22]\, u0|iofifocontrol_0|avs_readdata[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[22]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~22\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[22]~22\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[22]~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[22]~72\, u0|mm_interconnect_1|rsp_mux_002|src_data[22]~72, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[22]\, u0|mm_bridge_0|rsp_readdata[22], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~89\, u0|ilc|Add0~89, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][23]\, u0|ilc|count_reg[0][23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][23]\, u0|ilc|data_store_reg[0][23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~34\, u0|ilc|latency_data_or~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[23]\, u0|mm_interconnect_1|cmd_mux_008|src_data[23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[23]\, u0|ilc|pulse_irq_counter_stop[23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~89\, u0|ilc|Add1~89, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][23]\, u0|ilc|count_reg[1][23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][23]\, u0|ilc|data_store_reg[1][23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][23]\, u0|ilc|latency_data_and_comb[1][23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~89\, u0|ilc|Add2~89, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][23]\, u0|ilc|count_reg[2][23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][23]\, u0|ilc|data_store_reg[2][23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~35\, u0|ilc|latency_data_or~35, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[23]\, u0|ilc|avmm_rddata[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~23\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[23]~15\, u0|mm_interconnect_1|rsp_mux_003|src_data[23]~15, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux8~0\, u0|iofifocontrol_0|Mux8~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[23]\, u0|iofifocontrol_0|avs_readdata[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[23]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~23\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[23]~23\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[23]~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[23]~73\, u0|mm_interconnect_1|rsp_mux_002|src_data[23]~73, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[23]\, u0|mm_bridge_0|rsp_readdata[23], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~93\, u0|ilc|Add0~93, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][24]\, u0|ilc|count_reg[0][24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][24]\, u0|ilc|data_store_reg[0][24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][24]\, u0|ilc|latency_data_and_comb[0][24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][24]\, u0|ilc|count_reg[1][24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~93\, u0|ilc|Add1~93, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][24]~DUPLICATE\, u0|ilc|count_reg[1][24]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][24]\, u0|ilc|data_store_reg[1][24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][24]\, u0|ilc|latency_data_and_comb[1][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[24]\, u0|mm_interconnect_1|cmd_mux_008|src_data[24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[24]\, u0|ilc|pulse_irq_counter_stop[24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][24]\, u0|ilc|count_reg[2][24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~93\, u0|ilc|Add2~93, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][24]~DUPLICATE\, u0|ilc|count_reg[2][24]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][24]\, u0|ilc|data_store_reg[2][24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~36\, u0|ilc|latency_data_or~36, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[24]\, u0|ilc|avmm_rddata[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~24\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[24]~16\, u0|mm_interconnect_1|rsp_mux_003|src_data[24]~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[24]~74\, u0|mm_interconnect_1|rsp_mux_002|src_data[24]~74, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[24]\, u0|mm_bridge_0|rsp_readdata[24], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~97\, u0|ilc|Add0~97, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][25]\, u0|ilc|count_reg[0][25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][25]\, u0|ilc|data_store_reg[0][25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~37\, u0|ilc|latency_data_or~37, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~97\, u0|ilc|Add1~97, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][25]\, u0|ilc|count_reg[1][25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][25]\, u0|ilc|data_store_reg[1][25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][25]\, u0|ilc|latency_data_and_comb[1][25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~97\, u0|ilc|Add2~97, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][25]\, u0|ilc|count_reg[2][25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][25]\, u0|ilc|data_store_reg[2][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[25]\, u0|mm_interconnect_1|cmd_mux_008|src_data[25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[25]\, u0|ilc|pulse_irq_counter_stop[25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~38\, u0|ilc|latency_data_or~38, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[25]\, u0|ilc|avmm_rddata[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~25\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[25]~17\, u0|mm_interconnect_1|rsp_mux_003|src_data[25]~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[25]~75\, u0|mm_interconnect_1|rsp_mux_002|src_data[25]~75, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[25]\, u0|mm_bridge_0|rsp_readdata[25], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~101\, u0|ilc|Add0~101, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][26]\, u0|ilc|count_reg[0][26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][26]\, u0|ilc|data_store_reg[0][26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][26]\, u0|ilc|latency_data_and_comb[0][26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~101\, u0|ilc|Add1~101, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][26]\, u0|ilc|count_reg[1][26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][26]\, u0|ilc|data_store_reg[1][26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][26]\, u0|ilc|latency_data_and_comb[1][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[26]\, u0|mm_interconnect_1|cmd_mux_008|src_data[26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[26]\, u0|ilc|pulse_irq_counter_stop[26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~101\, u0|ilc|Add2~101, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][26]\, u0|ilc|count_reg[2][26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][26]~feeder\, u0|ilc|data_store_reg[2][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][26]\, u0|ilc|data_store_reg[2][26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~39\, u0|ilc|latency_data_or~39, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[26]\, u0|ilc|avmm_rddata[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~26\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[26]~18\, u0|mm_interconnect_1|rsp_mux_003|src_data[26]~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[26]~76\, u0|mm_interconnect_1|rsp_mux_002|src_data[26]~76, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[26]\, u0|mm_bridge_0|rsp_readdata[26], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][27]\, u0|ilc|count_reg[1][27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~105\, u0|ilc|Add1~105, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][27]~DUPLICATE\, u0|ilc|count_reg[1][27]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][27]\, u0|ilc|data_store_reg[1][27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][27]\, u0|ilc|latency_data_and_comb[1][27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~105\, u0|ilc|Add0~105, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][27]\, u0|ilc|count_reg[0][27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][27]\, u0|ilc|data_store_reg[0][27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][27]\, u0|ilc|latency_data_and_comb[0][27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~105\, u0|ilc|Add2~105, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][27]\, u0|ilc|count_reg[2][27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][27]\, u0|ilc|data_store_reg[2][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[27]\, u0|mm_interconnect_1|cmd_mux_008|src_data[27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[27]\, u0|ilc|pulse_irq_counter_stop[27], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~40\, u0|ilc|latency_data_or~40, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[27]\, u0|ilc|avmm_rddata[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~27\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[27]~19\, u0|mm_interconnect_1|rsp_mux_003|src_data[27]~19, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[27]\, u0|iofifocontrol_0|InFifoData_reg[27], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux4~0\, u0|iofifocontrol_0|Mux4~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[27]\, u0|iofifocontrol_0|avs_readdata[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[27]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~27\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[27]~27\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[27]~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[27]~77\, u0|mm_interconnect_1|rsp_mux_002|src_data[27]~77, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[27]\, u0|mm_bridge_0|rsp_readdata[27], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux3~0\, u0|iofifocontrol_0|Mux3~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[28]\, u0|iofifocontrol_0|avs_readdata[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[28]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~28\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[28]~28\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[28]~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[28]\, u0|mm_interconnect_1|cmd_mux_008|src_data[28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[28]\, u0|ilc|pulse_irq_counter_stop[28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][28]\, u0|ilc|count_reg[2][28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~109\, u0|ilc|Add2~109, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][28]~DUPLICATE\, u0|ilc|count_reg[2][28]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][28]\, u0|ilc|data_store_reg[2][28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~109\, u0|ilc|Add1~109, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][28]\, u0|ilc|count_reg[1][28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][28]\, u0|ilc|data_store_reg[1][28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][28]\, u0|ilc|latency_data_and_comb[1][28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~109\, u0|ilc|Add0~109, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][28]\, u0|ilc|count_reg[0][28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][28]\, u0|ilc|data_store_reg[0][28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][28]\, u0|ilc|latency_data_and_comb[0][28], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~41\, u0|ilc|latency_data_or~41, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[28]\, u0|ilc|avmm_rddata[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~28\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[28]~20\, u0|mm_interconnect_1|rsp_mux_003|src_data[28]~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[28]~78\, u0|mm_interconnect_1|rsp_mux_002|src_data[28]~78, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[28]\, u0|mm_bridge_0|rsp_readdata[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[29]\, u0|mm_interconnect_1|cmd_mux_008|src_data[29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[29]\, u0|ilc|pulse_irq_counter_stop[29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~113\, u0|ilc|Add1~113, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][29]\, u0|ilc|count_reg[1][29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][29]\, u0|ilc|data_store_reg[1][29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][29]\, u0|ilc|latency_data_and_comb[1][29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~113\, u0|ilc|Add0~113, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][29]\, u0|ilc|count_reg[0][29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][29]\, u0|ilc|data_store_reg[0][29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][29]\, u0|ilc|latency_data_and_comb[0][29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~113\, u0|ilc|Add2~113, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][29]\, u0|ilc|count_reg[2][29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][29]\, u0|ilc|data_store_reg[2][29], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~42\, u0|ilc|latency_data_or~42, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[29]\, u0|ilc|avmm_rddata[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~29\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[29]~21\, u0|mm_interconnect_1|rsp_mux_003|src_data[29]~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][29], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux2~0\, u0|iofifocontrol_0|Mux2~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[29]\, u0|iofifocontrol_0|avs_readdata[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[29]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~29\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[29]~29\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[29]~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[29]~79\, u0|mm_interconnect_1|rsp_mux_002|src_data[29]~79, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[29]\, u0|mm_bridge_0|rsp_readdata[29], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux1~0\, u0|iofifocontrol_0|Mux1~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[30]\, u0|iofifocontrol_0|avs_readdata[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[30]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~30\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[30]~30\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[30]~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[30]\, u0|mm_interconnect_1|cmd_mux_008|src_data[30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[30]\, u0|ilc|pulse_irq_counter_stop[30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~117\, u0|ilc|Add0~117, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][30]\, u0|ilc|count_reg[0][30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][30]\, u0|ilc|data_store_reg[0][30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][30]\, u0|ilc|latency_data_and_comb[0][30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~117\, u0|ilc|Add2~117, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][30]\, u0|ilc|count_reg[2][30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][30]\, u0|ilc|data_store_reg[2][30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~117\, u0|ilc|Add1~117, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][30]\, u0|ilc|count_reg[1][30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][30]\, u0|ilc|data_store_reg[1][30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][30]\, u0|ilc|latency_data_and_comb[1][30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~43\, u0|ilc|latency_data_or~43, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[30]\, u0|ilc|avmm_rddata[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~30\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[30]~22\, u0|mm_interconnect_1|rsp_mux_003|src_data[30]~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[30]~80\, u0|mm_interconnect_1|rsp_mux_002|src_data[30]~80, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[30]\, u0|mm_bridge_0|rsp_readdata[30], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add1~121\, u0|ilc|Add1~121, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][31]\, u0|ilc|count_reg[1][31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][31]\, u0|ilc|data_store_reg[1][31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][31]\, u0|ilc|latency_data_and_comb[1][31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add0~121\, u0|ilc|Add0~121, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][31]\, u0|ilc|count_reg[0][31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][31]\, u0|ilc|data_store_reg[0][31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][31]\, u0|ilc|latency_data_and_comb[0][31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Add2~121\, u0|ilc|Add2~121, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][31]\, u0|ilc|count_reg[2][31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][31]\, u0|ilc|data_store_reg[2][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~31\, u0|mm_interconnect_1|cmd_mux_002|src_payload~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[31]\, u0|mm_bridge_0|wr_reg_writedata[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[31]~31\, u0|mm_bridge_0|wr_writedata[31]~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[31]\, u0|mm_bridge_0|cmd_writedata[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[31]\, u0|mm_interconnect_1|cmd_mux_008|src_data[31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[31]\, u0|ilc|pulse_irq_counter_stop[31], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~44\, u0|ilc|latency_data_or~44, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[31]\, u0|ilc|avmm_rddata[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~31\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[31]~23\, u0|mm_interconnect_1|rsp_mux_003|src_data[31]~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[31]~81\, u0|mm_interconnect_1|rsp_mux_002|src_data[31]~81, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[31]\, u0|mm_bridge_0|rsp_readdata[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[31]\, u0|mm_interconnect_1|rsp_mux_001|src_data[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector9~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector9~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~6\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~25\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector9~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector9~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[85]\, u0|mm_interconnect_1|cmd_mux_002|src_data[85], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~10\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~27\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[4]\, u0|mm_bridge_0|wr_reg_address[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[4]~11\, u0|mm_bridge_0|wr_address[4]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[4]\, u0|mm_bridge_0|cmd_address[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~28\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~21\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~17\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~21\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~17\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[87]~0\, u0|mm_interconnect_1|cmd_mux_002|src_data[87]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~29\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[7]\, u0|mm_bridge_0|wr_reg_address[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[7]~12\, u0|mm_bridge_0|wr_address[7]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[7]\, u0|mm_bridge_0|cmd_address[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|always1~0\, u0|mm_interconnect_1|router_002|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|always1~1\, u0|mm_interconnect_1|router_002|always1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal3~2\, u0|mm_interconnect_1|router_002|Equal3~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal3~3\, u0|mm_interconnect_1|router_002|Equal3~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal3~1\, u0|mm_interconnect_1|router_002|Equal3~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal0~2\, u0|mm_interconnect_1|router_002|Equal0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal4~0\, u0|mm_interconnect_1|router_002|Equal4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal4~1\, u0|mm_interconnect_1|router_002|Equal4~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan15~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan15~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~65\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~65, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector31~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector31~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~61\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector30~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector30~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~73\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~73, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~15\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector29~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector29~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~69\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~69, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector27~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector27~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~6\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector26~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector26~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~57\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~57, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~53\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~53, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector23~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector23~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~24\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~25\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[8]~feeder\, u0|mm_bridge_0|wr_reg_address[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[8]\, u0|mm_bridge_0|wr_reg_address[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[8]~10\, u0|mm_bridge_0|wr_address[8]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[8]\, u0|mm_bridge_0|cmd_address[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[16]~feeder\, u0|mm_bridge_0|wr_reg_address[16]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[16]\, u0|mm_bridge_0|wr_reg_address[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[16]~7\, u0|mm_bridge_0|wr_address[16]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[16]\, u0|mm_bridge_0|cmd_address[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal6~0\, u0|mm_interconnect_1|router_002|Equal6~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|src_data~0\, u0|mm_interconnect_1|router_002|src_data~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|always1~2\, u0|mm_interconnect_1|router_002|always1~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|always1~3\, u0|mm_interconnect_1|router_002|always1~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|src_channel~0\, u0|mm_interconnect_1|router_002|src_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[7]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_agent|hold_waitrequest~feeder\, u0|mm_interconnect_1|mm_bridge_0_m0_agent|hold_waitrequest~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_agent|hold_waitrequest~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_m0_agent|hold_waitrequest~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src7_valid~0\, u0|mm_interconnect_1|cmd_demux_002|src7_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_valid~0\, u0|mm_interconnect_1|cmd_mux_008|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent|local_read~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent|local_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent|m0_read~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent|m0_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|always0~1\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|always4~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][10]\, u0|ilc|data_store_reg[2][10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][10]\, u0|ilc|count_reg[1][10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][10]\, u0|ilc|data_store_reg[1][10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][10]\, u0|ilc|latency_data_and_comb[1][10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][10]\, u0|ilc|data_store_reg[0][10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][10]\, u0|ilc|latency_data_and_comb[0][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[10]\, u0|mm_interconnect_1|cmd_mux_008|src_data[10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[10]\, u0|ilc|pulse_irq_counter_stop[10], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~12\, u0|ilc|latency_data_or~12, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[10]\, u0|ilc|avmm_rddata[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~10\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[10]~5\, u0|mm_interconnect_1|rsp_mux_003|src_data[10]~5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|ac~0\, u0|jtag_uart|ac~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|ac~1\, u0|jtag_uart|ac~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|ac~2\, u0|jtag_uart|ac~2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|ac\, u0|jtag_uart|ac, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~10\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[10]~6\, u0|mm_interconnect_1|rsp_mux_003|src_data[10]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[10]~41\, u0|mm_interconnect_1|rsp_mux_002|src_data[10]~41, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[10]~42\, u0|mm_interconnect_1|rsp_mux_002|src_data[10]~42, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[10]\, u0|mm_bridge_0|rsp_readdata[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[30]\, u0|mm_interconnect_1|rsp_mux_001|src_data[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~9\, u0|mm_interconnect_1|cmd_mux_002|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[9]\, u0|mm_bridge_0|wr_reg_writedata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[9]~9\, u0|mm_bridge_0|wr_writedata[9]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[9]\, u0|mm_bridge_0|cmd_writedata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[9]\, u0|mm_interconnect_1|cmd_mux_003|src_data[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|always0~0\, u0|led_pio|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[9]\, u0|led_pio|data_out[9], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[9]\, u0|led_pio|readdata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[9]~9\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[9]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[9]\, u0|mm_interconnect_1|cmd_mux_005|src_data[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[9]\, u0|dipsw_pio|irq_mask[9], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out~9\, u0|dipsw_pio|read_mux_out~9, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[9]\, u0|dipsw_pio|readdata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[9]~9\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[9]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[9]~39\, u0|mm_interconnect_1|rsp_mux_002|src_data[9]~39, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][9]\, u0|ilc|data_store_reg[0][9], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~10\, u0|ilc|latency_data_or~10, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][9]\, u0|ilc|count_reg[2][9], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][9]~feeder\, u0|ilc|data_store_reg[2][9]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][9]\, u0|ilc|data_store_reg[2][9], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][9]\, u0|ilc|count_reg[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][9]\, u0|ilc|data_store_reg[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][9]\, u0|ilc|latency_data_and_comb[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[9]\, u0|mm_interconnect_1|cmd_mux_008|src_data[9], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[9]\, u0|ilc|pulse_irq_counter_stop[9], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~11\, u0|ilc|latency_data_or~11, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[9]\, u0|ilc|avmm_rddata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~9\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[9]~3\, u0|mm_interconnect_1|rsp_mux_003|src_data[9]~3, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux22~0\, u0|iofifocontrol_0|Mux22~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux22~1\, u0|iofifocontrol_0|Mux22~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[9]\, u0|iofifocontrol_0|avs_readdata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[9]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~9\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[9]~9\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[9]~9, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|av_readdata[9]\, u0|jtag_uart|av_readdata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~9\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[9]~4\, u0|mm_interconnect_1|rsp_mux_003|src_data[9]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[9]~38\, u0|mm_interconnect_1|rsp_mux_002|src_data[9]~38, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[9]~40\, u0|mm_interconnect_1|rsp_mux_002|src_data[9]~40, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[9]\, u0|mm_bridge_0|rsp_readdata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[29]\, u0|mm_interconnect_1|rsp_mux_001|src_data[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[33]\, u0|mm_interconnect_1|cmd_mux_002|src_data[33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~6\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_byteenable[1]\, u0|mm_bridge_0|wr_reg_byteenable[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_byteenable[1]~2\, u0|mm_bridge_0|wr_byteenable[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_byteenable[1]\, u0|mm_bridge_0|cmd_byteenable[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent|WideOr0~1\, u0|mm_interconnect_1|ilc_avalon_slave_agent|WideOr0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent|WideOr0~2\, u0|mm_interconnect_1|ilc_avalon_slave_agent|WideOr0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent|m0_read\, u0|mm_interconnect_1|ilc_avalon_slave_agent|m0_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|ilc_avalon_slave_translator|read_latency_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_1|ilc_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[1][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[0][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_008|src0_valid~0\, u0|mm_interconnect_1|rsp_demux_008|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|fifo_AF\, u0|jtag_uart|fifo_AF, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|av_readdata[8]~0\, u0|jtag_uart|av_readdata[8]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~8\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[8]~2\, u0|mm_interconnect_1|rsp_mux_003|src_data[8]~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux23~0\, u0|iofifocontrol_0|Mux23~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux23~1\, u0|iofifocontrol_0|Mux23~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[8]\, u0|iofifocontrol_0|avs_readdata[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[8]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~8\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[8]~8\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[8]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[8]~35\, u0|mm_interconnect_1|rsp_mux_002|src_data[8]~35, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][8]\, u0|ilc|count_reg[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][8]\, u0|ilc|data_store_reg[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][8]\, u0|ilc|latency_data_and_comb[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][8]\, u0|ilc|count_reg[2][8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][8]~feeder\, u0|ilc|data_store_reg[2][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][8]\, u0|ilc|data_store_reg[2][8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][8]\, u0|ilc|count_reg[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][8]\, u0|ilc|data_store_reg[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][8]\, u0|ilc|latency_data_and_comb[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[8]\, u0|mm_interconnect_1|cmd_mux_008|src_data[8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[8]\, u0|ilc|pulse_irq_counter_stop[8], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~9\, u0|ilc|latency_data_or~9, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[8]\, u0|ilc|avmm_rddata[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~8\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[8]~1\, u0|mm_interconnect_1|rsp_mux_003|src_data[8]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[8]\, u0|mm_interconnect_1|cmd_mux_003|src_data[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[8]\, u0|led_pio|data_out[8], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[8]\, u0|led_pio|readdata[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[8]~8\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[8]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[8]\, u0|mm_interconnect_1|cmd_mux_005|src_data[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[8]\, u0|dipsw_pio|irq_mask[8], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out~8\, u0|dipsw_pio|read_mux_out~8, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[8]\, u0|dipsw_pio|readdata[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[8]~feeder\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[8]~8\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[8]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[8]~36\, u0|mm_interconnect_1|rsp_mux_002|src_data[8]~36, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[8]~37\, u0|mm_interconnect_1|rsp_mux_002|src_data[8]~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[8]\, u0|mm_bridge_0|rsp_readdata[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[28]\, u0|mm_interconnect_1|rsp_mux_001|src_data[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~49\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~12\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector22~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector22~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector21~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector21~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~8\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~7\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~20\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~12\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~22\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~23\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~10\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~11\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~13\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~21\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[13]\, u0|mm_bridge_0|wr_reg_address[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[13]~8\, u0|mm_bridge_0|wr_address[13]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[13]\, u0|mm_bridge_0|cmd_address[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal0~1\, u0|mm_interconnect_1|router_002|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[6]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src6_valid~0\, u0|mm_interconnect_1|cmd_demux_002|src6_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src6_valid~1\, u0|mm_interconnect_1|cmd_demux_002|src6_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|arb|grant[1]~1\, u0|mm_interconnect_1|cmd_mux_007|arb|grant[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_007|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|local_read~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent|local_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_valid~1\, u0|mm_interconnect_1|cmd_mux_007|src_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|fifo_rd~0\, u0|jtag_uart|fifo_rd~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|fifo_rd~1\, u0|jtag_uart|fifo_rd~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|fifo_rd~2\, u0|jtag_uart|fifo_rd~2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|t_dav\, u0|jtag_uart|t_dav, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|wr_rfifo\, u0|jtag_uart|wr_rfifo, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~4\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~4, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[2]\, u0|mm_interconnect_1|cmd_mux_007|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[3]\, u0|mm_interconnect_1|cmd_mux_007|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[4]\, u0|mm_interconnect_1|cmd_mux_007|src_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[5]\, u0|mm_interconnect_1|cmd_mux_007|src_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[6]\, u0|fpga_only_master|transacto|p2m|writedata[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[6]\, u0|mm_interconnect_1|cmd_mux_007|src_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_data[7]\, u0|mm_interconnect_1|cmd_mux_007|src_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~10, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~11, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~12, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~13\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~13, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[1], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[5], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[6], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~4\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[7]~31\, u0|mm_interconnect_1|rsp_mux_002|src_data[7]~31, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][7]\, u0|ilc|count_reg[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][7]\, u0|ilc|data_store_reg[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][7]\, u0|ilc|latency_data_and_comb[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][7]\, u0|ilc|count_reg[0][7], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][7]\, u0|ilc|data_store_reg[0][7], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~4\, u0|ilc|latency_data_or~4, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][7]\, u0|ilc|data_store_reg[2][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[7]\, u0|mm_interconnect_1|cmd_mux_008|src_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[7]\, u0|ilc|pulse_irq_counter_stop[7], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~5\, u0|ilc|latency_data_or~5, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[7]\, u0|ilc|avmm_rddata[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~4\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[7]~32\, u0|mm_interconnect_1|rsp_mux_002|src_data[7]~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[7]\, u0|mm_interconnect_1|cmd_mux_005|src_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[7]\, u0|dipsw_pio|irq_mask[7], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out~7\, u0|dipsw_pio|read_mux_out~7, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[7]\, u0|dipsw_pio|readdata[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[7]~7\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[7]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[7]\, u0|mm_interconnect_1|cmd_mux_003|src_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[7]\, u0|led_pio|data_out[7], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[7]\, u0|led_pio|readdata[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[7]~7\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[7]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[7]~33\, u0|mm_interconnect_1|rsp_mux_002|src_data[7]~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[7]~34\, u0|mm_interconnect_1|rsp_mux_002|src_data[7]~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[7]\, u0|mm_bridge_0|rsp_readdata[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[27]\, u0|mm_interconnect_1|rsp_mux_001|src_data[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~4\, u0|mm_interconnect_1|cmd_mux_002|src_payload~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[3]\, u0|mm_bridge_0|wr_reg_writedata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[3]~4\, u0|mm_bridge_0|wr_writedata[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[3]\, u0|mm_bridge_0|cmd_writedata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[3]\, u0|mm_interconnect_1|cmd_mux|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~3\, u0|iofifocontrol_0|InFifoData_reg~3, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[3]\, u0|iofifocontrol_0|InFifoData_reg[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector28~0\, FPGA0|EvSim|Selector28~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[8]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[8]~8\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[8]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[2][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][8]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][8]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[8]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector25~1\, FPGA0|EvSim|DAQ_System|EB|Selector25~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector25~2\, FPGA0|EvSim|DAQ_System|EB|Selector25~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~42\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~42, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~37\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~33\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~29\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~17\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~25\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~21\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|counterReset\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|counterReset, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~41\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[1]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~37\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~33\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[3]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~29\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[4]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~25\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[5]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~21\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[6]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~17\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[7]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[5]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~13\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[8]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~9\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[9]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[10]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[11]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Counter_EB|value_temp[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector24~4\, FPGA0|EvSim|DAQ_System|EB|Selector24~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[9]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~13\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector23~3\, FPGA0|EvSim|DAQ_System|EB|Selector23~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[10]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~9\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Selector22~4\, FPGA0|EvSim|DAQ_System|EB|Selector22~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[11]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~6\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~7\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan0~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector0~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|present_state.idle\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|present_state.idle, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][25]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[2][25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Header2_Variable[25]\, FPGA0|EvSim|DAQ_System|EB|Header2_Variable[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector12~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector12~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector12~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector12~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector12~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector12~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector12~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector12~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a58, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w26_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w26_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux5~0\, u0|iofifocontrol_0|Mux5~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[26]\, u0|iofifocontrol_0|avs_readdata[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[26]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~26\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[26]~26\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[26]~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[26]\, u0|mm_interconnect_1|rsp_mux_001|src_data[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~3\, u0|mm_interconnect_1|cmd_mux_002|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[2]\, u0|mm_bridge_0|wr_reg_writedata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[2]~3\, u0|mm_bridge_0|wr_writedata[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[2]\, u0|mm_bridge_0|cmd_writedata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[2]\, u0|mm_interconnect_1|cmd_mux|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~2\, u0|iofifocontrol_0|InFifoData_reg~2, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[2]\, u0|iofifocontrol_0|InFifoData_reg[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector29~0\, FPGA0|EvSim|Selector29~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[9]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|LessThan1~1\, FPGA0|EvSim|DAQ_System|Registers|LessThan1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|LessThan1~0\, FPGA0|EvSim|DAQ_System|Registers|LessThan1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|LessThan1~3\, FPGA0|EvSim|DAQ_System|Registers|LessThan1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|LessThan1~2\, FPGA0|EvSim|DAQ_System|Registers|LessThan1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|LessThan0~0\, FPGA0|EvSim|DAQ_System|Registers|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|LessThan0~1\, FPGA0|EvSim|DAQ_System|Registers|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~1\, FPGA0|EvSim|DAQ_System|Registers|DataOut~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[10][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[11][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[14][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[15][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux31~3\, FPGA0|EvSim|DAQ_System|Registers|Mux31~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[0][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux31~0\, FPGA0|EvSim|DAQ_System|Registers|Mux31~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[8][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[12][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[9][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[13][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux31~2\, FPGA0|EvSim|DAQ_System|Registers|Mux31~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[7][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[3][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux31~1\, FPGA0|EvSim|DAQ_System|Registers|Mux31~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux31~4\, FPGA0|EvSim|DAQ_System|Registers|Mux31~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[0]~feeder\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[0]\, FPGA0|EvSim|DAQ_System|EB|outTriggerCounter[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[3][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[9][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[1][0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading2[0]\, adc_0|adc_mega_0|ADC_CTRL|reading2[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH2[0]\, adc_0|adc_mega_0|CH2[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[11][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux63~1\, FPGA0|EvSim|DAQ_System|Registers|Mux63~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outClkCounter[0]\, FPGA0|EvSim|DAQ_System|EB|outClkCounter[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[5][0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading6[0]\, adc_0|adc_mega_0|ADC_CTRL|reading6[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH6[0]\, adc_0|adc_mega_0|CH6[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[13][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[7][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[15][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux63~3\, FPGA0|EvSim|DAQ_System|Registers|Mux63~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[3][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[3][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|Busy~0\, FPGA0|EvSim|DAQ_System|EB|Busy~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Error_busy~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Error_busy~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Error_busy\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Error_busy, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[2][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[2][0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading0[0]\, adc_0|adc_mega_0|ADC_CTRL|reading0[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH0[0]\, adc_0|adc_mega_0|CH0[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[10][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[8][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux63~0\, FPGA0|EvSim|DAQ_System|Registers|Mux63~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[0]\, FPGA0|EvSim|DAQ_System|EB|outLSB_ClkCounter[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[6][0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|reading4[0]\, adc_0|adc_mega_0|ADC_CTRL|reading4[0], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|CH4[0]\, adc_0|adc_mega_0|CH4[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[12][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[0]~feeder\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|outBCOCounter[0]\, FPGA0|EvSim|DAQ_System|EB|outBCOCounter[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][0]\, FPGA0|EvSim|DAQ_System|Registers|Monitor_Registers[4][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux63~2\, FPGA0|EvSim|DAQ_System|Registers|Mux63~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Mux63~4\, FPGA0|EvSim|DAQ_System|Registers|Mux63~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut~2\, FPGA0|EvSim|DAQ_System|Registers|DataOut~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|DataOut[0]\, FPGA0|EvSim|DAQ_System|Registers|DataOut[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector40~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector40~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[25]\, u0|iofifocontrol_0|InFifoData_reg[25], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux6~0\, u0|iofifocontrol_0|Mux6~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[25]\, u0|iofifocontrol_0|avs_readdata[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[25]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~25\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[25]~25\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[25]~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[25]\, u0|mm_interconnect_1|rsp_mux_001|src_data[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~0\, u0|mm_interconnect_1|cmd_mux_002|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[1]\, u0|mm_bridge_0|wr_reg_writedata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_writedata[1]~0\, u0|mm_bridge_0|wr_writedata[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[1]\, u0|mm_bridge_0|cmd_writedata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[1]\, u0|mm_interconnect_1|cmd_mux|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~1\, u0|iofifocontrol_0|InFifoData_reg~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[1]~DUPLICATE\, u0|iofifocontrol_0|InFifoData_reg[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector32~0\, FPGA0|EvSim|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[4]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~9\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~13\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~17\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~21\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan4~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan4~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~25\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Add2~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan4~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan4~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.erase\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.erase, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector0~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.idle\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.idle, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|process_2~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|process_2~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Data_Ready\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Data_Ready, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|future_state.LocalRX_Length~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|future_state.LocalRX_Length~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|_~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|empty_dff\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|empty_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|valid_rreq~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|valid_rreq~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux7~0\, u0|iofifocontrol_0|Mux7~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[24]\, u0|iofifocontrol_0|avs_readdata[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[24]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~24\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[24]~24\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[24]~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[24]\, u0|mm_interconnect_1|rsp_mux_001|src_data[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[0]\, u0|mm_interconnect_1|cmd_mux|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~0\, u0|iofifocontrol_0|InFifoData_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[0]\, u0|iofifocontrol_0|InFifoData_reg[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector33~2\, FPGA0|EvSim|Selector33~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal0~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal0~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal0~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Equal0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|next_state.catchState~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|next_state.catchState~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.catchState\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.catchState, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.changeState\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.changeState, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector6~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|internalRdreq~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|internalRdreq~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|internalRdreq~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|internalRdreq~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|low_addressa[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan1~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan1~2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan1~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan1~3\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|next_state.footer1~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|next_state.footer1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.footer1~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.footer1~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.footer2\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.footer2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|valid_wreq~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|valid_wreq~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|valid_wreq~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|OutFifo|scfifo_component|auto_generated|dpfifo|valid_wreq~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[2]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[0]\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|sequenceLength_RX[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~4\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~5\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~8\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|LessThan1~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector3~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|actual_state.idle\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|actual_state.idle, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|_~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|RX_Fifo|scfifo_component|auto_generated|dpfifo|valid_rreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|wrreqToOutFifo_reg\, FPGA0|wrreqToOutFifo_reg, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|valid_wreq\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux25~0\, u0|iofifocontrol_0|Mux25~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux25~1\, u0|iofifocontrol_0|Mux25~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[6]\, u0|iofifocontrol_0|avs_readdata[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[6]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~6\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[6]~6, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][6]\, u0|ilc|data_store_reg[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][6]\, u0|ilc|latency_data_and_comb[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][6]\, u0|ilc|data_store_reg[1][6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][6]\, u0|ilc|latency_data_and_comb[1][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[6]\, u0|mm_interconnect_1|cmd_mux_008|src_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[6]\, u0|ilc|pulse_irq_counter_stop[6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][6]\, u0|ilc|count_reg[2][6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][6]\, u0|ilc|data_store_reg[2][6], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~6\, u0|ilc|latency_data_or~6, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[6]\, u0|ilc|avmm_rddata[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~5\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[6]~28\, u0|mm_interconnect_1|rsp_mux_002|src_data[6]~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~5\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[6]~27\, u0|mm_interconnect_1|rsp_mux_002|src_data[6]~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[6]\, u0|mm_interconnect_1|cmd_mux_005|src_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[6]\, u0|dipsw_pio|irq_mask[6], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out~6\, u0|dipsw_pio|read_mux_out~6, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[6]\, u0|dipsw_pio|readdata[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[6]~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[6]~6\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[6]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[6]~29\, u0|mm_interconnect_1|rsp_mux_002|src_data[6]~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[6]~30\, u0|mm_interconnect_1|rsp_mux_002|src_data[6]~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[6]\, u0|mm_bridge_0|rsp_readdata[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[23]\, u0|mm_interconnect_1|rsp_mux_001|src_data[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~45\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[15]~11\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[15]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[16]~10\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[16]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~18\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~16\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~17\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~14\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~15\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~19\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector14~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector14~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[17]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[17]~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[17]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~4\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~5\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[17]\, u0|mm_bridge_0|wr_reg_address[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[17]~0\, u0|mm_bridge_0|wr_address[17]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[17]~DUPLICATE\, u0|mm_bridge_0|cmd_address[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src7_valid~1\, u0|mm_interconnect_1|cmd_demux_002|src7_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|arb|grant[1]~1\, u0|mm_interconnect_1|cmd_mux_008|arb|grant[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_008|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[43]\, u0|mm_interconnect_1|cmd_mux_008|src_data[43], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Equal5~0\, u0|ilc|Equal5~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][5]\, u0|ilc|count_reg[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][5]\, u0|ilc|data_store_reg[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][5]\, u0|ilc|latency_data_and_comb[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][5]\, u0|ilc|count_reg[2][5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][5]\, u0|ilc|data_store_reg[2][5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][5]\, u0|ilc|count_reg[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][5]\, u0|ilc|data_store_reg[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][5]\, u0|ilc|latency_data_and_comb[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[5]\, u0|mm_interconnect_1|cmd_mux_008|src_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[5]\, u0|ilc|pulse_irq_counter_stop[5], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~7\, u0|ilc|latency_data_or~7, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[5]\, u0|ilc|avmm_rddata[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~6\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[5]~24\, u0|mm_interconnect_1|rsp_mux_002|src_data[5]~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~6\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[5]~23\, u0|mm_interconnect_1|rsp_mux_002|src_data[5]~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[5]\, u0|mm_interconnect_1|cmd_mux_005|src_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[5]~feeder\, u0|dipsw_pio|irq_mask[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[5]\, u0|dipsw_pio|irq_mask[5], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out~5\, u0|dipsw_pio|read_mux_out~5, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[5]\, u0|dipsw_pio|readdata[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[5]~5\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[5]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[5]~25\, u0|mm_interconnect_1|rsp_mux_002|src_data[5]~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]~DUPLICATE\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux26~0\, u0|iofifocontrol_0|Mux26~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux26~1\, u0|iofifocontrol_0|Mux26~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[5]\, u0|iofifocontrol_0|avs_readdata[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[5]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~5\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[5]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[5]~26\, u0|mm_interconnect_1|rsp_mux_002|src_data[5]~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[5]\, u0|mm_bridge_0|rsp_readdata[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[22]\, u0|mm_interconnect_1|rsp_mux_001|src_data[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector5~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector12~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector12~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector12~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector12~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[82]\, u0|mm_interconnect_1|cmd_mux_002|src_data[82], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~18\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[83]\, u0|mm_interconnect_1|cmd_mux_002|src_data[83], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~34\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~35\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~35, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[2]~feeder\, u0|mm_bridge_0|wr_reg_address[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[2]\, u0|mm_bridge_0|wr_reg_address[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[2]~15\, u0|mm_bridge_0|wr_address[2]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[2]\, u0|mm_bridge_0|cmd_address[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~14\, u0|mm_interconnect_1|cmd_mux_005|src_payload~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[81]~1\, u0|mm_interconnect_1|cmd_mux_005|src_data[81]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[89]\, u0|mm_interconnect_1|cmd_mux_005|src_data[89], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload~0\, u0|mm_interconnect_1|cmd_mux_005|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[82]\, u0|mm_interconnect_1|cmd_mux_005|src_data[82], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[81]\, u0|mm_interconnect_1|cmd_mux_005|src_data[81], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[83]\, u0|mm_interconnect_1|cmd_mux_005|src_data[83], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[4]\, u0|mm_interconnect_1|cmd_mux_005|src_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[4]~feeder\, u0|dipsw_pio|irq_mask[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|irq_mask[4]\, u0|dipsw_pio|irq_mask[4], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out~4\, u0|dipsw_pio|read_mux_out~4, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[4]\, u0|dipsw_pio|readdata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[4]~4\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[4]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[4]~21\, u0|mm_interconnect_1|rsp_mux_002|src_data[4]~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux27~0\, u0|iofifocontrol_0|Mux27~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux27~1\, u0|iofifocontrol_0|Mux27~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[4]\, u0|iofifocontrol_0|avs_readdata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~4\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[4]~4, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][4]\, u0|ilc|data_store_reg[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][4]\, u0|ilc|latency_data_and_comb[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][4]\, u0|ilc|count_reg[1][4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][4]\, u0|ilc|data_store_reg[1][4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][4]\, u0|ilc|latency_data_and_comb[1][4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][4]\, u0|ilc|count_reg[2][4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][4]\, u0|ilc|data_store_reg[2][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[4]\, u0|mm_interconnect_1|cmd_mux_008|src_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[4]\, u0|ilc|pulse_irq_counter_stop[4], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~0\, u0|ilc|latency_data_or~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[4]\, u0|ilc|avmm_rddata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[4]~20\, u0|mm_interconnect_1|rsp_mux_002|src_data[4]~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[4]~19\, u0|mm_interconnect_1|rsp_mux_002|src_data[4]~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[4]~22\, u0|mm_interconnect_1|rsp_mux_002|src_data[4]~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[4]\, u0|mm_bridge_0|rsp_readdata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[21]\, u0|mm_interconnect_1|rsp_mux_001|src_data[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[20]\, u0|mm_interconnect_1|cmd_mux|src_data[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~20\, u0|iofifocontrol_0|InFifoData_reg~20, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[20]\, u0|iofifocontrol_0|InFifoData_reg[20], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux11~0\, u0|iofifocontrol_0|Mux11~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[20]\, u0|iofifocontrol_0|avs_readdata[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[20]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~20\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[20]~20\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[20]~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[20]\, u0|mm_interconnect_1|rsp_mux_001|src_data[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~6\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector28~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector28~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[89]\, u0|mm_interconnect_1|cmd_mux_004|src_data[89], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~0\, u0|mm_interconnect_1|cmd_mux_004|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~15\, u0|mm_interconnect_1|cmd_mux_004|src_payload~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[81]\, u0|mm_interconnect_1|cmd_mux_004|src_data[81], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[82]\, u0|mm_interconnect_1|cmd_mux_004|src_data[82], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~2\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector10~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector10~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[84]\, u0|mm_interconnect_1|cmd_mux_004|src_data[84], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|edge_capture[3]~DUPLICATE\, u0|button_pio|edge_capture[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|read_mux_out[3]~3\, u0|button_pio|read_mux_out[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|readdata[3]\, u0|button_pio|readdata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|out_data[3]~3\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|out_data[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[3]~16\, u0|mm_interconnect_1|rsp_mux_002|src_data[3]~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[3]~14\, u0|mm_interconnect_1|rsp_mux_002|src_data[3]~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux28~0\, u0|iofifocontrol_0|Mux28~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux28~1\, u0|iofifocontrol_0|Mux28~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[3]\, u0|iofifocontrol_0|avs_readdata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[3]\, u0|mm_interconnect_1|cmd_mux_008|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[3]\, u0|ilc|pulse_irq_counter_stop[3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][3]\, u0|ilc|data_store_reg[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][3]\, u0|ilc|latency_data_and_comb[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][3]\, u0|ilc|count_reg[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][3]\, u0|ilc|data_store_reg[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~1\, u0|ilc|latency_data_or~1, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][3]\, u0|ilc|count_reg[2][3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][3]\, u0|ilc|data_store_reg[2][3], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or~2\, u0|ilc|latency_data_or~2, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[3]\, u0|ilc|avmm_rddata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[3]~15\, u0|mm_interconnect_1|rsp_mux_002|src_data[3]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[3]~17\, u0|mm_interconnect_1|rsp_mux_002|src_data[3]~17, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out[3]~3\, u0|dipsw_pio|read_mux_out[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[3]\, u0|dipsw_pio|readdata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[3]~3\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[3]~18\, u0|mm_interconnect_1|rsp_mux_002|src_data[3]~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[3]\, u0|mm_bridge_0|rsp_readdata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[19]\, u0|mm_interconnect_1|rsp_mux_001|src_data[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[76]\, u0|mm_interconnect_1|cmd_mux_004|src_data[76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[77]~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[77]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[78]~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[78]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[79]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[79]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~6\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~7\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[83]\, u0|mm_interconnect_1|cmd_mux_004|src_data[83], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|read_mux_out[2]~2\, u0|button_pio|read_mux_out[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|readdata[2]\, u0|button_pio|readdata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|out_data[2]~2\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|out_data[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[2]\, u0|mm_interconnect_1|cmd_mux_003|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[2]\, u0|led_pio|data_out[2], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[2]\, u0|led_pio|readdata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[2]~2\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[2]~12\, u0|mm_interconnect_1|rsp_mux_002|src_data[2]~12, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out[2]~2\, u0|dipsw_pio|read_mux_out[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[2]\, u0|dipsw_pio|readdata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[2]~2\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux29~0\, u0|iofifocontrol_0|Mux29~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux29~1\, u0|iofifocontrol_0|Mux29~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[2]\, u0|iofifocontrol_0|avs_readdata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[2]~11\, u0|mm_interconnect_1|rsp_mux_002|src_data[2]~11, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][2]\, u0|ilc|data_store_reg[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][2]\, u0|ilc|latency_data_and_comb[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[0][2]\, u0|ilc|count_reg[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][2]\, u0|ilc|data_store_reg[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or[2]~3\, u0|ilc|latency_data_or[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop_and_comb[2]\, u0|ilc|pulse_irq_counter_stop_and_comb[2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][2]\, u0|ilc|data_store_reg[2][2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[2][2]\, u0|ilc|latency_data_and_comb[2][2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Equal7~1\, u0|ilc|Equal7~1, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|irq_active_comb[2]\, u0|ilc|irq_active_comb[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[41]\, u0|mm_interconnect_1|cmd_mux_008|src_data[41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_008|src_data[42]\, u0|mm_interconnect_1|cmd_mux_008|src_data[42], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg~0\, u0|ilc|readdata_valid_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg~1\, u0|ilc|readdata_valid_reg~1, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg[2]\, u0|ilc|readdata_valid_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|read_data_valid_and_comb[2]\, u0|ilc|read_data_valid_and_comb[2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or[2]\, u0|ilc|latency_data_or[2], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[2]\, u0|ilc|avmm_rddata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[2]~10\, u0|mm_interconnect_1|rsp_mux_002|src_data[2]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[2]~13\, u0|mm_interconnect_1|rsp_mux_002|src_data[2]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[2]\, u0|mm_bridge_0|rsp_readdata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[18]\, u0|mm_interconnect_1|rsp_mux_001|src_data[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[31]\, u0|mm_interconnect_1|cmd_mux|src_data[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg~31\, u0|iofifocontrol_0|InFifoData_reg~31, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[31]~DUPLICATE\, u0|iofifocontrol_0|InFifoData_reg[31]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~6\, FPGA0|InCmd|process_1~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~5\, FPGA0|InCmd|process_1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~7\, FPGA0|InCmd|process_1~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|process_1~8\, FPGA0|InCmd|process_1~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector4~1\, FPGA0|InCmd|Selector4~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector37~0\, FPGA0|InCmd|Selector37~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|lastwordreceived\, FPGA0|InCmd|lastwordreceived, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|readreq~0\, FPGA0|InCmd|readreq~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|readreq~1\, FPGA0|InCmd|readreq~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|readreq\, FPGA0|InCmd|readreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~1\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Ethernet_Wrreq~0\, FPGA0|InCmd|Ethernet_Wrreq~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~0\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|valid_wreq\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector34~0\, FPGA0|EvSim|Selector34~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|Selector34~1\, FPGA0|EvSim|Selector34~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[23]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|address[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|LessThan1~4\, FPGA0|EvSim|DAQ_System|Registers|LessThan1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|LessThan1~5\, FPGA0|EvSim|DAQ_System|Registers|LessThan1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Data_ValidOut~0\, FPGA0|EvSim|DAQ_System|Registers|Data_ValidOut~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Data_ValidOut\, FPGA0|EvSim|DAQ_System|Registers|Data_ValidOut, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector3~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.waitToread\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.waitToread, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector41~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector41~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.readRegister\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.readRegister, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector2~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.addressToRead\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.addressToRead, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|process_2~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|process_2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan0~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan0~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector1~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.waiting\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.waiting, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.dataToWrite\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.dataToWrite, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|internalEnable~9\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|internalEnable~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|internalEnable\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|internalEnable, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~17\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[2]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~5\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[4]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~9\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~13\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[6]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|next_state.lengthCapture~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|next_state.lengthCapture~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.lengthCapture\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.lengthCapture, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.decode\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.decode, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|counterReset\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|counterReset, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[3]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[3]~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Counter|value_temp[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan4~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan4~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan4~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector7~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector7~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector7~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector7~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|valid_rreq\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|valid_rreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[0]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[0]~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[0]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[6][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[6][0]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[6][0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[6][0]~DUPLICATE\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[6][0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalEndOfEvent~0\, FPGA0|EvSim|internalEndOfEvent~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|pastendOfEvent\, FPGA0|EvSim|DAQ_System|EB|pastendOfEvent, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|internalReadingEvent~0\, FPGA0|EvSim|DAQ_System|EB|internalReadingEvent~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|internalReadingEvent\, FPGA0|EvSim|DAQ_System|EB|internalReadingEvent, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][6]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][7]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][2]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][1]~DUPLICATE\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[4][1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|process_0~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|process_0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][3]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|process_0~1\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|process_0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][5]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][4]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[4][4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|process_0~2\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|process_0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|process_0~3\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|process_0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.Run\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.Run, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector4~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.EndOfRun\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.EndOfRun, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|counterReset\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|counterReset, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[0]\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Counter|value_temp[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Equal3~1\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Equal3~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector3~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.Run~DUPLICATE\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.Run~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Internal_Trigger_candidate~1\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Internal_Trigger_candidate~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Internal_Trigger_candidate\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Internal_Trigger_candidate, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|oldinTrigger\, FPGA0|EvSim|DAQ_System|EB|oldinTrigger, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|next_state.lengthDeclaration~0\, FPGA0|EvSim|ES_dummy|next_state.lengthDeclaration~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.lengthDeclaration\, FPGA0|EvSim|ES_dummy|present_state.lengthDeclaration, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.header_1\, FPGA0|EvSim|ES_dummy|present_state.header_1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.header_2\, FPGA0|EvSim|ES_dummy|present_state.header_2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.header_3\, FPGA0|EvSim|ES_dummy|present_state.header_3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.header_4~DUPLICATE\, FPGA0|EvSim|ES_dummy|present_state.header_4~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Selector1~1\, FPGA0|EvSim|ES_dummy|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.sequence~DUPLICATE\, FPGA0|EvSim|ES_dummy|present_state.sequence~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|next_state.footer_1~0\, FPGA0|EvSim|ES_dummy|next_state.footer_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.footer_1\, FPGA0|EvSim|ES_dummy|present_state.footer_1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.footer_2~DUPLICATE\, FPGA0|EvSim|ES_dummy|present_state.footer_2~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.footer_3\, FPGA0|EvSim|ES_dummy|present_state.footer_3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|Selector0~0\, FPGA0|EvSim|ES_dummy|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|ES_dummy|present_state.idle\, FPGA0|EvSim|ES_dummy|present_state.idle, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[6][0]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[6][0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|internalData_valid~0\, FPGA0|EvSim|internalData_valid~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|pastDataValid\, FPGA0|EvSim|DAQ_System|EB|pastDataValid, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|valid_wreq\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, FPGA0|EvSim|DAQ_System|EB|FifoMetadata|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|EB|out_Ready~2\, FPGA0|EvSim|DAQ_System|EB|out_Ready~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|present_state.idle~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|present_state.idle~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector1~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|present_state.EventBuilder_Length\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|present_state.EventBuilder_Length, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector2~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|present_state.readEventBuilder\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|present_state.readEventBuilder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector5~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~2\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~1\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~0\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~3\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|_~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff, DE10DAQ_TOP, 1
instance = comp, \FPGA0|process_1~1\, FPGA0|process_1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|readFromDAQ\, FPGA0|readFromDAQ, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\, FPGA0|EvSim|DAQ_System|LocalEthernetTX|Data_Fifo|scfifo_component|auto_generated|dpfifo|valid_rreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|writeReqToOutFifo~feeder\, FPGA0|writeReqToOutFifo~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|writeReqToOutFifo\, FPGA0|writeReqToOutFifo, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|valid_wreq\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dffe_af~5\, FPGA0|EVF|scfifo_component|auto_generated|dffe_af~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dffe_af~4\, FPGA0|EVF|scfifo_component|auto_generated|dffe_af~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dffe_af~3\, FPGA0|EVF|scfifo_component|auto_generated|dffe_af~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dffe_af\, FPGA0|EVF|scfifo_component|auto_generated|dffe_af, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~3\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~2\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~4\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af\, FPGA0|InCmd|CmdFifo|scfifo_component|auto_generated|dffe_af, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux14~0\, u0|iofifocontrol_0|Mux14~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux14~1\, u0|iofifocontrol_0|Mux14~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[17]\, u0|iofifocontrol_0|avs_readdata[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[17]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~17\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[17]~17\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[17]~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[17]\, u0|mm_interconnect_1|rsp_mux_001|src_data[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~14\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~32\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[84]\, u0|mm_interconnect_1|cmd_mux_002|src_data[84], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~6\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~33\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[3]\, u0|mm_bridge_0|wr_reg_address[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[3]~14\, u0|mm_bridge_0|wr_address[3]~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[3]\, u0|mm_bridge_0|cmd_address[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~9\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~11\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[81]~1\, u0|mm_interconnect_1|cmd_mux|src_data[81]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[84]\, u0|mm_interconnect_1|cmd_mux|src_data[84], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~14\, u0|mm_interconnect_1|cmd_mux|src_payload~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~0\, u0|mm_interconnect_1|cmd_mux|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[81]\, u0|mm_interconnect_1|cmd_mux|src_data[81], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[82]\, u0|mm_interconnect_1|cmd_mux|src_data[82], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE\, FPGA0|RegEVF|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoData_reg[1]\, u0|iofifocontrol_0|InFifoData_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux30~0\, u0|iofifocontrol_0|Mux30~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux30~1\, u0|iofifocontrol_0|Mux30~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[1]\, u0|iofifocontrol_0|avs_readdata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[1]~5\, u0|mm_interconnect_1|rsp_mux_002|src_data[1]~5, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop_and_comb[1]\, u0|ilc|pulse_irq_counter_stop_and_comb[1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][1]\, u0|ilc|data_store_reg[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][1]\, u0|ilc|latency_data_and_comb[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|irq_active_comb[1]\, u0|ilc|irq_active_comb[1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[2][1]\, u0|ilc|count_reg[2][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][1]\, u0|ilc|data_store_reg[2][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[2][1]\, u0|ilc|latency_data_and_comb[2][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|count_reg[1][1]\, u0|ilc|count_reg[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][1]\, u0|ilc|data_store_reg[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][1]\, u0|ilc|latency_data_and_comb[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg~2\, u0|ilc|readdata_valid_reg~2, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg~3\, u0|ilc|readdata_valid_reg~3, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg[1]\, u0|ilc|readdata_valid_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|read_data_valid_and_comb[1]\, u0|ilc|read_data_valid_and_comb[1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or[1]\, u0|ilc|latency_data_or[1], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[1]\, u0|ilc|avmm_rddata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[1]~6\, u0|mm_interconnect_1|rsp_mux_002|src_data[1]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[1]~7\, u0|mm_interconnect_1|rsp_mux_002|src_data[1]~7, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out[1]~1\, u0|dipsw_pio|read_mux_out[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[1]\, u0|dipsw_pio|readdata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[1]~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[1]\, u0|mm_interconnect_1|cmd_mux_003|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[1]\, u0|led_pio|data_out[1], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[1]\, u0|led_pio|readdata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|read_mux_out[1]~1\, u0|button_pio|read_mux_out[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|readdata[1]\, u0|button_pio|readdata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|out_data[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[1]~8\, u0|mm_interconnect_1|rsp_mux_002|src_data[1]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[1]~9\, u0|mm_interconnect_1|rsp_mux_002|src_data[1]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[1]\, u0|mm_bridge_0|rsp_readdata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[16]\, u0|mm_interconnect_1|rsp_mux_001|src_data[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[80]~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[80]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[76]~6\, u0|mm_interconnect_1|cmd_mux|src_data[76]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[76]\, u0|mm_interconnect_1|cmd_mux|src_data[76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|update_grant~0\, u0|mm_interconnect_1|cmd_mux|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|packet_in_progress\, u0|mm_interconnect_1|cmd_mux|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal5~0\, u0|mm_interconnect_1|router|Equal5~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~2\, u0|mm_interconnect_1|router|Equal2~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~1\, u0|mm_interconnect_1|router|Equal2~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[18]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector13~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector13~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[18]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~3\, u0|mm_interconnect_1|router|Equal2~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~4\, u0|mm_interconnect_1|router|Equal2~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal5~1\, u0|mm_interconnect_1|router|Equal5~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal5~3\, u0|mm_interconnect_1|router|Equal5~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|src_data~0\, u0|mm_interconnect_1|router|src_data~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|src_data~2\, u0|mm_interconnect_1|router|src_data~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|Equal0~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|src_data~1\, u0|mm_interconnect_1|router|src_data~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|Equal0~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src0_valid~0\, u0|mm_interconnect_1|cmd_demux|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src0_valid~1\, u0|mm_interconnect_1|cmd_demux_003|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[2]~0\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[2]~1\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|adder|full_adder.cout[1]\, u0|mm_interconnect_1|cmd_mux|arb|adder|full_adder.cout[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[2]\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|adder|full_adder.cout[2]\, u0|mm_interconnect_1|cmd_mux|arb|adder|full_adder.cout[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[3]\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|adder|cout~0\, u0|mm_interconnect_1|cmd_mux|arb|adder|cout~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux|arb|grant[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~1\, u0|mm_interconnect_1|cmd_mux|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src1_valid~0\, u0|mm_interconnect_1|rsp_demux|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src1_valid\, u0|mm_interconnect_1|rsp_demux|src1_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[15]\, u0|mm_interconnect_1|rsp_mux_001|src_data[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~7\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[84]\, u0|mm_interconnect_1|cmd_mux_005|src_data[84], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~2\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|read_mux_out[0]~0\, u0|dipsw_pio|read_mux_out[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|dipsw_pio|readdata[0]\, u0|dipsw_pio|readdata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|av_readdata_pre[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|mem[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rdata_fifo|out_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|read_mux_out[0]~0\, u0|button_pio|read_mux_out[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|button_pio|readdata[0]\, u0|button_pio|readdata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|out_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[0]\, u0|mm_interconnect_1|cmd_mux_003|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[0]\, u0|led_pio|data_out[0], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[0]\, u0|led_pio|readdata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[0]~2\, u0|mm_interconnect_1|rsp_mux_002|src_data[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~7\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux31~0\, u0|iofifocontrol_0|Mux31~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux31~1\, u0|iofifocontrol_0|Mux31~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[0]\, u0|iofifocontrol_0|avs_readdata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[0]~1\, u0|mm_interconnect_1|rsp_mux_002|src_data[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg[0]\, u0|ilc|readdata_valid_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg~4\, u0|ilc|readdata_valid_reg~4, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg~5\, u0|ilc|readdata_valid_reg~5, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|readdata_valid_reg[0]~DUPLICATE\, u0|ilc|readdata_valid_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|read_data_valid_and_comb[0]\, u0|ilc|read_data_valid_and_comb[0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[1][0]\, u0|ilc|data_store_reg[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Equal7~2\, u0|ilc|Equal7~2, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[0][0]\, u0|ilc|data_store_reg[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_and_comb[0][0]\, u0|ilc|latency_data_and_comb[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|data_store_reg[2][0]\, u0|ilc|data_store_reg[2][0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|ilc_ctrl_and_comb[0]\, u0|ilc|ilc_ctrl_and_comb[0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or[0]~8\, u0|ilc|latency_data_or[0]~8, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|Equal1~0\, u0|ilc|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \u0|ilc|latency_data_or[0]\, u0|ilc|latency_data_or[0], DE10DAQ_TOP, 1
instance = comp, \u0|ilc|avmm_rddata[0]\, u0|ilc|avmm_rddata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~7\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rdata_fifo|mem[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[0]~0\, u0|mm_interconnect_1|rsp_mux_002|src_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_data[0]~3\, u0|mm_interconnect_1|rsp_mux_002|src_data[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[0]\, u0|mm_bridge_0|rsp_readdata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[14]\, u0|mm_interconnect_1|rsp_mux_001|src_data[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[34]~5\, u0|mm_interconnect_1|cmd_mux|src_data[34]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[34]\, u0|mm_interconnect_1|cmd_mux|src_data[34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[32]~2\, u0|mm_interconnect_1|cmd_mux|src_data[32]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[32]\, u0|mm_interconnect_1|cmd_mux|src_data[32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[33]~3\, u0|mm_interconnect_1|cmd_mux|src_data[33]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[33]\, u0|mm_interconnect_1|cmd_mux|src_data[33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[35]~4\, u0|mm_interconnect_1|cmd_mux|src_data[35]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[35]\, u0|mm_interconnect_1|cmd_mux|src_data[35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|cp_ready~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|cp_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|cp_ready~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|cp_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|local_write~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|local_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_write\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_write, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_writeold\, u0|iofifocontrol_0|avs_writeold, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|always0~0\, u0|iofifocontrol_0|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[0]~0\, u0|iofifocontrol_0|avs_readdata[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|OutFifoReadAck_reg~0\, u0|iofifocontrol_0|OutFifoReadAck_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|OutFifoReadAck_reg\, u0|iofifocontrol_0|OutFifoReadAck_reg, DE10DAQ_TOP, 1
instance = comp, \FPGA0|oldReadack\, FPGA0|oldReadack, DE10DAQ_TOP, 1
instance = comp, \FPGA0|process_3~0\, FPGA0|process_3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|fifo_readack\, FPGA0|fifo_readack, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~5\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|_~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita12\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[12]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[13]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|low_addressa[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[13]~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|ram_read_address[13]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b[0]~feeder\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b[0]\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a45\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w13_n0_mux_dataout~0\, FPGA0|EVF|scfifo_component|auto_generated|dpfifo|FIFOram|mux3|l1_w13_n0_mux_dataout~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux18~0\, u0|iofifocontrol_0|Mux18~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[13]\, u0|iofifocontrol_0|avs_readdata[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[13]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~13\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[13]~13\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[13]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[13]\, u0|mm_interconnect_1|rsp_mux_001|src_data[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[76]~6\, u0|mm_interconnect_1|cmd_mux_005|src_data[76]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[76]\, u0|mm_interconnect_1|cmd_mux_005|src_data[76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~2\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|nonposted_write_endofpacket~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|nonposted_write_endofpacket~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|write~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_005|src2_valid~0\, u0|mm_interconnect_1|rsp_demux_005|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|WideOr1~0\, u0|mm_interconnect_1|rsp_mux_002|WideOr1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|WideOr1\, u0|mm_interconnect_1|rsp_mux_002|WideOr1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|rsp_readdatavalid\, u0|mm_bridge_0|rsp_readdatavalid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_full~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_full~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_full~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_full~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|full\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|full, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|write\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[12]\, u0|mm_interconnect_1|rsp_mux_001|src_data[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector11~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector11~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector11~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector11~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[83]\, u0|mm_interconnect_1|cmd_mux|src_data[83], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~10\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~15\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux20~0\, u0|iofifocontrol_0|Mux20~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[11]\, u0|iofifocontrol_0|avs_readdata[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[11]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~11\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[11]~11\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[11]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[11]\, u0|mm_interconnect_1|rsp_mux_001|src_data[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal5~0\, u0|mm_interconnect_1|router_001|Equal5~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal5~1\, u0|mm_interconnect_1|router_001|Equal5~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|src_data~3\, u0|mm_interconnect_1|router_001|src_data~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal1~0\, u0|mm_interconnect_1|router_001|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal1~1\, u0|mm_interconnect_1|router_001|Equal1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[6]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|src_data~4\, u0|mm_interconnect_1|router_001|src_data~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal4~0\, u0|mm_interconnect_1|router_001|Equal4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|src_data~1\, u0|mm_interconnect_1|router_001|src_data~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|src_data~0\, u0|mm_interconnect_1|router_001|src_data~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src0_valid~1\, u0|mm_interconnect_1|cmd_demux_001|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|grant[3]~3\, u0|mm_interconnect_1|cmd_mux|arb|grant[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[3]\, u0|mm_interconnect_1|cmd_mux|saved_grant[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[70]~0\, u0|mm_interconnect_1|cmd_mux|src_data[70]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[70]\, u0|mm_interconnect_1|cmd_mux|src_data[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_004|src_channel~1\, u0|mm_interconnect_1|router_004|src_channel~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|WideOr0~0\, u0|mm_interconnect_1|rsp_demux|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux21~0\, u0|iofifocontrol_0|Mux21~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[10]\, u0|iofifocontrol_0|avs_readdata[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[10]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~10\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[10]~10\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[10]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[10]\, u0|mm_interconnect_1|rsp_mux_001|src_data[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~13\, u0|mm_interconnect_1|cmd_mux_006|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[89]\, u0|mm_interconnect_1|cmd_mux_006|src_data[89], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_payload~0\, u0|mm_interconnect_1|cmd_mux_006|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[81]~0\, u0|mm_interconnect_1|cmd_mux_006|src_data[81]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[82]~4\, u0|mm_interconnect_1|cmd_mux_006|src_data[82]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[83]~8\, u0|mm_interconnect_1|cmd_mux_006|src_data[83]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[84]~12\, u0|mm_interconnect_1|cmd_mux_006|src_data[84]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE10DAQ_TOP, 1
instance = comp, \u0|version_pio|Equal0~0\, u0|version_pio|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|version_pio|readdata[31]\, u0|version_pio|readdata[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|av_readdata_pre[31]\, u0|mm_interconnect_1|version_pio_s1_translator|av_readdata_pre[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem[0][1]~1\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem[0][1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|out_data[1]~0\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|out_data[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[1]~2\, u0|mm_interconnect_1|rsp_mux_001|src_data[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_005|src1_valid\, u0|mm_interconnect_1|rsp_demux_005|src1_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[9]~12\, u0|mm_interconnect_1|rsp_mux_001|src_data[9]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[9]\, u0|mm_interconnect_1|rsp_mux_001|src_data[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~0\, u0|mm_interconnect_1|cmd_mux_001|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~13\, u0|mm_interconnect_1|cmd_mux_001|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|saved_grant[2]\, u0|mm_interconnect_1|cmd_mux_001|saved_grant[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[81]~0\, u0|mm_interconnect_1|cmd_mux_001|src_data[81]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[82]~4\, u0|mm_interconnect_1|cmd_mux_001|src_data[82]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[83]~8\, u0|mm_interconnect_1|cmd_mux_001|src_data[83]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_1|sysid_qsys_control_slave_translator|av_readdata_pre[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~9\, u0|mm_interconnect_1|rsp_mux_001|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[8]~11\, u0|mm_interconnect_1|rsp_mux_001|src_data[8]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[8]\, u0|mm_interconnect_1|rsp_mux_001|src_data[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal5~2\, u0|mm_interconnect_1|router|Equal5~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src0_valid~1\, u0|mm_interconnect_1|cmd_demux|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|grant[0]~1\, u0|mm_interconnect_1|cmd_mux|arb|grant[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux|saved_grant[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[89]\, u0|mm_interconnect_1|cmd_mux|src_data[89], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|WideOr0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|m0_read\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|m0_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|waitrequest_reset_override~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|waitrequest_reset_override~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|wait_latency_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|cp_ready~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|nonposted_write_endofpacket~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|nonposted_write_endofpacket~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|write~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|write~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|always0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][80]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|always0~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|m0_write\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|m0_write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|read_latency_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|read_latency_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux24~0\, u0|iofifocontrol_0|Mux24~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|Mux24~1\, u0|iofifocontrol_0|Mux24~1, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|avs_readdata[7]\, u0|iofifocontrol_0|avs_readdata[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[7]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_translator|av_readdata_pre[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~7\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|mem[0][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rdata_fifo|out_data[7]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[7]~10\, u0|mm_interconnect_1|rsp_mux_001|src_data[7]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[7]\, u0|mm_interconnect_1|rsp_mux_001|src_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan12~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan12~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector4~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[83]\, u0|mm_interconnect_1|cmd_mux_003|src_data[83], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~7\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~14\, u0|mm_interconnect_1|cmd_mux_003|src_payload~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[89]\, u0|mm_interconnect_1|cmd_mux_003|src_data[89], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[82]\, u0|mm_interconnect_1|cmd_mux_003|src_data[82], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[81]\, u0|mm_interconnect_1|cmd_mux_003|src_data[81], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[6]\, u0|mm_interconnect_1|cmd_mux_003|src_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[6]\, u0|led_pio|data_out[6], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[6]\, u0|led_pio|readdata[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[6]~6\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[6]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[6]~9\, u0|mm_interconnect_1|rsp_mux_001|src_data[6]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[6]\, u0|mm_interconnect_1|rsp_mux_001|src_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan12~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan12~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector3~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[84]\, u0|mm_interconnect_1|cmd_mux_003|src_data[84], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~6\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[5]\, u0|mm_interconnect_1|cmd_mux_003|src_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[5]\, u0|led_pio|data_out[5], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[5]\, u0|led_pio|readdata[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[5]~5\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[5]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[5]~8\, u0|mm_interconnect_1|rsp_mux_001|src_data[5]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[5]\, u0|mm_interconnect_1|rsp_mux_001|src_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[76]~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[76]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[76]~6\, u0|mm_interconnect_1|cmd_mux_003|src_data[76]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~6\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~7\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|nonposted_write_endofpacket~0\, u0|mm_interconnect_1|led_pio_s1_agent|nonposted_write_endofpacket~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|m0_read~0\, u0|mm_interconnect_1|led_pio_s1_agent|m0_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_003|WideOr0~0\, u0|mm_interconnect_1|rsp_demux_003|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg~feeder\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][78]~feeder\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][78]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][79]~feeder\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][79]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][80]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][80]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|always0~1\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_busy, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|last_packet_beat~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|last_packet_beat~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|last_packet_beat~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|led_pio_s1_agent|uncompressor|last_packet_beat~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|write~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem_used[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[4]\, u0|mm_interconnect_1|cmd_mux_003|src_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[4]\, u0|led_pio|data_out[4], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[4]\, u0|led_pio|readdata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[4]~4\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[4]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[4]~7\, u0|mm_interconnect_1|rsp_mux_001|src_data[4]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[4]\, u0|mm_interconnect_1|rsp_mux_001|src_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector24~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector24~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~7\, u0|mm_interconnect_1|router|Equal2~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_valid~1\, u0|mm_interconnect_1|cmd_mux_003|src_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_valid~0\, u0|mm_interconnect_1|cmd_mux_003|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|local_write~0\, u0|mm_interconnect_1|led_pio_s1_agent|local_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|m0_write\, u0|mm_interconnect_1|led_pio_s1_agent|m0_write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[3]\, u0|mm_interconnect_1|cmd_mux_003|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|data_out[3]\, u0|led_pio|data_out[3], DE10DAQ_TOP, 1
instance = comp, \u0|led_pio|readdata[3]\, u0|led_pio|readdata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|mem[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[3]~3\, u0|mm_interconnect_1|led_pio_s1_agent_rdata_fifo|out_data[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[3]~5\, u0|mm_interconnect_1|rsp_mux_001|src_data[3]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[3]~6\, u0|mm_interconnect_1|rsp_mux_001|src_data[3]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~8\, u0|mm_interconnect_1|rsp_mux_001|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[3]\, u0|mm_interconnect_1|rsp_mux_001|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|always0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~2\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_empty~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_empty~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|empty\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|empty, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|out_valid\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_002|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_002|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[2]~4\, u0|mm_interconnect_1|rsp_mux_001|src_data[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~7\, u0|mm_interconnect_1|rsp_mux_001|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[2]\, u0|mm_interconnect_1|rsp_mux_001|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[87]~1\, u0|mm_interconnect_1|cmd_mux_002|src_data[87]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~8\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~9\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[10]~feeder\, u0|mm_bridge_0|wr_reg_address[10]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[10]\, u0|mm_bridge_0|wr_reg_address[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[10]~2\, u0|mm_bridge_0|wr_address[10]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[10]\, u0|mm_bridge_0|cmd_address[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[12]~feeder\, u0|mm_bridge_0|wr_reg_address[12]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[12]\, u0|mm_bridge_0|wr_reg_address[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[12]~4\, u0|mm_bridge_0|wr_address[12]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[12]\, u0|mm_bridge_0|cmd_address[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[14]\, u0|mm_bridge_0|wr_reg_address[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[14]~6\, u0|mm_bridge_0|wr_address[14]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[14]\, u0|mm_bridge_0|cmd_address[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[11]\, u0|mm_bridge_0|wr_reg_address[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[11]~3\, u0|mm_bridge_0|wr_address[11]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[11]\, u0|mm_bridge_0|cmd_address[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[15]\, u0|mm_bridge_0|wr_reg_address[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[15]~5\, u0|mm_bridge_0|wr_address[15]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[15]\, u0|mm_bridge_0|cmd_address[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal7~0\, u0|mm_interconnect_1|router_002|Equal7~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_agent|hold_waitrequest\, u0|mm_interconnect_1|mm_bridge_0_m0_agent|hold_waitrequest, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal6~1\, u0|mm_interconnect_1|router_002|Equal6~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[0]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src0_valid~0\, u0|mm_interconnect_1|cmd_demux_002|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src0_valid~1\, u0|mm_interconnect_1|cmd_demux_002|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|grant[2]~2\, u0|mm_interconnect_1|cmd_mux|arb|grant[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[2]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux|saved_grant[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]~feeder\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_004|src_channel[1]~0\, u0|mm_interconnect_1|router_004|src_channel[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[1]~3\, u0|mm_interconnect_1|rsp_mux_001|src_data[1]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~6\, u0|mm_interconnect_1|rsp_mux_001|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~5\, u0|mm_interconnect_1|rsp_mux_001|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[1]\, u0|mm_interconnect_1|rsp_mux_001|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal0~1\, u0|mm_interconnect_1|router_001|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|src_data~2\, u0|mm_interconnect_1|router_001|src_data~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|src_channel~0\, u0|mm_interconnect_1|router_001|src_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|src_channel~1\, u0|mm_interconnect_1|router_001|src_channel~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_valid~1\, u0|mm_interconnect_1|cmd_mux_002|src_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_valid~0\, u0|mm_interconnect_1|cmd_mux_002|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[34]\, u0|mm_interconnect_1|cmd_mux_002|src_data[34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[35]\, u0|mm_interconnect_1|cmd_mux_002|src_data[35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[32]\, u0|mm_interconnect_1|cmd_mux_002|src_data[32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|cp_ready~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|cp_ready~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|cp_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_byteenable[0]\, u0|mm_bridge_0|wr_reg_byteenable[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_byteenable[0]~3\, u0|mm_bridge_0|wr_byteenable[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_byteenable[0]\, u0|mm_bridge_0|cmd_byteenable[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[32]\, u0|mm_interconnect_1|cmd_mux_001|src_data[32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[33]\, u0|mm_interconnect_1|cmd_mux_001|src_data[33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[34]\, u0|mm_interconnect_1|cmd_mux_001|src_data[34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[35]\, u0|mm_interconnect_1|cmd_mux_001|src_data[35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~3\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|cp_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[1]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src1_valid~0\, u0|mm_interconnect_1|cmd_demux_002|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src1_valid~1\, u0|mm_interconnect_1|cmd_demux_002|src1_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[1]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src1_valid~0\, u0|mm_interconnect_1|cmd_demux_003|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src1_valid~1\, u0|mm_interconnect_1|cmd_demux_003|src1_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|WideOr1\, u0|mm_interconnect_1|cmd_mux_001|WideOr1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|update_grant~0\, u0|mm_interconnect_1|cmd_mux_001|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_001|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2]~0\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2]~1\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[3]\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2]\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|grant[3]~3\, u0|mm_interconnect_1|cmd_mux_001|arb|grant[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~2\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|grant[2]~2\, u0|mm_interconnect_1|cmd_mux_001|arb|grant[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|saved_grant[2]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux_001|saved_grant[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98]~feeder\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98]~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][98]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_001|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[0]~1\, u0|mm_interconnect_1|rsp_mux_001|src_data[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[0]~0\, u0|mm_interconnect_1|rsp_mux_001|src_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[0]\, u0|mm_interconnect_1|rsp_mux_001|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal0~2\, u0|mm_interconnect_1|router_001|Equal0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal3~1\, u0|mm_interconnect_1|router_001|Equal3~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[5]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[4]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src4_valid~0\, u0|mm_interconnect_1|cmd_demux_002|src4_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src4_valid~1\, u0|mm_interconnect_1|cmd_demux_002|src4_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_valid~1\, u0|mm_interconnect_1|cmd_mux_005|src_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|grant[3]~3\, u0|mm_interconnect_1|cmd_mux_005|arb|grant[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src5_valid~1\, u0|mm_interconnect_1|cmd_demux_001|src5_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src5_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src5_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[2]\, u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|adder|full_adder.cout[2]\, u0|mm_interconnect_1|cmd_mux_005|arb|adder|full_adder.cout[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|grant[3]~4\, u0|mm_interconnect_1|cmd_mux_005|arb|grant[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[0]~2\, u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|grant[0]~1\, u0|mm_interconnect_1|cmd_mux_005|arb|grant[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux_005|saved_grant[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_payload[0]\, u0|mm_interconnect_1|cmd_mux_005|src_payload[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|WideOr1~1\, u0|mm_interconnect_1|cmd_mux_005|WideOr1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|update_grant~0\, u0|mm_interconnect_1|cmd_mux_005|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_005|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[2]~0\, u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[2]~1\, u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[3]\, u0|mm_interconnect_1|cmd_mux_005|arb|top_priority_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|adder|cout~0\, u0|mm_interconnect_1|cmd_mux_005|arb|adder|cout~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|adder|full_adder.cout[1]\, u0|mm_interconnect_1|cmd_mux_005|arb|adder|full_adder.cout[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|grant[2]~2\, u0|mm_interconnect_1|cmd_mux_005|arb|grant[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|saved_grant[2]\, u0|mm_interconnect_1|cmd_mux_005|saved_grant[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[34]~5\, u0|mm_interconnect_1|cmd_mux_005|src_data[34]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[34]\, u0|mm_interconnect_1|cmd_mux_005|src_data[34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[35]~4\, u0|mm_interconnect_1|cmd_mux_005|src_data[35]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[35]\, u0|mm_interconnect_1|cmd_mux_005|src_data[35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[33]~3\, u0|mm_interconnect_1|cmd_mux_005|src_data[33]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[33]\, u0|mm_interconnect_1|cmd_mux_005|src_data[33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[32]~2\, u0|mm_interconnect_1|cmd_mux_005|src_data[32]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_data[32]\, u0|mm_interconnect_1|cmd_mux_005|src_data[32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|WideOr0~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_005|src0_valid~0\, u0|mm_interconnect_1|rsp_demux_005|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[116]~23\, u0|mm_interconnect_1|rsp_mux|src_data[116]~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src0_valid~0\, u0|mm_interconnect_1|rsp_demux_001|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~23\, u0|mm_interconnect_1|rsp_mux|src_payload~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_006|src0_valid~0\, u0|mm_interconnect_1|rsp_demux_006|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~24\, u0|mm_interconnect_1|rsp_mux|src_payload~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src0_valid~1\, u0|mm_interconnect_1|rsp_demux|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[116]~22\, u0|mm_interconnect_1|rsp_mux|src_data[116]~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[116]\, u0|mm_interconnect_1|rsp_mux|src_data[116], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_006|WideOr0~0\, u0|mm_interconnect_1|rsp_demux_006|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|version_pio_s1_agent_rdata_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[33]\, u0|mm_interconnect_1|cmd_mux_006|src_data[33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[32]\, u0|mm_interconnect_1|cmd_mux_006|src_data[32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~2\, u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~3\, u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|always0~1\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][79]~feeder\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][79]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][80]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][80]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|last_packet_beat~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_busy, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|last_packet_beat~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|version_pio_s1_agent|uncompressor|last_packet_beat~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][70]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][70]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~22\, u0|mm_interconnect_1|rsp_mux|src_payload~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[115]~20\, u0|mm_interconnect_1|rsp_mux|src_data[115]~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[115]~21\, u0|mm_interconnect_1|rsp_mux|src_data[115]~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~21\, u0|mm_interconnect_1|rsp_mux|src_payload~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[115]\, u0|mm_interconnect_1|rsp_mux|src_data[115], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[89]\, u0|mm_interconnect_1|cmd_mux_002|src_data[89], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~3\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~5\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[35]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_byteenable[3]\, u0|mm_bridge_0|wr_reg_byteenable[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_byteenable[3]~0\, u0|mm_bridge_0|wr_byteenable[3]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_byteenable[3]\, u0|mm_bridge_0|cmd_byteenable[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_data[35]\, u0|mm_interconnect_1|cmd_mux_006|src_data[35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|WideOr0~0\, u0|mm_interconnect_1|version_pio_s1_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|m0_write~0\, u0|mm_interconnect_1|version_pio_s1_agent|m0_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_translator|wait_latency_counter[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~1\, u0|mm_interconnect_1|version_pio_s1_agent|cp_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|update_grant~0\, u0|mm_interconnect_1|cmd_mux_006|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_006|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[2]~1\, u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[2]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[3]\, u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[2]\, u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux_006|arb|grant[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[0]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux_006|arb|top_priority_reg[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|grant[2]~2\, u0|mm_interconnect_1|cmd_mux_006|arb|grant[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|saved_grant[2]\, u0|mm_interconnect_1|cmd_mux_006|saved_grant[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][98]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][98]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~20\, u0|mm_interconnect_1|rsp_mux|src_payload~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[114]~19\, u0|mm_interconnect_1|rsp_mux|src_data[114]~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[114]~18\, u0|mm_interconnect_1|rsp_mux|src_data[114]~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~19\, u0|mm_interconnect_1|rsp_mux|src_payload~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[114]\, u0|mm_interconnect_1|rsp_mux|src_data[114], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal0~0\, u0|mm_interconnect_1|router_001|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_valid~1\, u0|mm_interconnect_1|cmd_mux_001|src_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_valid~0\, u0|mm_interconnect_1|cmd_mux_001|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~17\, u0|mm_interconnect_1|rsp_mux|src_payload~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[113]~17\, u0|mm_interconnect_1|rsp_mux|src_data[113]~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~18\, u0|mm_interconnect_1|rsp_mux|src_payload~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[113]~16\, u0|mm_interconnect_1|rsp_mux|src_data[113]~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[113]\, u0|mm_interconnect_1|rsp_mux|src_data[113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[88]\, u0|mm_interconnect_1|cmd_mux_002|src_data[88], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0~2\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|m0_read~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|m0_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_read\, u0|mm_bridge_0|wr_reg_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_read~0\, u0|mm_bridge_0|wr_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_read\, u0|mm_bridge_0|cmd_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[71]\, u0|mm_interconnect_1|cmd_mux|src_data[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|m0_read~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent|m0_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src0_valid~0\, u0|mm_interconnect_1|rsp_demux|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[112]~14\, u0|mm_interconnect_1|rsp_mux|src_data[112]~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~16\, u0|mm_interconnect_1|rsp_mux|src_payload~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~15\, u0|mm_interconnect_1|rsp_mux|src_payload~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[112]~15\, u0|mm_interconnect_1|rsp_mux|src_data[112]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[112]\, u0|mm_interconnect_1|rsp_mux|src_data[112], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal4~0\, u0|mm_interconnect_1|router|Equal4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[4]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_valid~1\, u0|mm_interconnect_1|cmd_mux_004|src_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_valid~0\, u0|mm_interconnect_1|cmd_mux_004|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[32]~1\, u0|mm_interconnect_1|cmd_mux_004|src_data[32]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[32]\, u0|mm_interconnect_1|cmd_mux_004|src_data[32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[35]~3\, u0|mm_interconnect_1|cmd_mux_004|src_data[35]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[35]\, u0|mm_interconnect_1|cmd_mux_004|src_data[35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[33]~2\, u0|mm_interconnect_1|cmd_mux_004|src_data[33]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[33]\, u0|mm_interconnect_1|cmd_mux_004|src_data[33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|cp_ready~2\, u0|mm_interconnect_1|button_pio_s1_agent|cp_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|cp_ready~3\, u0|mm_interconnect_1|button_pio_s1_agent|cp_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~6\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~7\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|WideOr0~2\, u0|mm_interconnect_1|cmd_demux_001|WideOr0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~0\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~1\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~4\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~5\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|WideOr0~1\, u0|mm_interconnect_1|cmd_demux_001|WideOr0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][130]~feeder\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][130]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src1_valid~2\, u0|mm_interconnect_1|rsp_demux_001|src1_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload[0]~4\, u0|mm_interconnect_1|rsp_mux_001|src_payload[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_006|src1_valid~2\, u0|mm_interconnect_1|rsp_demux_006|src1_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~1\, u0|mm_interconnect_1|rsp_mux_001|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|always0~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_busy, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][80]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][80]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|last_packet_beat~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|last_packet_beat~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][80]~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][80]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|last_packet_beat~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|dipsw_pio_s1_agent|uncompressor|last_packet_beat~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~0\, u0|mm_interconnect_1|rsp_mux_001|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|next_pending_response_count~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|next_pending_response_count~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|always1~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|next_pending_response_count~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|next_pending_response_count~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[4]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src3_valid~1\, u0|mm_interconnect_1|cmd_demux_001|src3_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src4_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src4_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[3]~0\, u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[3]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[0]~1\, u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[3]\, u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[2]\, u0|mm_interconnect_1|cmd_mux_004|arb|top_priority_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|adder|full_adder.cout[2]\, u0|mm_interconnect_1|cmd_mux_004|arb|adder|full_adder.cout[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|adder|cout~0\, u0|mm_interconnect_1|cmd_mux_004|arb|adder|cout~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux_004|arb|grant[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|saved_grant[1]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux_004|saved_grant[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_payload~2\, u0|mm_interconnect_1|cmd_mux_004|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_004|src0_valid~1\, u0|mm_interconnect_1|rsp_demux_004|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[111]~13\, u0|mm_interconnect_1|rsp_mux|src_data[111]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~14\, u0|mm_interconnect_1|rsp_mux|src_payload~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[111]~12\, u0|mm_interconnect_1|rsp_mux|src_data[111]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~13\, u0|mm_interconnect_1|rsp_mux|src_payload~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[111]\, u0|mm_interconnect_1|rsp_mux|src_data[111], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~7\, u0|mm_interconnect_1|cmd_mux_003|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][110]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][110]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[110]~10\, u0|mm_interconnect_1|rsp_mux|src_data[110]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~12\, u0|mm_interconnect_1|rsp_mux|src_payload~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[110]~11\, u0|mm_interconnect_1|rsp_mux|src_data[110]~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~11\, u0|mm_interconnect_1|rsp_mux|src_payload~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[110]\, u0|mm_interconnect_1|rsp_mux|src_data[110], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal0~4\, u0|mm_interconnect_1|router_001|Equal0~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal0~5\, u0|mm_interconnect_1|router_001|Equal0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src1_valid~1\, u0|mm_interconnect_1|cmd_demux_001|src1_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src1_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|grant[1]~1\, u0|mm_interconnect_1|cmd_mux_001|arb|grant[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_001|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[89]\, u0|mm_interconnect_1|cmd_mux_001|src_data[89], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent|WideOr0~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_1|sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_1|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~9\, u0|mm_interconnect_1|rsp_mux|src_payload~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[109]~9\, u0|mm_interconnect_1|rsp_mux|src_data[109]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~10\, u0|mm_interconnect_1|rsp_mux|src_payload~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[109]~8\, u0|mm_interconnect_1|rsp_mux|src_data[109]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[109]\, u0|mm_interconnect_1|rsp_mux|src_data[109], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal3~0\, u0|mm_interconnect_1|router|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal3~1\, u0|mm_interconnect_1|router|Equal3~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[5]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src5_valid~0\, u0|mm_interconnect_1|cmd_demux|src5_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|src_valid~0\, u0|mm_interconnect_1|cmd_mux_005|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|WideOr1~0\, u0|mm_interconnect_1|cmd_mux_005|WideOr1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|cp_ready~2\, u0|mm_interconnect_1|dipsw_pio_s1_agent|cp_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|cp_ready~3\, u0|mm_interconnect_1|dipsw_pio_s1_agent|cp_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent|m0_read~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent|m0_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|dipsw_pio_s1_translator|read_latency_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_1|dipsw_pio_s1_translator|read_latency_shift_reg~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|dipsw_pio_s1_translator|read_latency_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~6\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~7\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[1][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|dipsw_pio_s1_agent_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_005|src0_valid~1\, u0|mm_interconnect_1|rsp_demux_005|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[108]~7\, u0|mm_interconnect_1|rsp_mux|src_data[108]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~7\, u0|mm_interconnect_1|rsp_mux|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~8\, u0|mm_interconnect_1|rsp_mux|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[108]~6\, u0|mm_interconnect_1|rsp_mux|src_data[108]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[108]\, u0|mm_interconnect_1|rsp_mux|src_data[108], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src3_valid~1\, u0|mm_interconnect_1|cmd_demux|src3_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src3_valid~0\, u0|mm_interconnect_1|cmd_demux|src3_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|grant[3]~3\, u0|mm_interconnect_1|cmd_mux_003|arb|grant[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[2]~0\, u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[3]\, u0|mm_interconnect_1|cmd_mux_003|arb|top_priority_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|grant[3]~4\, u0|mm_interconnect_1|cmd_mux_003|arb|grant[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|saved_grant[3]\, u0|mm_interconnect_1|cmd_mux_003|saved_grant[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~2\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[33]~3\, u0|mm_interconnect_1|cmd_mux_003|src_data[33]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[33]\, u0|mm_interconnect_1|cmd_mux_003|src_data[33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[35]~4\, u0|mm_interconnect_1|cmd_mux_003|src_data[35]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[35]\, u0|mm_interconnect_1|cmd_mux_003|src_data[35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[32]~2\, u0|mm_interconnect_1|cmd_mux_003|src_data[32]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[32]\, u0|mm_interconnect_1|cmd_mux_003|src_data[32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[34]~5\, u0|mm_interconnect_1|cmd_mux_003|src_data[34]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[34]\, u0|mm_interconnect_1|cmd_mux_003|src_data[34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|cp_ready~2\, u0|mm_interconnect_1|led_pio_s1_agent|cp_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|cp_ready~3\, u0|mm_interconnect_1|led_pio_s1_agent|cp_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|sink_ready~6\, u0|mm_interconnect_1|cmd_demux_003|sink_ready~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|sink_ready~7\, u0|mm_interconnect_1|cmd_demux_003|sink_ready~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|WideOr0~2\, u0|mm_interconnect_1|cmd_demux_003|WideOr0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|sink_ready~5\, u0|mm_interconnect_1|cmd_demux_003|sink_ready~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|sink_ready~4\, u0|mm_interconnect_1|cmd_demux_003|sink_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|sink_ready~3\, u0|mm_interconnect_1|cmd_demux_003|sink_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|WideOr0~1\, u0|mm_interconnect_1|cmd_demux_003|WideOr0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|sink_ready~0\, u0|mm_interconnect_1|cmd_demux_003|sink_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|sink_ready~1\, u0|mm_interconnect_1|cmd_demux_003|sink_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|sink_ready~2\, u0|mm_interconnect_1|cmd_demux_003|sink_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|WideOr0~0\, u0|mm_interconnect_1|cmd_demux_003|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_1|fpga_only_master_master_limiter|nonposted_cmd_accepted, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~0\, u0|mm_interconnect_1|rsp_mux|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_005|src3_valid\, u0|mm_interconnect_1|rsp_demux_005|src3_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload~1\, u0|mm_interconnect_1|rsp_mux_003|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_003|src3_valid\, u0|mm_interconnect_1|rsp_demux_003|src3_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload~0\, u0|mm_interconnect_1|rsp_mux_003|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src3_valid\, u0|mm_interconnect_1|rsp_demux|src3_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][80]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][80]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_busy, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|last_packet_beat~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|last_packet_beat~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][130]~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][130]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|last_packet_beat~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload~3\, u0|mm_interconnect_1|rsp_mux_003|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_008|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_008|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|ilc_avalon_slave_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_007|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_007|src1_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload[0]~4\, u0|mm_interconnect_1|rsp_mux_003|src_payload[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src3_valid\, u0|mm_interconnect_1|rsp_demux_001|src3_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload~2\, u0|mm_interconnect_1|rsp_mux_003|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_006|src3_valid\, u0|mm_interconnect_1|rsp_demux_006|src3_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload[0]~5\, u0|mm_interconnect_1|rsp_mux_003|src_payload[0]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|response_sink_accepted\, u0|mm_interconnect_1|fpga_only_master_master_limiter|response_sink_accepted, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|pending_response_count[0]~0\, u0|mm_interconnect_1|fpga_only_master_master_limiter|pending_response_count[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|pending_response_count[0]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|pending_response_count[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|next_pending_response_count~0\, u0|mm_interconnect_1|fpga_only_master_master_limiter|next_pending_response_count~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|always1~0\, u0|mm_interconnect_1|fpga_only_master_master_limiter|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|pending_response_count[1]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|pending_response_count[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|has_pending_responses~0\, u0|mm_interconnect_1|fpga_only_master_master_limiter|has_pending_responses~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|has_pending_responses\, u0|mm_interconnect_1|fpga_only_master_master_limiter|has_pending_responses, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_1|fpga_only_master_master_limiter|suppress_change_dest_id~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|src_data~0\, u0|mm_interconnect_1|router_003|src_data~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_dest_id[2]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_dest_id[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|save_dest_id~0\, u0|mm_interconnect_1|fpga_only_master_master_limiter|save_dest_id~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|src_data~3\, u0|mm_interconnect_1|router_003|src_data~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_dest_id[0]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_dest_id[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|Equal0~1\, u0|mm_interconnect_1|fpga_only_master_master_limiter|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|save_dest_id~1\, u0|mm_interconnect_1|fpga_only_master_master_limiter|save_dest_id~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_dest_id[1]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_dest_id[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|Equal0~0\, u0|mm_interconnect_1|fpga_only_master_master_limiter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|Equal0~2\, u0|mm_interconnect_1|fpga_only_master_master_limiter|Equal0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|WideOr0\, u0|mm_interconnect_1|cmd_demux_003|WideOr0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_agent|av_waitrequest\, u0|mm_interconnect_1|fpga_only_master_master_agent|av_waitrequest, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~54\, u0|fpga_only_master|transacto|p2m|state~54, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_DATA_WAIT\, u0|fpga_only_master|transacto|p2m|state.READ_DATA_WAIT, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data~0\, u0|fpga_only_master|transacto|p2m|out_data~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector20~1\, u0|fpga_only_master|transacto|p2m|Selector20~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~52\, u0|fpga_only_master|transacto|p2m|state~52, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_SEND_ISSUE\, u0|fpga_only_master|transacto|p2m|state.READ_SEND_ISSUE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~8\, u0|fpga_only_master|transacto|p2m|Selector73~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~0\, u0|fpga_only_master|transacto|p2m|Selector75~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector0~0\, u0|fpga_only_master|transacto|p2m|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~1\, u0|fpga_only_master|transacto|p2m|Selector78~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~0\, u0|fpga_only_master|transacto|p2m|Selector73~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~3\, u0|fpga_only_master|transacto|p2m|Selector78~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload~6\, u0|mm_interconnect_1|rsp_mux_003|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[18]~39\, u0|mm_interconnect_1|rsp_mux_003|src_data[18]~39, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[18]~38\, u0|mm_interconnect_1|rsp_mux_003|src_data[18]~38, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[18]~40\, u0|mm_interconnect_1|rsp_mux_003|src_data[18]~40, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[10]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload~8\, u0|mm_interconnect_1|rsp_mux_003|src_payload~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_payload~7\, u0|mm_interconnect_1|rsp_mux_003|src_payload~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[20]~26\, u0|mm_interconnect_1|rsp_mux_003|src_data[20]~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[26]~41\, u0|mm_interconnect_1|rsp_mux_003|src_data[26]~41, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[18]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[10]~36\, u0|mm_interconnect_1|rsp_mux_003|src_data[10]~36, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[10]~37\, u0|mm_interconnect_1|rsp_mux_003|src_data[10]~37, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[2]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux13~0\, u0|fpga_only_master|transacto|p2m|Mux13~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~4\, u0|fpga_only_master|transacto|p2m|Selector78~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~0\, u0|fpga_only_master|transacto|p2m|Selector78~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~2\, u0|fpga_only_master|transacto|p2m|Selector78~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~5\, u0|fpga_only_master|transacto|p2m|Selector78~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~6\, u0|fpga_only_master|transacto|p2m|Selector78~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[2]\, u0|fpga_only_master|transacto|p2m|out_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[30]~0\, u0|mm_interconnect_1|rsp_mux_003|src_data[30]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~2\, u0|fpga_only_master|transacto|p2m|Selector79~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~1\, u0|fpga_only_master|transacto|p2m|Selector79~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~0\, u0|fpga_only_master|transacto|p2m|Selector79~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[25]~48\, u0|mm_interconnect_1|rsp_mux_003|src_data[25]~48, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[17]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[9]~43\, u0|mm_interconnect_1|rsp_mux_003|src_data[9]~43, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[9]~42\, u0|mm_interconnect_1|rsp_mux_003|src_data[9]~42, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[9]~44\, u0|mm_interconnect_1|rsp_mux_003|src_data[9]~44, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[1]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[17]~45\, u0|mm_interconnect_1|rsp_mux_003|src_data[17]~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[17]~46\, u0|mm_interconnect_1|rsp_mux_003|src_data[17]~46, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[17]~47\, u0|mm_interconnect_1|rsp_mux_003|src_data[17]~47, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[9]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[9], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux14~0\, u0|fpga_only_master|transacto|p2m|Mux14~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~3\, u0|fpga_only_master|transacto|p2m|Selector79~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~4\, u0|fpga_only_master|transacto|p2m|Selector79~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~5\, u0|fpga_only_master|transacto|p2m|Selector79~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~6\, u0|fpga_only_master|transacto|p2m|Selector79~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[1]\, u0|fpga_only_master|transacto|p2m|out_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[28]~30\, u0|mm_interconnect_1|rsp_mux_003|src_data[28]~30, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[20]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[20]~28\, u0|mm_interconnect_1|rsp_mux_003|src_data[20]~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[20]~27\, u0|mm_interconnect_1|rsp_mux_003|src_data[20]~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[20]~29\, u0|mm_interconnect_1|rsp_mux_003|src_data[20]~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[12]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[12]~24\, u0|mm_interconnect_1|rsp_mux_003|src_data[12]~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[12]~25\, u0|mm_interconnect_1|rsp_mux_003|src_data[12]~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[4]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux11~0\, u0|fpga_only_master|transacto|p2m|Mux11~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~3\, u0|fpga_only_master|transacto|p2m|Selector76~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~4\, u0|fpga_only_master|transacto|p2m|Selector76~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~1\, u0|fpga_only_master|transacto|p2m|Selector76~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~2\, u0|fpga_only_master|transacto|p2m|Selector76~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~0\, u0|fpga_only_master|transacto|p2m|Selector76~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~5\, u0|fpga_only_master|transacto|p2m|Selector76~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~6\, u0|fpga_only_master|transacto|p2m|Selector76~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[4]\, u0|fpga_only_master|transacto|p2m|out_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~0\, u0|fpga_only_master|transacto|p2m|Selector77~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~1\, u0|fpga_only_master|transacto|p2m|Selector77~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[11]~31\, u0|mm_interconnect_1|rsp_mux_003|src_data[11]~31, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[3]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[19]~33\, u0|mm_interconnect_1|rsp_mux_003|src_data[19]~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[19]~32\, u0|mm_interconnect_1|rsp_mux_003|src_data[19]~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[19]~34\, u0|mm_interconnect_1|rsp_mux_003|src_data[19]~34, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[11]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[27]~35\, u0|mm_interconnect_1|rsp_mux_003|src_data[27]~35, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[19]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[19], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux12~0\, u0|fpga_only_master|transacto|p2m|Mux12~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~4\, u0|fpga_only_master|transacto|p2m|Selector77~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~5\, u0|fpga_only_master|transacto|p2m|Selector77~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~3\, u0|fpga_only_master|transacto|p2m|Selector77~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~2\, u0|fpga_only_master|transacto|p2m|Selector77~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~6\, u0|fpga_only_master|transacto|p2m|Selector77~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~7\, u0|fpga_only_master|transacto|p2m|Selector77~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[3]\, u0|fpga_only_master|transacto|p2m|out_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector82~0\, u0|fpga_only_master|transacto|p2m|Selector82~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector82~1\, u0|fpga_only_master|transacto|p2m|Selector82~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_endofpacket\, u0|fpga_only_master|transacto|p2m|out_endofpacket, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_eop~0\, u0|fpga_only_master|p2b|sent_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector6~0\, u0|fpga_only_master|transacto|p2m|Selector6~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~53\, u0|fpga_only_master|transacto|p2m|state~53, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.0000\, u0|fpga_only_master|transacto|p2m|state.0000, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector0~1\, u0|fpga_only_master|transacto|p2m|Selector0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector0~2\, u0|fpga_only_master|transacto|p2m|Selector0~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector0~3\, u0|fpga_only_master|transacto|p2m|Selector0~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_valid\, u0|fpga_only_master|transacto|p2m|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector38~0\, u0|fpga_only_master|transacto|p2m|Selector38~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|first_trans\, u0|fpga_only_master|transacto|p2m|first_trans, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_startofpacket\, u0|fpga_only_master|transacto|p2m|out_startofpacket, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector72~1\, u0|fpga_only_master|transacto|p2m|Selector72~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector72~2\, u0|fpga_only_master|transacto|p2m|Selector72~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_startofpacket~DUPLICATE\, u0|fpga_only_master|transacto|p2m|out_startofpacket~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~0\, u0|fpga_only_master|transacto|p2m|Selector80~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~3\, u0|fpga_only_master|transacto|p2m|Selector80~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~1\, u0|fpga_only_master|transacto|p2m|Selector80~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[24]~70\, u0|mm_interconnect_1|rsp_mux_003|src_data[24]~70, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[16]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[16]~67\, u0|mm_interconnect_1|rsp_mux_003|src_data[16]~67, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[16]~68\, u0|mm_interconnect_1|rsp_mux_003|src_data[16]~68, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[16]~69\, u0|mm_interconnect_1|rsp_mux_003|src_data[16]~69, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[8]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[8]~64\, u0|mm_interconnect_1|rsp_mux_003|src_data[8]~64, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[8]~65\, u0|mm_interconnect_1|rsp_mux_003|src_data[8]~65, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[8]~66\, u0|mm_interconnect_1|rsp_mux_003|src_data[8]~66, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[0]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux15~0\, u0|fpga_only_master|transacto|p2m|Mux15~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~4\, u0|fpga_only_master|transacto|p2m|Selector80~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~5\, u0|fpga_only_master|transacto|p2m|Selector80~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~2\, u0|fpga_only_master|transacto|p2m|Selector80~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~6\, u0|fpga_only_master|transacto|p2m|Selector80~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~7\, u0|fpga_only_master|transacto|p2m|Selector80~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[0]\, u0|fpga_only_master|transacto|p2m|out_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[0]~1\, u0|fpga_only_master|p2b|out_data[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_sop~0\, u0|fpga_only_master|p2b|sent_sop~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_sop\, u0|fpga_only_master|p2b|sent_sop, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[0]~2\, u0|fpga_only_master|p2b|out_data[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[0]\, u0|fpga_only_master|p2b|out_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~11\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~11, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~12\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~12, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector32~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~8\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~10\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~10, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~11\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~11, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~12\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~12, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~14\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~14, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~15\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~15, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~18\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~18, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~19\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~19, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~20\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~20, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~16\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~16, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~7\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~8\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[7]~0\, u0|fpga_only_master|p2b|out_data[7]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[1]~4\, u0|fpga_only_master|p2b|out_data[1]~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[1]\, u0|fpga_only_master|p2b|out_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel_char\, u0|fpga_only_master|p2b|sent_channel_char, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel_char~0\, u0|fpga_only_master|p2b|sent_channel_char~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel_char~DUPLICATE\, u0|fpga_only_master|p2b|sent_channel_char~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[2]~3\, u0|fpga_only_master|p2b|out_data[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[2]\, u0|fpga_only_master|p2b|out_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[3]~9\, u0|fpga_only_master|p2b|out_data[3]~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[3]\, u0|fpga_only_master|p2b|out_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~7\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~2\, u0|fpga_only_master|transacto|p2m|Selector74~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[22]~55\, u0|mm_interconnect_1|rsp_mux_003|src_data[22]~55, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[22]~56\, u0|mm_interconnect_1|rsp_mux_003|src_data[22]~56, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[14]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[30]~57\, u0|mm_interconnect_1|rsp_mux_003|src_data[30]~57, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[22]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[14]~53\, u0|mm_interconnect_1|rsp_mux_003|src_data[14]~53, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[14]~54\, u0|mm_interconnect_1|rsp_mux_003|src_data[14]~54, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[6]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux9~0\, u0|fpga_only_master|transacto|p2m|Mux9~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~3\, u0|fpga_only_master|transacto|p2m|Selector74~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~4\, u0|fpga_only_master|transacto|p2m|Selector74~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~1\, u0|fpga_only_master|transacto|p2m|Selector74~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~0\, u0|fpga_only_master|transacto|p2m|Selector74~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~5\, u0|fpga_only_master|transacto|p2m|Selector74~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~6\, u0|fpga_only_master|transacto|p2m|Selector74~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[6]\, u0|fpga_only_master|transacto|p2m|out_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[6]~6\, u0|fpga_only_master|p2b|out_data[6]~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[6]\, u0|fpga_only_master|p2b|out_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~1\, u0|fpga_only_master|transacto|p2m|Selector73~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~3\, u0|fpga_only_master|transacto|p2m|Selector73~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~2\, u0|fpga_only_master|transacto|p2m|Selector73~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~4\, u0|fpga_only_master|transacto|p2m|Selector73~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[23]~51\, u0|mm_interconnect_1|rsp_mux_003|src_data[23]~51, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[15]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[15]~49\, u0|mm_interconnect_1|rsp_mux_003|src_data[15]~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[15]~50\, u0|mm_interconnect_1|rsp_mux_003|src_data[15]~50, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[7]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[31]~52\, u0|mm_interconnect_1|rsp_mux_003|src_data[31]~52, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[23]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[23], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux8~0\, u0|fpga_only_master|transacto|p2m|Mux8~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~5\, u0|fpga_only_master|transacto|p2m|Selector73~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~6\, u0|fpga_only_master|transacto|p2m|Selector73~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~7\, u0|fpga_only_master|transacto|p2m|Selector73~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[7]\, u0|fpga_only_master|transacto|p2m|out_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[7]~5\, u0|fpga_only_master|p2b|out_data[7]~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[7]\, u0|fpga_only_master|p2b|out_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[4]~8\, u0|fpga_only_master|p2b|out_data[4]~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[4]\, u0|fpga_only_master|p2b|out_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~2\, u0|fpga_only_master|transacto|p2m|Selector75~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~1\, u0|fpga_only_master|transacto|p2m|Selector75~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~3\, u0|fpga_only_master|transacto|p2m|Selector75~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~4\, u0|fpga_only_master|transacto|p2m|Selector75~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[13]~58\, u0|mm_interconnect_1|rsp_mux_003|src_data[13]~58, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[13]~59\, u0|mm_interconnect_1|rsp_mux_003|src_data[13]~59, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[5]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[29]~63\, u0|mm_interconnect_1|rsp_mux_003|src_data[29]~63, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[21]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[21]~60\, u0|mm_interconnect_1|rsp_mux_003|src_data[21]~60, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[21]~61\, u0|mm_interconnect_1|rsp_mux_003|src_data[21]~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|src_data[21]~62\, u0|mm_interconnect_1|rsp_mux_003|src_data[21]~62, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[13]\, u0|fpga_only_master|transacto|p2m|read_data_buffer[13], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux10~0\, u0|fpga_only_master|transacto|p2m|Mux10~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~5\, u0|fpga_only_master|transacto|p2m|Selector75~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~6\, u0|fpga_only_master|transacto|p2m|Selector75~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~7\, u0|fpga_only_master|transacto|p2m|Selector75~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[5]\, u0|fpga_only_master|transacto|p2m|out_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[5]~7\, u0|fpga_only_master|p2b|out_data[5]~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[5]\, u0|fpga_only_master|p2b|out_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|always0~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6]~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_valid~0\, u0|fpga_only_master|p2b|out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|out_valid\, u0|fpga_only_master|p2b|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|in_ready~1\, u0|fpga_only_master|p2b|in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_sop~1\, u0|fpga_only_master|p2b|sent_sop~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_eop~1\, u0|fpga_only_master|p2b|sent_eop~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_eop\, u0|fpga_only_master|p2b|sent_eop, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_esc~0\, u0|fpga_only_master|p2b|sent_esc~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_esc\, u0|fpga_only_master|p2b|sent_esc, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|always0~1\, u0|fpga_only_master|p2b|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|always0~2\, u0|fpga_only_master|p2b|always0~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|in_ready~0\, u0|fpga_only_master|p2b|in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel~0\, u0|fpga_only_master|p2b|sent_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel\, u0|fpga_only_master|p2b|sent_channel, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|stored_channel[0]~feeder\, u0|fpga_only_master|p2b|stored_channel[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|stored_channel[0]\, u0|fpga_only_master|p2b|stored_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|always0~0\, u0|fpga_only_master|p2b|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|p2b|in_ready\, u0|fpga_only_master|p2b|in_ready, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~46\, u0|fpga_only_master|transacto|p2m|state~46, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_SEND_WAIT\, u0|fpga_only_master|transacto|p2m|state.READ_SEND_WAIT, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector55~0\, u0|fpga_only_master|transacto|p2m|Selector55~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~29\, u0|fpga_only_master|transacto|p2m|Add2~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector61~0\, u0|fpga_only_master|transacto|p2m|Selector61~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[10]\, u0|fpga_only_master|transacto|p2m|address[10], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector60~0\, u0|fpga_only_master|transacto|p2m|Selector60~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[11]\, u0|fpga_only_master|transacto|p2m|address[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal7~0\, u0|mm_interconnect_1|router_003|Equal7~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_003|Equal5~0\, u0|mm_interconnect_1|router_003|Equal5~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[3]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src3_valid~0\, u0|mm_interconnect_1|cmd_demux_003|src3_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src3_valid~1\, u0|mm_interconnect_1|cmd_demux_003|src3_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|grant[3]~2\, u0|mm_interconnect_1|cmd_mux_004|arb|grant[3]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|grant[3]~4\, u0|mm_interconnect_1|cmd_mux_004|arb|grant[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|saved_grant[3]\, u0|mm_interconnect_1|cmd_mux_004|saved_grant[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[70]~0\, u0|mm_interconnect_1|cmd_mux_004|src_data[70]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[70]\, u0|mm_interconnect_1|cmd_mux_004|src_data[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|local_write~0\, u0|mm_interconnect_1|button_pio_s1_agent|local_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|m0_write\, u0|mm_interconnect_1|button_pio_s1_agent|m0_write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|button_pio_s1_agent_rdata_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_004|src3_valid\, u0|mm_interconnect_1|rsp_demux_004|src3_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|WideOr1~0\, u0|mm_interconnect_1|rsp_mux_003|WideOr1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_003|WideOr1\, u0|mm_interconnect_1|rsp_mux_003|WideOr1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~60\, u0|fpga_only_master|transacto|p2m|state~60, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_CMD_WAIT\, u0|fpga_only_master|transacto|p2m|state.READ_CMD_WAIT, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector83~0\, u0|fpga_only_master|transacto|p2m|Selector83~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read\, u0|fpga_only_master|transacto|p2m|read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[71]\, u0|mm_interconnect_1|cmd_mux_004|src_data[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|m0_read~0\, u0|mm_interconnect_1|button_pio_s1_agent|m0_read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|nonposted_write_endofpacket~0\, u0|mm_interconnect_1|button_pio_s1_agent|nonposted_write_endofpacket~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_004|src0_valid~0\, u0|mm_interconnect_1|rsp_demux_004|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[107]~5\, u0|mm_interconnect_1|rsp_mux|src_data[107]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~5\, u0|mm_interconnect_1|rsp_mux|src_payload~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~6\, u0|mm_interconnect_1|rsp_mux|src_payload~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[107]~4\, u0|mm_interconnect_1|rsp_mux|src_data[107]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[107]\, u0|mm_interconnect_1|rsp_mux|src_data[107], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src4_valid~1\, u0|mm_interconnect_1|cmd_demux|src4_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src4_valid~0\, u0|mm_interconnect_1|cmd_demux|src4_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|grant[0]~1\, u0|mm_interconnect_1|cmd_mux_004|arb|grant[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux_004|saved_grant[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[34]~4\, u0|mm_interconnect_1|cmd_mux_004|src_data[34]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|src_data[34]\, u0|mm_interconnect_1|cmd_mux_004|src_data[34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|WideOr0~0\, u0|mm_interconnect_1|button_pio_s1_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|cp_ready~0\, u0|mm_interconnect_1|button_pio_s1_agent|cp_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|cp_ready~1\, u0|mm_interconnect_1|button_pio_s1_agent|cp_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|sink_ready~1\, u0|mm_interconnect_1|cmd_demux_002|sink_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|sink_ready~2\, u0|mm_interconnect_1|cmd_demux_002|sink_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|WideOr0~0\, u0|mm_interconnect_1|cmd_demux_002|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|sink_ready~4\, u0|mm_interconnect_1|cmd_demux_002|sink_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|sink_ready~5\, u0|mm_interconnect_1|cmd_demux_002|sink_ready~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|sink_ready~3\, u0|mm_interconnect_1|cmd_demux_002|sink_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|WideOr0~1\, u0|mm_interconnect_1|cmd_demux_002|WideOr0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_waitrequest~0\, u0|mm_bridge_0|cmd_waitrequest~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|sink_ready~0\, u0|mm_interconnect_1|cmd_demux_002|sink_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[5]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|src_data~3\, u0|mm_interconnect_1|router_002|src_data~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_dest_id[0]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_dest_id[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|suppress_change_dest_id~1\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|suppress_change_dest_id~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|src_data~1\, u0|mm_interconnect_1|router_002|src_data~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|src_data~2\, u0|mm_interconnect_1|router_002|src_data~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_dest_id[1]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_dest_id[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|Equal0~0\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_dest_id[2]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_dest_id[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_waitrequest~1\, u0|mm_bridge_0|cmd_waitrequest~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|sink_ready~6\, u0|mm_interconnect_1|cmd_demux_002|sink_ready~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|sink_ready~7\, u0|mm_interconnect_1|cmd_demux_002|sink_ready~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|WideOr0~2\, u0|mm_interconnect_1|cmd_demux_002|WideOr0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_waitrequest~2\, u0|mm_bridge_0|cmd_waitrequest~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|use_reg~0\, u0|mm_bridge_0|use_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|use_reg\, u0|mm_bridge_0|use_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[9]~feeder\, u0|mm_bridge_0|wr_reg_address[9]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[9]\, u0|mm_bridge_0|wr_reg_address[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[9]~9\, u0|mm_bridge_0|wr_address[9]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[9]\, u0|mm_bridge_0|cmd_address[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal7~1\, u0|mm_interconnect_1|router_002|Equal7~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[5]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src5_valid~0\, u0|mm_interconnect_1|cmd_demux_002|src5_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src5_valid~1\, u0|mm_interconnect_1|cmd_demux_002|src5_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|grant[3]~3\, u0|mm_interconnect_1|cmd_mux_006|arb|grant[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|saved_grant[3]\, u0|mm_interconnect_1|cmd_mux_006|saved_grant[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|src_valid~0\, u0|mm_interconnect_1|cmd_mux_006|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][97], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~4\, u0|mm_interconnect_1|rsp_mux|src_payload~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[106]~2\, u0|mm_interconnect_1|rsp_mux|src_data[106]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~3\, u0|mm_interconnect_1|rsp_mux|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[106]~3\, u0|mm_interconnect_1|rsp_mux|src_data[106]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[106]\, u0|mm_interconnect_1|rsp_mux|src_data[106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src6_valid~1\, u0|mm_interconnect_1|cmd_demux_001|src6_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src6_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src6_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|arb|grant[1]~1\, u0|mm_interconnect_1|cmd_mux_006|arb|grant[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_006|saved_grant[1]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux_006|saved_grant[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][130]~feeder\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][130]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|version_pio_s1_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_006|src0_valid~1\, u0|mm_interconnect_1|rsp_demux_006|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~26\, u0|mm_interconnect_1|rsp_mux|src_payload~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_004|src0_valid~2\, u0|mm_interconnect_1|rsp_demux_004|src0_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload[0]~29\, u0|mm_interconnect_1|rsp_mux|src_payload[0]~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src0_valid~1\, u0|mm_interconnect_1|rsp_demux_001|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src0_valid~2\, u0|mm_interconnect_1|rsp_demux|src0_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][79]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~74\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~74, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][79]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][79]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][79]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~52\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~52, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][79]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~30\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][79], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][77]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~72\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~72, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][77]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~50\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~50, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][77]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~28\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][77], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][78]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~73\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~73, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][78]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~51\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~51, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][78]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~29\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][78], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][76]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~71\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~71, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][76]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][76]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][76]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~49\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][76]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~27\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][76], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][80]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~75\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~75, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][80]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][80]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][80]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~53\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~53, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][80]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~31\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][80]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][80]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][80], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_busy, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][130]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~70\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~70, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][130]~feeder\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][130]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][130]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~48\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~48, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][130]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~26\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~27\, u0|mm_interconnect_1|rsp_mux|src_payload~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload[0]~28\, u0|mm_interconnect_1|rsp_mux|src_payload[0]~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_005|src0_valid~2\, u0|mm_interconnect_1|rsp_demux_005|src0_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~25\, u0|mm_interconnect_1|rsp_mux|src_payload~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|next_pending_response_count~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|next_pending_response_count~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~4\, u0|mm_interconnect_1|cmd_demux|sink_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~5\, u0|mm_interconnect_1|cmd_demux|sink_ready~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|WideOr0~1\, u0|mm_interconnect_1|cmd_demux|WideOr0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|always1~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|next_pending_response_count~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|next_pending_response_count~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src2_valid~1\, u0|mm_interconnect_1|cmd_demux|src2_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|WideOr1\, u0|mm_interconnect_1|cmd_mux_002|WideOr1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|packet_in_progress~0\, u0|mm_interconnect_1|cmd_mux_002|packet_in_progress~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_002|packet_in_progress, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|update_grant~0\, u0|mm_interconnect_1|cmd_mux_002|update_grant~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|saved_grant[0]~DUPLICATE\, u0|mm_interconnect_1|cmd_mux_002|saved_grant[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[86]~2\, u0|mm_interconnect_1|cmd_mux_002|src_data[86]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector8~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector8~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[86]~3\, u0|mm_interconnect_1|cmd_mux_002|src_data[86]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~6\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~7\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[5]\, u0|mm_bridge_0|wr_reg_address[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[5]~1\, u0|mm_bridge_0|wr_address[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[5]\, u0|mm_bridge_0|cmd_address[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[17]\, u0|mm_bridge_0|cmd_address[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal3~0\, u0|mm_interconnect_1|router_002|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[2]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src2_valid~0\, u0|mm_interconnect_1|cmd_demux_002|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src2_valid~1\, u0|mm_interconnect_1|cmd_demux_002|src2_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|adder|full_adder.cout[1]\, u0|mm_interconnect_1|cmd_mux_003|arb|adder|full_adder.cout[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|grant[2]~2\, u0|mm_interconnect_1|cmd_mux_003|arb|grant[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|saved_grant[2]\, u0|mm_interconnect_1|cmd_mux_003|saved_grant[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[70]~0\, u0|mm_interconnect_1|cmd_mux_003|src_data[70]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_data[70]\, u0|mm_interconnect_1|cmd_mux_003|src_data[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][70]~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][70]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_003|src0_valid~0\, u0|mm_interconnect_1|rsp_demux_003|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_003|src0_valid~1\, u0|mm_interconnect_1|rsp_demux_003|src0_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~2\, u0|mm_interconnect_1|rsp_mux|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[105]~1\, u0|mm_interconnect_1|rsp_mux|src_data[105]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[105]~0\, u0|mm_interconnect_1|rsp_mux|src_data[105]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~1\, u0|mm_interconnect_1|rsp_mux|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[105]\, u0|mm_interconnect_1|rsp_mux|src_data[105], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector25~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector25~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|src_channel~0\, u0|mm_interconnect_1|router|src_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src2_valid~0\, u0|mm_interconnect_1|cmd_demux|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src2_valid~2\, u0|mm_interconnect_1|cmd_demux|src2_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src2_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src2_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~2\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~0\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~1\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|grant[0]~1\, u0|mm_interconnect_1|cmd_mux_002|arb|grant[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux_002|saved_grant[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|m0_write~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|m0_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_write\, u0|mm_bridge_0|wr_reg_write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_write~0\, u0|mm_bridge_0|wr_write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_write\, u0|mm_bridge_0|cmd_write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|suppress_change_dest_id~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|save_dest_id~0\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|save_dest_id~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|save_dest_id~1\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|save_dest_id~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|nonposted_cmd_accepted, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_payload~1\, u0|mm_interconnect_1|rsp_mux_002|src_payload~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_payload~3\, u0|mm_interconnect_1|rsp_mux_002|src_payload~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_payload~2\, u0|mm_interconnect_1|rsp_mux_002|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_payload[0]~4\, u0|mm_interconnect_1|rsp_mux_002|src_payload[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_payload[0]~5\, u0|mm_interconnect_1|rsp_mux_002|src_payload[0]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_002|src_payload~0\, u0|mm_interconnect_1|rsp_mux_002|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|response_sink_accepted\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|response_sink_accepted, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|pending_response_count[0]~0\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|pending_response_count[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|pending_response_count[0]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|pending_response_count[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|pending_response_count[0]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|pending_response_count[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|next_pending_response_count~0\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|next_pending_response_count~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|always1~0\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|pending_response_count[1]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|pending_response_count[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|has_pending_responses~0\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|has_pending_responses~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|has_pending_responses\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|has_pending_responses, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal5~0\, u0|mm_interconnect_1|router_002|Equal5~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[3]\, u0|mm_interconnect_1|mm_bridge_0_m0_limiter|last_channel[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src3_valid~0\, u0|mm_interconnect_1|cmd_demux_002|src3_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_002|src3_valid~1\, u0|mm_interconnect_1|cmd_demux_002|src3_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|adder|full_adder.cout[1]\, u0|mm_interconnect_1|cmd_mux_004|arb|adder|full_adder.cout[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|arb|grant[2]~3\, u0|mm_interconnect_1|cmd_mux_004|arb|grant[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_004|saved_grant[2]\, u0|mm_interconnect_1|cmd_mux_004|saved_grant[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][98], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_008|src_channel~1\, u0|mm_interconnect_1|router_008|src_channel~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_004|WideOr0~0\, u0|mm_interconnect_1|rsp_demux_004|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|write~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|comb~0\, u0|mm_interconnect_1|button_pio_s1_agent|comb~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|last_packet_beat\, u0|mm_interconnect_1|button_pio_s1_agent|uncompressor|last_packet_beat, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_008|src_channel[1]~0\, u0|mm_interconnect_1|router_008|src_channel[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_004|src1_valid\, u0|mm_interconnect_1|rsp_demux_004|src1_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|WideOr1~0\, u0|mm_interconnect_1|rsp_mux_001|WideOr1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|WideOr1\, u0|mm_interconnect_1|rsp_mux_001|WideOr1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan10~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan10~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector6~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector6~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[81]\, u0|mm_interconnect_1|cmd_mux_002|src_data[81], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~14\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~7\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[34]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~0\, u0|mm_interconnect_1|cmd_demux|sink_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~1\, u0|mm_interconnect_1|cmd_demux|sink_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[75]~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[75]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][130]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][130]\, u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][130], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~2\, u0|mm_interconnect_1|rsp_mux_001|src_payload~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload[0]~3\, u0|mm_interconnect_1|rsp_mux_001|src_payload[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload[0]\, u0|mm_interconnect_1|rsp_mux_001|src_payload[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux_002|arb|grant[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_002|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|write~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|write~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|comb~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|comb~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~3\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[2]~5\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[2]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|rf_source_data[129]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent|rf_source_data[129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][129]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~66\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~66, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][129]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~44\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~44, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][129]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~22\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][129]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][129]\, u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][129], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_002|src0_valid\, u0|mm_interconnect_1|rsp_demux_002|src0_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|WideOr1~0\, u0|mm_interconnect_1|rsp_mux|WideOr1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|WideOr1\, u0|mm_interconnect_1|rsp_mux|WideOr1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal2~0\, u0|mm_interconnect_1|router_001|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src3_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src3_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux_003|arb|grant[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_003|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_003|src_payload~0\, u0|mm_interconnect_1|cmd_mux_003|src_payload~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|WideOr0~0\, u0|mm_interconnect_1|led_pio_s1_agent|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent|cp_ready~1\, u0|mm_interconnect_1|led_pio_s1_agent|cp_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~2\, u0|mm_interconnect_1|cmd_demux|sink_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~3\, u0|mm_interconnect_1|cmd_demux|sink_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|WideOr0~0\, u0|mm_interconnect_1|cmd_demux|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~0\, u0|mm_interconnect_1|router|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~5\, u0|mm_interconnect_1|router|Equal2~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~6\, u0|mm_interconnect_1|router|Equal2~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src5_valid~1\, u0|mm_interconnect_1|cmd_demux|src5_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux_005|arb|grant[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_005|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_005|saved_grant[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~3\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~2\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|WideOr0~0\, u0|mm_interconnect_1|cmd_demux_001|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~5\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~6\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~10\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~30\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~31\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]\, u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[6]\, u0|mm_bridge_0|wr_reg_address[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|wr_address[6]~13\, u0|mm_bridge_0|wr_address[6]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_bridge_0|cmd_address[6]\, u0|mm_bridge_0|cmd_address[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|router_002|Equal0~0\, u0|mm_interconnect_1|router_002|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|src_valid~0\, u0|mm_interconnect_1|cmd_mux_007|src_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_007|WideOr1\, u0|mm_interconnect_1|cmd_mux_007|WideOr1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|fifo_wr~0\, u0|jtag_uart|fifo_wr~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|fifo_wr\, u0|jtag_uart|fifo_wr, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~3, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~0, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~9, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~8, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~7, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~5, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid~feeder\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~1, DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0], DE10DAQ_TOP, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|adapted_tdo\, u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|adapted_tdo, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]~8\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]~7\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4]~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4]~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1]~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~12\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~12, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~13\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~13, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~18\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~18, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~20\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~20, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~29\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~29, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~8\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~8, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~9\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~9, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]~27\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]~27, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]~28\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]~28, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~25\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~25, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~26\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~26, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~21\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~21, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~DUPLICATE\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~19\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~19, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~22\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~22, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]~16\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]~16, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]~17\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]~17, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~14\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~14, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~15\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~15, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~5\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~5, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2]~4\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~2\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1]~3\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1]~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~9, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2]~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2]~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1]~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1]~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8]~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8]~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]~8\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6]~7\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6]~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5]~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5]~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3]~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2]~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1]~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal7~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal7~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal7~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal7~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~23\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~23, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~24\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~24, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal10~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal10~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~8\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~11\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~11, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~12\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~12, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector32~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~7\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~10\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~10, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~11\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~11, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~12\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~12, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~14\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~14, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~15\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~15, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~20\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~20, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~18\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~18, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~19\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~19, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~16\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~16, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~8\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~35\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~35, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~36\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~36, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~32\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~32, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~33\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~33, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~30\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~30, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~22\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~22, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~23\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~23, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~24\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~24, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~25\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~26\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~26, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~27\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~27, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~28\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~28, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~29\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~31\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~31, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~34\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~34, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~37\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~37, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[0]\, u0|hps_only_master|fifo|wr_ptr[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[0]~0\, u0|hps_only_master|fifo|wr_ptr[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[0]~DUPLICATE\, u0|hps_only_master|fifo|wr_ptr[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|Add0~3\, u0|hps_only_master|fifo|Add0~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[1]\, u0|hps_only_master|fifo|wr_ptr[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[1]~1\, u0|hps_only_master|fifo|mem_rd_ptr[1]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[1]\, u0|hps_only_master|fifo|rd_ptr[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[2]~2\, u0|hps_only_master|fifo|mem_rd_ptr[2]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[2]\, u0|hps_only_master|fifo|rd_ptr[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[3]~3\, u0|hps_only_master|fifo|mem_rd_ptr[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[3]\, u0|hps_only_master|fifo|rd_ptr[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|Add1~0\, u0|hps_only_master|fifo|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[4]~4\, u0|hps_only_master|fifo|mem_rd_ptr[4]~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[4]\, u0|hps_only_master|fifo|rd_ptr[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[5]~5\, u0|hps_only_master|fifo|mem_rd_ptr[5]~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[5]\, u0|hps_only_master|fifo|rd_ptr[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|Add0~4\, u0|hps_only_master|fifo|Add0~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[2]\, u0|hps_only_master|fifo|wr_ptr[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|Add0~2\, u0|hps_only_master|fifo|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[3]\, u0|hps_only_master|fifo|wr_ptr[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|Add0~0\, u0|hps_only_master|fifo|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[4]\, u0|hps_only_master|fifo|wr_ptr[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|Add0~1\, u0|hps_only_master|fifo|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[5]\, u0|hps_only_master|fifo|wr_ptr[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid~0\, u0|hps_only_master|fifo|internal_out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|Equal0~0\, u0|hps_only_master|fifo|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid~1\, u0|hps_only_master|fifo|internal_out_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid~2\, u0|hps_only_master|fifo|internal_out_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|next_empty~0\, u0|hps_only_master|fifo|next_empty~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|empty\, u0|hps_only_master|fifo|empty, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid~3\, u0|hps_only_master|fifo|internal_out_valid~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid\, u0|hps_only_master|fifo|internal_out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|out_valid\, u0|hps_only_master|fifo|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[1]~DUPLICATE\, u0|hps_only_master|fifo|wr_ptr[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0\, u0|hps_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|Equal0~0\, u0|hps_only_master|b2p|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|always2~0\, u0|hps_only_master|b2p|always2~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|received_esc\, u0|hps_only_master|b2p|received_esc, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|received_channel~0\, u0|hps_only_master|b2p|received_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|received_channel\, u0|hps_only_master|b2p|received_channel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|Equal3~0\, u0|hps_only_master|b2p|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|received_esc~0\, u0|hps_only_master|b2p|received_esc~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|received_esc~DUPLICATE\, u0|hps_only_master|b2p|received_esc~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_valid~0\, u0|hps_only_master|b2p|out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|received_channel~DUPLICATE\, u0|hps_only_master|b2p|received_channel~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|always0~0\, u0|hps_only_master|b2p|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_startofpacket\, u0|hps_only_master|b2p|out_startofpacket, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|Equal0~1\, u0|hps_only_master|b2p|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_startofpacket~0\, u0|hps_only_master|b2p|out_startofpacket~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_startofpacket~DUPLICATE\, u0|hps_only_master|b2p|out_startofpacket~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[0]~0\, u0|hps_only_master|b2p|out_channel[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[2]\, u0|hps_only_master|b2p|out_channel[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_data[5]~0\, u0|hps_only_master|b2p|out_data[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[5]\, u0|hps_only_master|b2p|out_channel[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[0]\, u0|hps_only_master|b2p|out_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[7]\, u0|hps_only_master|b2p|out_channel[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[6]\, u0|hps_only_master|b2p|out_channel[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|enable~0\, u0|hps_only_master|transacto|p2m|enable~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[4]\, u0|hps_only_master|b2p|out_channel[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[1]\, u0|hps_only_master|b2p|out_channel[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[3]\, u0|hps_only_master|b2p|out_channel[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|enable~1\, u0|hps_only_master|transacto|p2m|enable~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|enable\, u0|hps_only_master|transacto|p2m|enable, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR4\, u0|hps_only_master|transacto|p2m|state.GET_ADDR4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~45\, u0|hps_only_master|transacto|p2m|state~45, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR3\, u0|hps_only_master|transacto|p2m|state.GET_ADDR3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~43\, u0|hps_only_master|transacto|p2m|state~43, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR4~DUPLICATE\, u0|hps_only_master|transacto|p2m|state.GET_ADDR4~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector18~0\, u0|hps_only_master|transacto|p2m|Selector18~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~50\, u0|hps_only_master|transacto|p2m|state~50, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_SIZE1\, u0|hps_only_master|transacto|p2m|state.GET_SIZE1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~58\, u0|hps_only_master|transacto|p2m|state~58, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_SIZE2\, u0|hps_only_master|transacto|p2m|state.GET_SIZE2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~48\, u0|hps_only_master|transacto|p2m|state~48, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR1\, u0|hps_only_master|transacto|p2m|state.GET_ADDR1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector14~0\, u0|hps_only_master|transacto|p2m|Selector14~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector18~1\, u0|hps_only_master|transacto|p2m|Selector18~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~49\, u0|hps_only_master|transacto|p2m|state~49, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_EXTRA\, u0|hps_only_master|transacto|p2m|state.GET_EXTRA, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~46\, u0|hps_only_master|transacto|p2m|state~46, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~47\, u0|hps_only_master|transacto|p2m|state~47, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR2\, u0|hps_only_master|transacto|p2m|state.GET_ADDR2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector14~1\, u0|hps_only_master|transacto|p2m|Selector14~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector71~0\, u0|hps_only_master|transacto|p2m|Selector71~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~44\, u0|hps_only_master|transacto|p2m|state~44, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_SEND_WAIT\, u0|hps_only_master|transacto|p2m|state.READ_SEND_WAIT, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|hold_waitrequest~feeder\, u0|mm_interconnect_2|hps_only_master_master_agent|hold_waitrequest~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|hold_waitrequest\, u0|mm_interconnect_2|hps_only_master_master_agent|hold_waitrequest, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|Equal1~0\, u0|hps_only_master|b2p|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_endofpacket~0\, u0|hps_only_master|b2p|out_endofpacket~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|b2p|out_endofpacket\, u0|hps_only_master|b2p|out_endofpacket, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|always1~0\, u0|hps_only_master|transacto|p2m|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector15~0\, u0|hps_only_master|transacto|p2m|Selector15~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|always1~1\, u0|hps_only_master|transacto|p2m|always1~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.WRITE_WAIT\, u0|hps_only_master|transacto|p2m|state.WRITE_WAIT, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector15~1\, u0|hps_only_master|transacto|p2m|Selector15~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~41\, u0|hps_only_master|transacto|p2m|state~41, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.WRITE_WAIT~DUPLICATE\, u0|hps_only_master|transacto|p2m|state.WRITE_WAIT~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE\, u0|hps_only_master|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector81~0\, u0|hps_only_master|transacto|p2m|Selector81~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|write\, u0|hps_only_master|transacto|p2m|write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|last_channel[1]~0\, u0|mm_interconnect_2|hps_only_master_master_limiter|last_channel[1]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|was_write\, u0|mm_interconnect_2|hps_only_master_master_limiter|was_write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|data_taken~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|data_taken~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|data_taken\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|data_taken, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|wvalid\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|wvalid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[2]\, u0|hps_only_master|transacto|p2m|command[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~1\, u0|hps_only_master|transacto|p2m|Add2~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector30~0\, u0|hps_only_master|transacto|p2m|Selector30~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector22~0\, u0|hps_only_master|transacto|p2m|Selector22~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~5\, u0|hps_only_master|transacto|p2m|Add0~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[4]~DUPLICATE\, u0|hps_only_master|transacto|p2m|command[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector30~1\, u0|hps_only_master|transacto|p2m|Selector30~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~5\, u0|hps_only_master|transacto|p2m|Add3~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector22~1\, u0|hps_only_master|transacto|p2m|Selector22~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector37~0\, u0|hps_only_master|transacto|p2m|Selector37~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector37~1\, u0|hps_only_master|transacto|p2m|Selector37~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[0]\, u0|hps_only_master|transacto|p2m|counter[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~1\, u0|hps_only_master|transacto|p2m|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~1\, u0|hps_only_master|transacto|p2m|Add3~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector36~0\, u0|hps_only_master|transacto|p2m|Selector36~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector36~1\, u0|hps_only_master|transacto|p2m|Selector36~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[1]\, u0|hps_only_master|transacto|p2m|counter[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector23~0\, u0|hps_only_master|transacto|p2m|Selector23~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector22~2\, u0|hps_only_master|transacto|p2m|Selector22~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[8]~DUPLICATE\, u0|hps_only_master|transacto|p2m|counter[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~13\, u0|hps_only_master|transacto|p2m|Add0~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~13\, u0|hps_only_master|transacto|p2m|Add3~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector35~0\, u0|hps_only_master|transacto|p2m|Selector35~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector35~1\, u0|hps_only_master|transacto|p2m|Selector35~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[2]\, u0|hps_only_master|transacto|p2m|counter[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~9\, u0|hps_only_master|transacto|p2m|Add3~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector34~0\, u0|hps_only_master|transacto|p2m|Selector34~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~9\, u0|hps_only_master|transacto|p2m|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector34~1\, u0|hps_only_master|transacto|p2m|Selector34~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[3]\, u0|hps_only_master|transacto|p2m|counter[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~61\, u0|hps_only_master|transacto|p2m|Add3~61, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector33~0\, u0|hps_only_master|transacto|p2m|Selector33~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~61\, u0|hps_only_master|transacto|p2m|Add0~61, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector33~1\, u0|hps_only_master|transacto|p2m|Selector33~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[4]\, u0|hps_only_master|transacto|p2m|counter[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~57\, u0|hps_only_master|transacto|p2m|Add0~57, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~57\, u0|hps_only_master|transacto|p2m|Add3~57, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector32~0\, u0|hps_only_master|transacto|p2m|Selector32~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector32~1\, u0|hps_only_master|transacto|p2m|Selector32~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[5]\, u0|hps_only_master|transacto|p2m|counter[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~53\, u0|hps_only_master|transacto|p2m|Add0~53, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~53\, u0|hps_only_master|transacto|p2m|Add3~53, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector31~0\, u0|hps_only_master|transacto|p2m|Selector31~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector31~1\, u0|hps_only_master|transacto|p2m|Selector31~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[6]\, u0|hps_only_master|transacto|p2m|counter[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~49\, u0|hps_only_master|transacto|p2m|Add3~49, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector30~2\, u0|hps_only_master|transacto|p2m|Selector30~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~49\, u0|hps_only_master|transacto|p2m|Add0~49, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector30~3\, u0|hps_only_master|transacto|p2m|Selector30~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[7]\, u0|hps_only_master|transacto|p2m|counter[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~45\, u0|hps_only_master|transacto|p2m|Add3~45, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector29~0\, u0|hps_only_master|transacto|p2m|Selector29~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~45\, u0|hps_only_master|transacto|p2m|Add0~45, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector29~1\, u0|hps_only_master|transacto|p2m|Selector29~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[8]\, u0|hps_only_master|transacto|p2m|counter[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~41\, u0|hps_only_master|transacto|p2m|Add0~41, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~41\, u0|hps_only_master|transacto|p2m|Add3~41, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector28~0\, u0|hps_only_master|transacto|p2m|Selector28~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector28~1\, u0|hps_only_master|transacto|p2m|Selector28~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[9]\, u0|hps_only_master|transacto|p2m|counter[9], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~37\, u0|hps_only_master|transacto|p2m|Add3~37, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector27~0\, u0|hps_only_master|transacto|p2m|Selector27~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[10]\, u0|hps_only_master|transacto|p2m|counter[10], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~37\, u0|hps_only_master|transacto|p2m|Add0~37, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector27~1\, u0|hps_only_master|transacto|p2m|Selector27~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[10]~DUPLICATE\, u0|hps_only_master|transacto|p2m|counter[10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~33\, u0|hps_only_master|transacto|p2m|Add3~33, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector26~0\, u0|hps_only_master|transacto|p2m|Selector26~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~33\, u0|hps_only_master|transacto|p2m|Add0~33, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector26~1\, u0|hps_only_master|transacto|p2m|Selector26~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[11]\, u0|hps_only_master|transacto|p2m|counter[11], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~29\, u0|hps_only_master|transacto|p2m|Add0~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~29\, u0|hps_only_master|transacto|p2m|Add3~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector25~0\, u0|hps_only_master|transacto|p2m|Selector25~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector25~1\, u0|hps_only_master|transacto|p2m|Selector25~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[12]\, u0|hps_only_master|transacto|p2m|counter[12], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~25\, u0|hps_only_master|transacto|p2m|Add3~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector24~0\, u0|hps_only_master|transacto|p2m|Selector24~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[13]\, u0|hps_only_master|transacto|p2m|counter[13], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~25\, u0|hps_only_master|transacto|p2m|Add0~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector24~1\, u0|hps_only_master|transacto|p2m|Selector24~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[13]~DUPLICATE\, u0|hps_only_master|transacto|p2m|counter[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~21\, u0|hps_only_master|transacto|p2m|Add3~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector23~1\, u0|hps_only_master|transacto|p2m|Selector23~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~21\, u0|hps_only_master|transacto|p2m|Add0~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector23~2\, u0|hps_only_master|transacto|p2m|Selector23~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[14]\, u0|hps_only_master|transacto|p2m|counter[14], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~17\, u0|hps_only_master|transacto|p2m|Add3~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector22~3\, u0|hps_only_master|transacto|p2m|Selector22~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~17\, u0|hps_only_master|transacto|p2m|Add0~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector22~4\, u0|hps_only_master|transacto|p2m|Selector22~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[15]\, u0|hps_only_master|transacto|p2m|counter[15], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal10~0\, u0|hps_only_master|transacto|p2m|Equal10~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal10~1\, u0|hps_only_master|transacto|p2m|Equal10~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal10~2\, u0|hps_only_master|transacto|p2m|Equal10~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal10~3\, u0|hps_only_master|transacto|p2m|Equal10~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address~0\, u0|hps_only_master|transacto|p2m|address~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector52~0\, u0|hps_only_master|transacto|p2m|Selector52~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector58~0\, u0|hps_only_master|transacto|p2m|Selector58~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector69~0\, u0|hps_only_master|transacto|p2m|Selector69~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector69~1\, u0|hps_only_master|transacto|p2m|Selector69~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[2]\, u0|hps_only_master|transacto|p2m|address[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~5\, u0|hps_only_master|transacto|p2m|Add2~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector68~0\, u0|hps_only_master|transacto|p2m|Selector68~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[3]\, u0|hps_only_master|transacto|p2m|address[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~9\, u0|hps_only_master|transacto|p2m|Add2~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector67~0\, u0|hps_only_master|transacto|p2m|Selector67~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[4]\, u0|hps_only_master|transacto|p2m|address[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~13\, u0|hps_only_master|transacto|p2m|Add2~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector66~0\, u0|hps_only_master|transacto|p2m|Selector66~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[5]\, u0|hps_only_master|transacto|p2m|address[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~17\, u0|hps_only_master|transacto|p2m|Add2~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector65~0\, u0|hps_only_master|transacto|p2m|Selector65~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[6]\, u0|hps_only_master|transacto|p2m|address[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~21\, u0|hps_only_master|transacto|p2m|Add2~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector64~0\, u0|hps_only_master|transacto|p2m|Selector64~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[7]\, u0|hps_only_master|transacto|p2m|address[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~25\, u0|hps_only_master|transacto|p2m|Add2~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector58~1\, u0|hps_only_master|transacto|p2m|Selector58~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector63~0\, u0|hps_only_master|transacto|p2m|Selector63~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[8]\, u0|hps_only_master|transacto|p2m|address[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~29\, u0|hps_only_master|transacto|p2m|Add2~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector62~0\, u0|hps_only_master|transacto|p2m|Selector62~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[9]\, u0|hps_only_master|transacto|p2m|address[9], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~33\, u0|hps_only_master|transacto|p2m|Add2~33, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector61~0\, u0|hps_only_master|transacto|p2m|Selector61~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[10]\, u0|hps_only_master|transacto|p2m|address[10], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~37\, u0|hps_only_master|transacto|p2m|Add2~37, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector60~0\, u0|hps_only_master|transacto|p2m|Selector60~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[11]\, u0|hps_only_master|transacto|p2m|address[11], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~41\, u0|hps_only_master|transacto|p2m|Add2~41, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector59~0\, u0|hps_only_master|transacto|p2m|Selector59~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[12]\, u0|hps_only_master|transacto|p2m|address[12], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~45\, u0|hps_only_master|transacto|p2m|Add2~45, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector58~2\, u0|hps_only_master|transacto|p2m|Selector58~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[13]\, u0|hps_only_master|transacto|p2m|address[13], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~49\, u0|hps_only_master|transacto|p2m|Add2~49, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector57~0\, u0|hps_only_master|transacto|p2m|Selector57~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[14]\, u0|hps_only_master|transacto|p2m|address[14], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~53\, u0|hps_only_master|transacto|p2m|Add2~53, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector56~0\, u0|hps_only_master|transacto|p2m|Selector56~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[15]\, u0|hps_only_master|transacto|p2m|address[15], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector55~0\, u0|hps_only_master|transacto|p2m|Selector55~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~57\, u0|hps_only_master|transacto|p2m|Add2~57, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector55~1\, u0|hps_only_master|transacto|p2m|Selector55~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[16]\, u0|hps_only_master|transacto|p2m|address[16], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~61\, u0|hps_only_master|transacto|p2m|Add2~61, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector54~0\, u0|hps_only_master|transacto|p2m|Selector54~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[17]\, u0|hps_only_master|transacto|p2m|address[17], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~65\, u0|hps_only_master|transacto|p2m|Add2~65, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector53~0\, u0|hps_only_master|transacto|p2m|Selector53~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[18]\, u0|hps_only_master|transacto|p2m|address[18], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~69\, u0|hps_only_master|transacto|p2m|Add2~69, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector52~1\, u0|hps_only_master|transacto|p2m|Selector52~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[19]\, u0|hps_only_master|transacto|p2m|address[19], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~73\, u0|hps_only_master|transacto|p2m|Add2~73, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector51~0\, u0|hps_only_master|transacto|p2m|Selector51~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[20]\, u0|hps_only_master|transacto|p2m|address[20], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~77\, u0|hps_only_master|transacto|p2m|Add2~77, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector50~0\, u0|hps_only_master|transacto|p2m|Selector50~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[21]\, u0|hps_only_master|transacto|p2m|address[21], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~81\, u0|hps_only_master|transacto|p2m|Add2~81, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector49~0\, u0|hps_only_master|transacto|p2m|Selector49~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[22]\, u0|hps_only_master|transacto|p2m|address[22], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~85\, u0|hps_only_master|transacto|p2m|Add2~85, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector48~0\, u0|hps_only_master|transacto|p2m|Selector48~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[23]\, u0|hps_only_master|transacto|p2m|address[23], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector47~0\, u0|hps_only_master|transacto|p2m|Selector47~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~89\, u0|hps_only_master|transacto|p2m|Add2~89, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector47~1\, u0|hps_only_master|transacto|p2m|Selector47~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[24]\, u0|hps_only_master|transacto|p2m|address[24], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~93\, u0|hps_only_master|transacto|p2m|Add2~93, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector46~0\, u0|hps_only_master|transacto|p2m|Selector46~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[25]\, u0|hps_only_master|transacto|p2m|address[25], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~97\, u0|hps_only_master|transacto|p2m|Add2~97, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector45~0\, u0|hps_only_master|transacto|p2m|Selector45~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[26]\, u0|hps_only_master|transacto|p2m|address[26], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~101\, u0|hps_only_master|transacto|p2m|Add2~101, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector44~0\, u0|hps_only_master|transacto|p2m|Selector44~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[27]\, u0|hps_only_master|transacto|p2m|address[27], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~105\, u0|hps_only_master|transacto|p2m|Add2~105, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector43~0\, u0|hps_only_master|transacto|p2m|Selector43~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[28]\, u0|hps_only_master|transacto|p2m|address[28], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~109\, u0|hps_only_master|transacto|p2m|Add2~109, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector42~0\, u0|hps_only_master|transacto|p2m|Selector42~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[29]\, u0|hps_only_master|transacto|p2m|address[29], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~113\, u0|hps_only_master|transacto|p2m|Add2~113, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector41~0\, u0|hps_only_master|transacto|p2m|Selector41~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[30]\, u0|hps_only_master|transacto|p2m|address[30], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~117\, u0|hps_only_master|transacto|p2m|Add2~117, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector40~0\, u0|hps_only_master|transacto|p2m|Selector40~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[31]\, u0|hps_only_master|transacto|p2m|address[31], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector70~3\, u0|hps_only_master|transacto|p2m|Selector70~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector70~0\, u0|hps_only_master|transacto|p2m|Selector70~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector70~1\, u0|hps_only_master|transacto|p2m|Selector70~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector70~4\, u0|hps_only_master|transacto|p2m|Selector70~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[1]\, u0|hps_only_master|transacto|p2m|current_byte[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[0]~0\, u0|hps_only_master|transacto|p2m|writedata[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[0]\, u0|hps_only_master|transacto|p2m|writedata[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[1]\, u0|hps_only_master|transacto|p2m|writedata[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~1\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[2]\, u0|hps_only_master|transacto|p2m|writedata[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~2\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[3]\, u0|hps_only_master|transacto|p2m|writedata[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~3\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[4]\, u0|hps_only_master|transacto|p2m|writedata[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~4\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[5]\, u0|hps_only_master|transacto|p2m|writedata[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~5\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[6]\, u0|hps_only_master|transacto|p2m|writedata[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~6\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[7]\, u0|hps_only_master|transacto|p2m|writedata[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~7\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[8]~1\, u0|hps_only_master|transacto|p2m|writedata[8]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[8]\, u0|hps_only_master|transacto|p2m|writedata[8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~8\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[9]\, u0|hps_only_master|transacto|p2m|writedata[9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~9\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[10]\, u0|hps_only_master|transacto|p2m|writedata[10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~10\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~10, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[11]\, u0|hps_only_master|transacto|p2m|writedata[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~11\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~11, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[12]\, u0|hps_only_master|transacto|p2m|writedata[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~12\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~12, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[13]\, u0|hps_only_master|transacto|p2m|writedata[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~13\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[14]\, u0|hps_only_master|transacto|p2m|writedata[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~14\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~14, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[15]\, u0|hps_only_master|transacto|p2m|writedata[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~15\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~15, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[16]~2\, u0|hps_only_master|transacto|p2m|writedata[16]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[16]\, u0|hps_only_master|transacto|p2m|writedata[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~16\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~16, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[17]\, u0|hps_only_master|transacto|p2m|writedata[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~17\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[18]\, u0|hps_only_master|transacto|p2m|writedata[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~18\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~18, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[19]\, u0|hps_only_master|transacto|p2m|writedata[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~19\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~19, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[20]\, u0|hps_only_master|transacto|p2m|writedata[20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~20\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~20, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[21]\, u0|hps_only_master|transacto|p2m|writedata[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~21\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[22]\, u0|hps_only_master|transacto|p2m|writedata[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~22\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~22, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[23]\, u0|hps_only_master|transacto|p2m|writedata[23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~23\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~23, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[24]~3\, u0|hps_only_master|transacto|p2m|writedata[24]~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[24]\, u0|hps_only_master|transacto|p2m|writedata[24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~24\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~24, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[25]\, u0|hps_only_master|transacto|p2m|writedata[25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~25\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[26]\, u0|hps_only_master|transacto|p2m|writedata[26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~26\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~26, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[27]\, u0|hps_only_master|transacto|p2m|writedata[27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~27\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~27, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[28]\, u0|hps_only_master|transacto|p2m|writedata[28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~28\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~28, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[29]\, u0|hps_only_master|transacto|p2m|writedata[29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~29\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[30]\, u0|hps_only_master|transacto|p2m|writedata[30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~30\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~30, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[31]\, u0|hps_only_master|transacto|p2m|writedata[31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~31\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~32\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~33\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~34\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~35\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~35, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~36\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~36, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~37\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~38\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~38, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~39\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~39, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~40\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~40, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~41\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~41, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~42\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~42, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~43\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~43, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~44\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~44, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~45\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~46\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~46, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~47\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~47, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~48\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~48, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~49\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~50\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~50, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~51\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~51, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~52\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~52, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~53\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~53, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~54\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~54, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~55\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~55, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~56\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~56, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~57\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~57, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~58\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~58, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~59\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~59, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~60\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~60, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~61\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~62\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~62, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~63\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~63, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector5~0\, u0|hps_only_master|transacto|p2m|Selector5~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[0]~feeder\, u0|hps_only_master|transacto|p2m|unshifted_byteenable[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable~0\, u0|hps_only_master|transacto|p2m|unshifted_byteenable~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable~1\, u0|hps_only_master|transacto|p2m|unshifted_byteenable~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[0]\, u0|hps_only_master|transacto|p2m|unshifted_byteenable[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector5~1\, u0|hps_only_master|transacto|p2m|Selector5~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector5~2\, u0|hps_only_master|transacto|p2m|Selector5~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[0]\, u0|hps_only_master|transacto|p2m|byteenable[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[1]\, u0|hps_only_master|transacto|p2m|unshifted_byteenable[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector4~0\, u0|hps_only_master|transacto|p2m|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector4~1\, u0|hps_only_master|transacto|p2m|Selector4~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[1]\, u0|hps_only_master|transacto|p2m|byteenable[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~1\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable~2\, u0|hps_only_master|transacto|p2m|unshifted_byteenable~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[2]\, u0|hps_only_master|transacto|p2m|unshifted_byteenable[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector3~0\, u0|hps_only_master|transacto|p2m|Selector3~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector3~1\, u0|hps_only_master|transacto|p2m|Selector3~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[2]\, u0|hps_only_master|transacto|p2m|byteenable[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~2\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[3]\, u0|hps_only_master|transacto|p2m|unshifted_byteenable[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable~0\, u0|hps_only_master|transacto|p2m|byteenable~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector2~0\, u0|hps_only_master|transacto|p2m|Selector2~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector2~1\, u0|hps_only_master|transacto|p2m|Selector2~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[3]\, u0|hps_only_master|transacto|p2m|byteenable[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~3\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~4\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~5\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~6\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~7\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps\, u0|hps_0|fpga_interfaces|fpga2hps, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_cp_ready\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_cp_ready, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|address_taken~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|address_taken~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|address_taken\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|address_taken, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|awvalid\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|awvalid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|bready~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|bready~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[2]~6\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[2]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[3]~8\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[3]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[5]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[4]~7\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[4]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[4]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[5]~5\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[5]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[6]~3\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[6]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[6]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|write\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[3]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[3]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~300\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~300, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][154]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][154]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always6~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always6~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~232\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~232, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always5~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always5~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~166\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~166, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always4~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~100\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~100, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always3~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~34\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always2~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always2~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~10\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always1~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always0~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rp_valid\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rp_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[4]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[3]~8\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[3]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[4]~7\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[4]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[5]~5\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[5]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[5]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[6]~3\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[6]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[6]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[7]~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[7]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~1\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[2]~6\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[2]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[2]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][154]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][154], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~69\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~69, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always6~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always6~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][113]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~59\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~59, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always5~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always5~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][113]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~49\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always4~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always4~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][113]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~39\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~39, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always3~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always3~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][113]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~29\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always2~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always2~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][113]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~19\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always1~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][113]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~9\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always0~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][113]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][113], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|response_sink_accepted~0\, u0|mm_interconnect_2|hps_only_master_master_limiter|response_sink_accepted~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|WideOr0~0\, u0|mm_interconnect_2|cmd_demux|WideOr0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_2|hps_only_master_master_limiter|nonposted_cmd_accepted, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[4]~1\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[4]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[4]~0\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[4]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[0]\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[0]~2\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[0]~DUPLICATE\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|Add0~3\, u0|mm_interconnect_2|hps_only_master_master_limiter|Add0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[1]\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|Add0~2\, u0|mm_interconnect_2|hps_only_master_master_limiter|Add0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[2]\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|Add0~1\, u0|mm_interconnect_2|hps_only_master_master_limiter|Add0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[3]\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|Add0~0\, u0|mm_interconnect_2|hps_only_master_master_limiter|Add0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[4]\, u0|mm_interconnect_2|hps_only_master_master_limiter|pending_response_count[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|has_pending_responses~0\, u0|mm_interconnect_2|hps_only_master_master_limiter|has_pending_responses~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|has_pending_responses\, u0|mm_interconnect_2|hps_only_master_master_limiter|has_pending_responses, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|has_pending_responses~1\, u0|mm_interconnect_2|hps_only_master_master_limiter|has_pending_responses~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|has_pending_responses~DUPLICATE\, u0|mm_interconnect_2|hps_only_master_master_limiter|has_pending_responses~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|av_waitrequest~0\, u0|mm_interconnect_2|hps_only_master_master_agent|av_waitrequest~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|save_dest_id~0\, u0|mm_interconnect_2|hps_only_master_master_limiter|save_dest_id~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|last_channel[1]\, u0|mm_interconnect_2|hps_only_master_master_limiter|last_channel[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|arvalid~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|arvalid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~301\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~301, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][106]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][106]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~233\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~233, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~167\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~167, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~101\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~101, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~35\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~35, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~11\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~1\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~61\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][64]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][64]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~51\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~51, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~41\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~41, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~31\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~21\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~11\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~11, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~1\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~62\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~62, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~52\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~52, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~42\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~42, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~32\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~22\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~12\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~2\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~63\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~63, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][66]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][66]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~53\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~53, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~43\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~43, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~33\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~23\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~13\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~3\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~64\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~64, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~54\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~54, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~44\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~44, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~34\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~24\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~14\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~4\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~65\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~65, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][68]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][68]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~55\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~55, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~45\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~35\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~35, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~25\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~15\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~5\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~68\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~68, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][69]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][69]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~58\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~58, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~48\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~48, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~38\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~38, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~28\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~18\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~8\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~67\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~67, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~57\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~57, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~47\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~47, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~37\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~27\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~17\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~7\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~66\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~66, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][71]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][71]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~56\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~56, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~46\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~46, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~36\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~36, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~26\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~16\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~6\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|Equal0~2\, u0|mm_interconnect_2|hps_only_master_master_agent|Equal0~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|Equal0~3\, u0|mm_interconnect_2|hps_only_master_master_agent|Equal0~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~306\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~306, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][71]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][71]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~238\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~238, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~172\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~172, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~106\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~106, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~40\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~40, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~16\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~6\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71]~DUPLICATE\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~307\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~307, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][70]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][70]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~239\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~239, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~173\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~173, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~107\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~107, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~41\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~41, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~17\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~17, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~7\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][70]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][70], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~305\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~305, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][69]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][69]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~237\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~237, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~171\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~171, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~105\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~105, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~39\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~39, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~15\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~5\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][69]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][69], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~304\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~304, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][68]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][68]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~236\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~236, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~170\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~170, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~104\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~104, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~38\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~38, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~14\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~14, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~4\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][68]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][68], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|Equal0~0\, u0|mm_interconnect_2|hps_only_master_master_agent|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~309\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~309, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~241\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~241, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~175\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~175, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~109\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~109, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~43\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~43, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~19\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~9\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][64]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][64], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~302\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~302, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~234\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~234, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~168\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~168, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~102\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~102, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~36\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~36, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~12\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~2\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][66]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][66], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~303\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~303, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~235\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~235, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~169\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~169, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~103\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~103, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~37\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~13\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~3\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][67]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][67], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~308\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~308, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~240\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~240, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~174\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~174, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~108\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~108, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~42\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~42, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~18\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~8\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][65]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][65], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|Equal0~1\, u0|mm_interconnect_2|hps_only_master_master_agent|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~60\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~60, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~50\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~50, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~40\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~40, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~30\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~20\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~10\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~0\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][106]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][106], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|av_readdatavalid~0\, u0|mm_interconnect_2|hps_only_master_master_agent|av_readdatavalid~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector83~0\, u0|hps_only_master|transacto|p2m|Selector83~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read\, u0|hps_only_master|transacto|p2m|read, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|cmd_src_valid[0]~0\, u0|mm_interconnect_2|hps_only_master_master_limiter|cmd_src_valid[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|last_channel[0]\, u0|mm_interconnect_2|hps_only_master_master_limiter|last_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_limiter|cmd_src_valid[0]~1\, u0|mm_interconnect_2|hps_only_master_master_limiter|cmd_src_valid[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_only_master_master_agent|av_waitrequest\, u0|mm_interconnect_2|hps_only_master_master_agent|av_waitrequest, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[4]\, u0|hps_only_master|transacto|p2m|command[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal2~1\, u0|hps_only_master|transacto|p2m|Equal2~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector14~2\, u0|hps_only_master|transacto|p2m|Selector14~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector14~3\, u0|hps_only_master|transacto|p2m|Selector14~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~42\, u0|hps_only_master|transacto|p2m|state~42, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_WRITE_DATA\, u0|hps_only_master|transacto|p2m|state.GET_WRITE_DATA, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector39~0\, u0|hps_only_master|transacto|p2m|Selector39~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|last_trans\, u0|hps_only_master|transacto|p2m|last_trans, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector16~0\, u0|hps_only_master|transacto|p2m|Selector16~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector16~1\, u0|hps_only_master|transacto|p2m|Selector16~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~52\, u0|hps_only_master|transacto|p2m|state~52, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.RETURN_PACKET\, u0|hps_only_master|transacto|p2m|state.RETURN_PACKET, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector70~2\, u0|hps_only_master|transacto|p2m|Selector70~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector71~1\, u0|hps_only_master|transacto|p2m|Selector71~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector71~2\, u0|hps_only_master|transacto|p2m|Selector71~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector71~3\, u0|hps_only_master|transacto|p2m|Selector71~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[0]\, u0|hps_only_master|transacto|p2m|current_byte[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal8~0\, u0|hps_only_master|transacto|p2m|Equal8~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector20~0\, u0|hps_only_master|transacto|p2m|Selector20~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector17~0\, u0|hps_only_master|transacto|p2m|Selector17~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~40\, u0|hps_only_master|transacto|p2m|state~40, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_ASSERT\, u0|hps_only_master|transacto|p2m|state.READ_ASSERT, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~59\, u0|hps_only_master|transacto|p2m|state~59, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_CMD_WAIT\, u0|hps_only_master|transacto|p2m|state.READ_CMD_WAIT, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector20~1\, u0|hps_only_master|transacto|p2m|Selector20~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~54\, u0|hps_only_master|transacto|p2m|state~54, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_DATA_WAIT\, u0|hps_only_master|transacto|p2m|state.READ_DATA_WAIT, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~53\, u0|hps_only_master|transacto|p2m|state~53, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_SEND_ISSUE\, u0|hps_only_master|transacto|p2m|state.READ_SEND_ISSUE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector0~2\, u0|hps_only_master|transacto|p2m|Selector0~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector0~0\, u0|hps_only_master|transacto|p2m|Selector0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector0~3\, u0|hps_only_master|transacto|p2m|Selector0~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_valid\, u0|hps_only_master|transacto|p2m|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_valid~0\, u0|hps_only_master|p2b|out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_valid\, u0|hps_only_master|p2b|out_valid, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|in_ready~0\, u0|hps_only_master|p2b|in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector38~0\, u0|hps_only_master|transacto|p2m|Selector38~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|first_trans\, u0|hps_only_master|transacto|p2m|first_trans, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_startofpacket\, u0|hps_only_master|transacto|p2m|out_startofpacket, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector72~0\, u0|hps_only_master|transacto|p2m|Selector72~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector72~1\, u0|hps_only_master|transacto|p2m|Selector72~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_startofpacket~DUPLICATE\, u0|hps_only_master|transacto|p2m|out_startofpacket~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel_char\, u0|hps_only_master|p2b|sent_channel_char, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel_char~0\, u0|hps_only_master|p2b|sent_channel_char~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel_char~DUPLICATE\, u0|hps_only_master|p2b|sent_channel_char~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel~0\, u0|hps_only_master|p2b|sent_channel~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel\, u0|hps_only_master|p2b|sent_channel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|stored_channel[0]~feeder\, u0|hps_only_master|p2b|stored_channel[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|stored_channel[0]\, u0|hps_only_master|p2b|stored_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|always0~0\, u0|hps_only_master|p2b|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|in_ready\, u0|hps_only_master|p2b|in_ready, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector6~0\, u0|hps_only_master|transacto|p2m|Selector6~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~51\, u0|hps_only_master|transacto|p2m|state~51, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.0000\, u0|hps_only_master|transacto|p2m|state.0000, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~0\, u0|hps_only_master|transacto|p2m|in_ready_0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~1\, u0|hps_only_master|transacto|p2m|in_ready_0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~2\, u0|hps_only_master|transacto|p2m|in_ready_0~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~3\, u0|hps_only_master|transacto|p2m|in_ready_0~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0\, u0|hps_only_master|transacto|p2m|in_ready_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_ready\, u0|hps_only_master|fifo|internal_out_ready, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|read~0\, u0|hps_only_master|fifo|read~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[0]~0\, u0|hps_only_master|fifo|mem_rd_ptr[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[0]\, u0|hps_only_master|fifo|rd_ptr[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|next_full~0\, u0|hps_only_master|fifo|next_full~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|next_full~1\, u0|hps_only_master|fifo|next_full~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|next_full~2\, u0|hps_only_master|fifo|next_full~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|next_full~3\, u0|hps_only_master|fifo|next_full~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|full\, u0|hps_only_master|fifo|full, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|fifo|write\, u0|hps_only_master|fifo|write, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[6]\, u0|hps_only_master|transacto|p2m|command[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[5]\, u0|hps_only_master|transacto|p2m|command[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[1]\, u0|hps_only_master|transacto|p2m|command[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[3]\, u0|hps_only_master|transacto|p2m|command[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[7]\, u0|hps_only_master|transacto|p2m|command[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[0]\, u0|hps_only_master|transacto|p2m|command[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal2~0\, u0|hps_only_master|transacto|p2m|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector0~1\, u0|hps_only_master|transacto|p2m|Selector0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~0\, u0|hps_only_master|transacto|p2m|Selector73~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~0\, u0|hps_only_master|transacto|p2m|Selector79~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data~0\, u0|hps_only_master|transacto|p2m|out_data~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][33]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~389\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~389, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][33]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][33]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][33]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~325\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~325, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][33]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~257\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~257, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][33]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~191\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~191, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][33]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~125\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~125, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][33]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~59\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~59, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][33]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~23\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~23, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][33]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][33], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~388\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~388, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~324\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~324, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~256\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~256, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~190\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~190, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~124\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~124, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~58\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~58, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~22\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][1]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~1\, u0|hps_only_master|transacto|p2m|Selector79~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~2\, u0|hps_only_master|transacto|p2m|Selector79~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[25]~16\, u0|mm_interconnect_2|rsp_mux|src_data[25]~16, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][25]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~448\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~448, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][25]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~386\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~386, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][25]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~322\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~322, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][25]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~254\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~254, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][25]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~188\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~188, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][25]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~122\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~122, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][25]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~56\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~56, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][25]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][25], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][57]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][57], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~449\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~449, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][57]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][57], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~387\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~387, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][57]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][57], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~323\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~323, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][57]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][57], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~255\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~255, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][57]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][57], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~189\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~189, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][57]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][57], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~123\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~123, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][57]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][57], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~57\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~57, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][57]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][57], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[25]~15\, u0|mm_interconnect_2|rsp_mux|src_data[25]~15, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[25]~17\, u0|mm_interconnect_2|rsp_mux|src_data[25]~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[17]\, u0|hps_only_master|transacto|p2m|read_data_buffer[17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][41]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~445\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~445, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][41]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~383\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~383, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][41]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~319\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~319, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][41]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~251\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~251, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][41]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~185\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~185, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][41]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~119\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~119, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][41]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~53\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~53, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][41]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][41], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][9]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~444\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~444, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][9]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][9]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][9]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~382\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~382, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][9]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~318\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~318, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][9]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~250\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~250, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][9]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~184\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~184, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][9]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~118\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~118, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][9]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~52\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~52, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][9]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][9], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[9]~9\, u0|mm_interconnect_2|rsp_mux|src_data[9]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[9]~10\, u0|mm_interconnect_2|rsp_mux|src_data[9]~10, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[9]~11\, u0|mm_interconnect_2|rsp_mux|src_data[9]~11, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[1]\, u0|hps_only_master|transacto|p2m|read_data_buffer[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[17]~13\, u0|mm_interconnect_2|rsp_mux|src_data[17]~13, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][49]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][49], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~447\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~447, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][49]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][49]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][49]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][49], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~385\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~385, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][49]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][49], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~321\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~321, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][49]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][49], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~253\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~253, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][49]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][49], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~187\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~187, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][49]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][49], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~121\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~121, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][49]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][49], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~55\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~55, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][49]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][49], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][17]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~446\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~446, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][17]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~384\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~384, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][17]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~320\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~320, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][17]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~252\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~252, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][17]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~186\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~186, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][17]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~120\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~120, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][17]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~54\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~54, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][17]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][17], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[17]~12\, u0|mm_interconnect_2|rsp_mux|src_data[17]~12, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[17]~14\, u0|mm_interconnect_2|rsp_mux|src_data[17]~14, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[9]\, u0|hps_only_master|transacto|p2m|read_data_buffer[9], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux14~0\, u0|hps_only_master|transacto|p2m|Mux14~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~3\, u0|hps_only_master|transacto|p2m|Selector79~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~4\, u0|hps_only_master|transacto|p2m|Selector79~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~7\, u0|hps_only_master|transacto|p2m|Selector75~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~0\, u0|hps_only_master|transacto|p2m|Selector75~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~5\, u0|hps_only_master|transacto|p2m|Selector79~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[1]\, u0|hps_only_master|transacto|p2m|out_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~0\, u0|hps_only_master|transacto|p2m|Selector77~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][19]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~452\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~452, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][19]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][19]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][19]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~392\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~392, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][19]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~328\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~328, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][19]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~260\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~260, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][19]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~194\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~194, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][19]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~128\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~128, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][19]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~62\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~62, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][19]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][51]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][51], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~453\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~453, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][51]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][51]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][51]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][51], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~393\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~393, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][51]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][51], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~329\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~329, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][51]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][51], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~261\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~261, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][51]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][51], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~195\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~195, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][51]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][51], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~129\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~129, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][51]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][51], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~63\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~63, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][51]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][51], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[19]~21\, u0|mm_interconnect_2|rsp_mux|src_data[19]~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[19]~22\, u0|mm_interconnect_2|rsp_mux|src_data[19]~22, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[19]~23\, u0|mm_interconnect_2|rsp_mux|src_data[19]~23, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[11]\, u0|hps_only_master|transacto|p2m|read_data_buffer[11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][27]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~454\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~454, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][27]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~394\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~394, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][27]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~330\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~330, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][27]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~262\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~262, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][27]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~196\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~196, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][27]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~130\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~130, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][27]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~64\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~64, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][27]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][27], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][59]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][59], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~455\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~455, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][59]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][59]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][59]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][59], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~395\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~395, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][59]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][59], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~331\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~331, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][59]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][59], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~263\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~263, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][59]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][59], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~197\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~197, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][59]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][59], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~131\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~131, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][59]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][59], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~65\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~65, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][59]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][59], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[27]~24\, u0|mm_interconnect_2|rsp_mux|src_data[27]~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[27]~25\, u0|mm_interconnect_2|rsp_mux|src_data[27]~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[27]~26\, u0|mm_interconnect_2|rsp_mux|src_data[27]~26, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[19]\, u0|hps_only_master|transacto|p2m|read_data_buffer[19], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[11]~19\, u0|mm_interconnect_2|rsp_mux|src_data[11]~19, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][11]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~450\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~450, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][11]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][11]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][11]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~390\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~390, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][11]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~326\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~326, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][11]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~258\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~258, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][11]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~192\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~192, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][11]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~126\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~126, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][11]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~60\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~60, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][11]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][11], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][43]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][43], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~451\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~451, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][43]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][43]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][43]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][43], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~391\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~391, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][43]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][43], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~327\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~327, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][43]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][43], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~259\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~259, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][43]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][43], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~193\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~193, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][43]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][43], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~127\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~127, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][43]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][43], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~61\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][43]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][43], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[11]~18\, u0|mm_interconnect_2|rsp_mux|src_data[11]~18, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[11]~20\, u0|mm_interconnect_2|rsp_mux|src_data[11]~20, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[3]\, u0|hps_only_master|transacto|p2m|read_data_buffer[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux12~0\, u0|hps_only_master|transacto|p2m|Mux12~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][35]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~397\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~397, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][35]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~333\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~333, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][35]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~265\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~265, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][35]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~199\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~199, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][35]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~133\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~133, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][35]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~67\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~67, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][35]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~25\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~25, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][35]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][35], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~396\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~396, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~332\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~332, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~264\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~264, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~198\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~198, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~132\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~132, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~66\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~66, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~24\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~24, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][3]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~1\, u0|hps_only_master|transacto|p2m|Selector77~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~2\, u0|hps_only_master|transacto|p2m|Selector77~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~3\, u0|hps_only_master|transacto|p2m|Selector77~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~4\, u0|hps_only_master|transacto|p2m|Selector77~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~5\, u0|hps_only_master|transacto|p2m|Selector77~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[3]\, u0|hps_only_master|transacto|p2m|out_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~1\, u0|hps_only_master|transacto|p2m|Selector73~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[15]~55\, u0|mm_interconnect_2|rsp_mux|src_data[15]~55, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][15]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~474\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~474, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][15]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][15]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][15]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~422\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~422, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][15]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~358\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~358, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][15]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~290\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~290, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][15]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~224\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~224, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][15]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~158\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~158, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][15]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~92\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~92, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][15]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][47]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][47], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~475\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~475, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][47]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][47]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][47]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][47], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~423\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~423, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][47]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][47], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~359\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~359, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][47]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][47], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~291\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~291, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][47]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][47], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~225\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~225, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][47]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][47], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~159\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~159, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][47]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][47], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~93\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~93, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][47]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][47], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[15]~54\, u0|mm_interconnect_2|rsp_mux|src_data[15]~54, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[15]~56\, u0|mm_interconnect_2|rsp_mux|src_data[15]~56, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[7]\, u0|hps_only_master|transacto|p2m|read_data_buffer[7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][23]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~476\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~476, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][23]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][23]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][23]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~424\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~424, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][23]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~360\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~360, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][23]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~292\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~292, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][23]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~226\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~226, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][23]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~160\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~160, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][23]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~94\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~94, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][23]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][23], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][55]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][55], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~477\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~477, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][55]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][55], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~425\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~425, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][55]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][55], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~361\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~361, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][55]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][55], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~293\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~293, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][55]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][55], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~227\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~227, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][55]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][55], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~161\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~161, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][55]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][55], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~95\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~95, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][55]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][55], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[23]~57\, u0|mm_interconnect_2|rsp_mux|src_data[23]~57, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[23]~58\, u0|mm_interconnect_2|rsp_mux|src_data[23]~58, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[23]~59\, u0|mm_interconnect_2|rsp_mux|src_data[23]~59, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[15]\, u0|hps_only_master|transacto|p2m|read_data_buffer[15], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[31]~61\, u0|mm_interconnect_2|rsp_mux|src_data[31]~61, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][31]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~478\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~478, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][31]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~426\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~426, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][31]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~362\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~362, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][31]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~294\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~294, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][31]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~228\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~228, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][31]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~162\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~162, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][31]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~96\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~96, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][31]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][31], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][63]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][63], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~479\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~479, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][63]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][63]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][63]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][63], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~427\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~427, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][63]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][63], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~363\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~363, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][63]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][63], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~295\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~295, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][63]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][63], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~229\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~229, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][63]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][63], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~163\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~163, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][63]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][63], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~97\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~97, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][63]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][63], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[31]~60\, u0|mm_interconnect_2|rsp_mux|src_data[31]~60, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[31]~62\, u0|mm_interconnect_2|rsp_mux|src_data[31]~62, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[23]\, u0|hps_only_master|transacto|p2m|read_data_buffer[23], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux8~0\, u0|hps_only_master|transacto|p2m|Mux8~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~4\, u0|hps_only_master|transacto|p2m|Selector73~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][39]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~429\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~429, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][39]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][39]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][39]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~365\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~365, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][39]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~297\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~297, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][39]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~231\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~231, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][39]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~165\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~165, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][39]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~99\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~99, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][39]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~33\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][39]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][39], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~428\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~428, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~364\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~364, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~296\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~296, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~230\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~230, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~164\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~164, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~98\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~98, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][7], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~32\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~32, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][7]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~3\, u0|hps_only_master|transacto|p2m|Selector73~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~5\, u0|hps_only_master|transacto|p2m|Selector73~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~2\, u0|hps_only_master|transacto|p2m|Selector73~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~6\, u0|hps_only_master|transacto|p2m|Selector73~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[7]\, u0|hps_only_master|transacto|p2m|out_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_sop~0\, u0|hps_only_master|p2b|sent_sop~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector82~0\, u0|hps_only_master|transacto|p2m|Selector82~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector82~1\, u0|hps_only_master|transacto|p2m|Selector82~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_endofpacket\, u0|hps_only_master|transacto|p2m|out_endofpacket, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_eop~1\, u0|hps_only_master|p2b|sent_eop~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_eop\, u0|hps_only_master|p2b|sent_eop, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_sop~1\, u0|hps_only_master|p2b|sent_sop~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_sop\, u0|hps_only_master|p2b|sent_sop, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_eop~0\, u0|hps_only_master|p2b|sent_eop~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_esc~0\, u0|hps_only_master|p2b|sent_esc~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|sent_esc\, u0|hps_only_master|p2b|sent_esc, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~1\, u0|hps_only_master|transacto|p2m|Selector75~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~3\, u0|hps_only_master|transacto|p2m|Selector75~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[29]~43\, u0|mm_interconnect_2|rsp_mux|src_data[29]~43, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][29]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~466\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~466, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][29]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][29]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][29]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~410\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~410, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][29]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~346\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~346, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][29]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~278\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~278, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][29]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~212\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~212, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][29]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~146\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~146, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][29]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~80\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~80, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][29]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][29], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][61]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][61], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~467\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~467, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][61]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][61]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][61]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][61], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~411\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~411, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][61]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][61], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~347\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~347, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][61]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][61], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~279\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~279, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][61]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][61], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~213\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~213, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][61]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][61], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~147\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~147, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][61]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][61], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~81\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~81, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][61]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][61], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[29]~42\, u0|mm_interconnect_2|rsp_mux|src_data[29]~42, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[29]~44\, u0|mm_interconnect_2|rsp_mux|src_data[29]~44, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[21]\, u0|hps_only_master|transacto|p2m|read_data_buffer[21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][21]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~464\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~464, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][21]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~408\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~408, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][21]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~344\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~344, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][21]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~276\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~276, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][21]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~210\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~210, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][21]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~144\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~144, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][21]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~78\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~78, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][21]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][21], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][53]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][53], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~465\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~465, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][53]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][53], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~409\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~409, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][53]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][53], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~345\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~345, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][53]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][53], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~277\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~277, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][53]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][53], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~211\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~211, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][53]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][53], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~145\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~145, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][53]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][53], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~79\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~79, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][53]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][53], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[21]~39\, u0|mm_interconnect_2|rsp_mux|src_data[21]~39, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[21]~40\, u0|mm_interconnect_2|rsp_mux|src_data[21]~40, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[21]~41\, u0|mm_interconnect_2|rsp_mux|src_data[21]~41, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[13]\, u0|hps_only_master|transacto|p2m|read_data_buffer[13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[13]~37\, u0|mm_interconnect_2|rsp_mux|src_data[13]~37, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][45]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][45], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~463\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~463, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][45]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][45], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~407\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~407, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][45]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][45], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~343\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~343, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][45]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][45], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~275\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~275, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][45]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][45], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~209\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~209, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][45]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][45], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~143\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~143, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][45]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][45], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~77\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~77, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][45]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][45], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][13]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~462\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~462, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][13]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][13]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][13]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~406\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~406, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][13]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~342\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~342, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][13]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~274\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~274, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][13]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~208\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~208, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][13]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~142\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~142, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][13]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~76\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~76, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][13]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][13], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[13]~36\, u0|mm_interconnect_2|rsp_mux|src_data[13]~36, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[13]~38\, u0|mm_interconnect_2|rsp_mux|src_data[13]~38, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[5]\, u0|hps_only_master|transacto|p2m|read_data_buffer[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux10~0\, u0|hps_only_master|transacto|p2m|Mux10~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][37]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][37], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~413\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~413, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][37]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][37]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][37]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][37], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~349\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~349, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][37]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][37], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~281\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~281, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][37]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][37], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~215\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~215, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][37]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][37], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~149\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~149, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][37]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][37], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~83\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~83, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][37]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][37], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~29\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~29, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][37]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][37], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~412\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~412, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][5]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~348\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~348, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~280\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~280, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~214\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~214, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~148\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~148, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~82\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~82, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~28\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][5]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~2\, u0|hps_only_master|transacto|p2m|Selector75~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~4\, u0|hps_only_master|transacto|p2m|Selector75~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~5\, u0|hps_only_master|transacto|p2m|Selector75~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~6\, u0|hps_only_master|transacto|p2m|Selector75~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[5]\, u0|hps_only_master|transacto|p2m|out_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~0\, u0|hps_only_master|transacto|p2m|Selector74~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~2\, u0|hps_only_master|transacto|p2m|Selector74~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[22]~49\, u0|mm_interconnect_2|rsp_mux|src_data[22]~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][22]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~470\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~470, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][22]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~416\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~416, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][22]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~352\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~352, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][22]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~284\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~284, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][22]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~218\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~218, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][22]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~152\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~152, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][22]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~86\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~86, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][22]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][54]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][54], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~471\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~471, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][54]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][54], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~417\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~417, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][54]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][54], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~353\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~353, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][54]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][54], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~285\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~285, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][54]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][54], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~219\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~219, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][54]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][54], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~153\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~153, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][54]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][54], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~87\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~87, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][54]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][54], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[22]~48\, u0|mm_interconnect_2|rsp_mux|src_data[22]~48, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[22]~50\, u0|mm_interconnect_2|rsp_mux|src_data[22]~50, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[14]\, u0|hps_only_master|transacto|p2m|read_data_buffer[14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][62]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][62], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~473\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~473, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][62]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][62]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][62]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][62], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~419\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~419, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][62]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][62], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~355\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~355, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][62]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][62], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~287\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~287, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][62]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][62], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~221\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~221, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][62]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][62], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~155\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~155, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][62]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][62], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~89\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~89, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][62]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][62], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][30]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~472\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~472, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][30]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][30]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][30]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~418\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~418, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][30]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~354\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~354, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][30]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~286\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~286, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][30]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~220\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~220, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][30]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~154\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~154, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][30]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~88\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~88, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][30]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][30], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[30]~51\, u0|mm_interconnect_2|rsp_mux|src_data[30]~51, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[30]~52\, u0|mm_interconnect_2|rsp_mux|src_data[30]~52, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[30]~53\, u0|mm_interconnect_2|rsp_mux|src_data[30]~53, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[22]\, u0|hps_only_master|transacto|p2m|read_data_buffer[22], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][46]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][46], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~469\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~469, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][46]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][46]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][46]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][46], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~415\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~415, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][46]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][46], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~351\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~351, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][46]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][46], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~283\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~283, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][46]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][46], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~217\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~217, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][46]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][46], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~151\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~151, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][46]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][46], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~85\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~85, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][46]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][46], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][14]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~468\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~468, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][14]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][14]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][14]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~414\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~414, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][14]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~350\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~350, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][14]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~282\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~282, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][14]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~216\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~216, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][14]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~150\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~150, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][14]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~84\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~84, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][14]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][14], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[14]~45\, u0|mm_interconnect_2|rsp_mux|src_data[14]~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[14]~46\, u0|mm_interconnect_2|rsp_mux|src_data[14]~46, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[14]~47\, u0|mm_interconnect_2|rsp_mux|src_data[14]~47, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[6]\, u0|hps_only_master|transacto|p2m|read_data_buffer[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux9~0\, u0|hps_only_master|transacto|p2m|Mux9~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][38]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~421\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~421, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][38]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][38]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][38]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~357\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~357, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][38]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~289\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~289, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][38]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~223\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~223, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][38]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~157\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~157, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][38]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~91\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~91, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][38]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~31\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][38]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][38], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~420\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~420, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][6]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][6]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~356\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~356, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~288\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~288, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~222\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~222, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~156\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~156, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~90\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~90, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~30\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][6]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~1\, u0|hps_only_master|transacto|p2m|Selector74~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~3\, u0|hps_only_master|transacto|p2m|Selector74~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~4\, u0|hps_only_master|transacto|p2m|Selector74~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~5\, u0|hps_only_master|transacto|p2m|Selector74~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[6]\, u0|hps_only_master|transacto|p2m|out_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|always0~1\, u0|hps_only_master|p2b|always0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~0\, u0|hps_only_master|transacto|p2m|Selector76~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][52]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][52], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~459\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~459, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][52]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][52]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][52]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][52], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~401\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~401, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][52]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][52], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~337\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~337, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][52]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][52], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~269\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~269, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][52]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][52], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~203\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~203, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][52]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][52], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~137\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~137, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][52]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][52], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~71\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~71, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][52]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][52], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][20]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~458\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~458, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][20]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][20]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][20]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~400\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~400, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][20]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~336\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~336, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][20]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~268\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~268, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][20]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~202\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~202, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][20]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~136\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~136, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][20]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~70\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~70, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][20]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][20], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[20]~30\, u0|mm_interconnect_2|rsp_mux|src_data[20]~30, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[20]~31\, u0|mm_interconnect_2|rsp_mux|src_data[20]~31, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[20]~32\, u0|mm_interconnect_2|rsp_mux|src_data[20]~32, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[12]\, u0|hps_only_master|transacto|p2m|read_data_buffer[12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][44]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][44], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~457\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~457, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][44]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][44], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~399\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~399, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][44]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][44], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~335\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~335, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][44]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][44], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~267\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~267, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][44]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][44], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~201\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~201, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][44]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][44], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~135\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~135, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][44]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][44], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~69\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~69, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][44]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][44], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][12]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~456\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~456, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][12]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][12]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][12]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~398\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~398, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][12]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~334\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~334, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][12]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~266\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~266, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][12]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~200\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~200, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][12]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~134\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~134, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][12]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~68\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~68, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][12]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][12], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[12]~27\, u0|mm_interconnect_2|rsp_mux|src_data[12]~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[12]~28\, u0|mm_interconnect_2|rsp_mux|src_data[12]~28, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[12]~29\, u0|mm_interconnect_2|rsp_mux|src_data[12]~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[4]\, u0|hps_only_master|transacto|p2m|read_data_buffer[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[28]~34\, u0|mm_interconnect_2|rsp_mux|src_data[28]~34, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][28]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~460\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~460, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][28]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][28]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][28]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~402\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~402, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][28]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~338\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~338, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][28]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~270\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~270, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][28]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~204\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~204, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][28]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~138\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~138, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][28]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~72\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~72, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][28]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][28], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][60]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][60], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~461\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~461, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][60]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][60], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~403\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~403, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][60]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][60], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~339\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~339, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][60]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][60], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~271\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~271, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][60]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][60], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~205\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~205, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][60]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][60], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~139\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~139, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][60]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][60], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~73\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~73, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][60]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][60], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[28]~33\, u0|mm_interconnect_2|rsp_mux|src_data[28]~33, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[28]~35\, u0|mm_interconnect_2|rsp_mux|src_data[28]~35, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[20]\, u0|hps_only_master|transacto|p2m|read_data_buffer[20], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux11~0\, u0|hps_only_master|transacto|p2m|Mux11~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][36]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][36], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~405\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~405, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][36]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][36]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][36]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][36], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~341\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~341, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][36]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][36], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~273\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~273, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][36]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][36], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~207\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~207, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][36]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][36], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~141\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~141, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][36]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][36], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~75\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~75, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][36]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][36], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~27\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~27, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][36]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][36], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~404\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~404, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~340\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~340, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~272\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~272, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~206\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~206, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~140\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~140, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~74\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~74, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~26\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~26, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][4]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~1\, u0|hps_only_master|transacto|p2m|Selector76~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~2\, u0|hps_only_master|transacto|p2m|Selector76~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~3\, u0|hps_only_master|transacto|p2m|Selector76~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~4\, u0|hps_only_master|transacto|p2m|Selector76~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~5\, u0|hps_only_master|transacto|p2m|Selector76~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[4]\, u0|hps_only_master|transacto|p2m|out_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~0\, u0|hps_only_master|transacto|p2m|Selector78~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~380\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~380, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~316\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~316, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~248\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~248, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~182\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~182, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~116\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~116, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~50\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~50, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~20\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~20, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][2]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][34]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~381\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~381, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][34]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~317\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~317, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][34]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~249\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~249, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][34]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~183\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~183, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][34]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~117\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~117, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][34]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~51\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~51, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][34]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][34], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~21\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~21, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][34]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][34], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~1\, u0|hps_only_master|transacto|p2m|Selector78~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~2\, u0|hps_only_master|transacto|p2m|Selector78~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[10]~1\, u0|mm_interconnect_2|rsp_mux|src_data[10]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][10]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~438\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~438, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][10]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][10]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][10]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~374\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~374, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][10]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~310\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~310, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][10]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~242\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~242, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][10]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~176\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~176, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][10]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~110\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~110, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][10]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~44\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~44, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][10]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][10], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][42]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][42], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~439\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~439, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][42]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][42], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~375\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~375, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][42]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][42], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~311\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~311, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][42]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][42], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~243\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~243, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][42]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][42], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~177\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~177, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][42]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][42], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~111\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~111, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][42]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][42], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~45\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~45, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][42]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][42], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[10]~0\, u0|mm_interconnect_2|rsp_mux|src_data[10]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[10]~2\, u0|mm_interconnect_2|rsp_mux|src_data[10]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[2]\, u0|hps_only_master|transacto|p2m|read_data_buffer[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][58]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][58], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~443\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~443, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][58]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][58]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][58]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][58], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~379\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~379, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][58]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][58], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~315\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~315, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][58]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][58], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~247\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~247, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][58]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][58], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~181\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~181, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][58]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][58], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~115\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~115, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][58]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][58], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~49\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~49, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][58]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][58], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][26]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~442\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~442, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][26]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][26]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][26]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~378\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~378, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][26]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~314\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~314, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][26]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~246\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~246, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][26]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~180\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~180, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][26]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~114\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~114, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][26]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~48\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~48, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][26]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][26], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[26]~6\, u0|mm_interconnect_2|rsp_mux|src_data[26]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[26]~7\, u0|mm_interconnect_2|rsp_mux|src_data[26]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[26]~8\, u0|mm_interconnect_2|rsp_mux|src_data[26]~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[18]\, u0|hps_only_master|transacto|p2m|read_data_buffer[18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][18]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~440\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~440, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][18]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][18]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][18]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~376\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~376, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][18]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~312\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~312, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][18]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~244\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~244, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][18]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~178\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~178, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][18]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~112\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~112, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][18]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~46\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~46, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][18]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][18], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][50]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][50], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~441\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~441, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][50]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][50], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~377\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~377, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][50]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][50], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~313\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~313, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][50]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][50], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~245\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~245, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][50]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][50], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~179\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~179, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][50]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][50], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~113\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~113, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][50]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][50], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~47\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~47, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][50]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][50], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[18]~3\, u0|mm_interconnect_2|rsp_mux|src_data[18]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[18]~4\, u0|mm_interconnect_2|rsp_mux|src_data[18]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[18]~5\, u0|mm_interconnect_2|rsp_mux|src_data[18]~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[10]\, u0|hps_only_master|transacto|p2m|read_data_buffer[10], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux13~0\, u0|hps_only_master|transacto|p2m|Mux13~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~3\, u0|hps_only_master|transacto|p2m|Selector78~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~4\, u0|hps_only_master|transacto|p2m|Selector78~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~5\, u0|hps_only_master|transacto|p2m|Selector78~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[2]\, u0|hps_only_master|transacto|p2m|out_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|always0~2\, u0|hps_only_master|p2b|always0~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[7]~0\, u0|hps_only_master|p2b|out_data[7]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|in_ready~1\, u0|hps_only_master|p2b|in_ready~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[5]~7\, u0|hps_only_master|p2b|out_data[5]~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[5]\, u0|hps_only_master|p2b|out_data[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[6]~6\, u0|hps_only_master|p2b|out_data[6]~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[6]\, u0|hps_only_master|p2b|out_data[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[4]~8\, u0|hps_only_master|p2b|out_data[4]~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[4]\, u0|hps_only_master|p2b|out_data[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[3]~9\, u0|hps_only_master|p2b|out_data[3]~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[3]\, u0|hps_only_master|p2b|out_data[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~7\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[7]~5\, u0|hps_only_master|p2b|out_data[7]~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[7]\, u0|hps_only_master|p2b|out_data[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|always0~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|always0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[1]~4\, u0|hps_only_master|p2b|out_data[1]~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[1]\, u0|hps_only_master|p2b|out_data[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~0\, u0|hps_only_master|transacto|p2m|Selector80~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~2\, u0|hps_only_master|transacto|p2m|Selector80~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[24]~70\, u0|mm_interconnect_2|rsp_mux|src_data[24]~70, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][56]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][56], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~517\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~517, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][56]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][56]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][56]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][56], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~509\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~509, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][56]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][56], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~501\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~501, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][56]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][56], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~493\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~493, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][56]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][56], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~485\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~485, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][56]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][56], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~435\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~435, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][56]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][56], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~371\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~371, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][56]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][56], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][24]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~516\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~516, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][24]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][24]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][24]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~508\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~508, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][24]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~500\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~500, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][24]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~492\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~492, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][24]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~484\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~484, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][24]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~434\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~434, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][24]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~370\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~370, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][24]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][24], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[24]~69\, u0|mm_interconnect_2|rsp_mux|src_data[24]~69, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[24]~71\, u0|mm_interconnect_2|rsp_mux|src_data[24]~71, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[16]\, u0|hps_only_master|transacto|p2m|read_data_buffer[16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][40]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][40], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~513\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~513, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][40]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][40], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~505\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~505, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][40]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][40], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~497\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~497, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][40]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][40], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~489\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~489, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][40]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][40], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~481\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~481, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][40]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][40], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~431\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~431, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][40]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][40], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~367\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~367, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][40]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][40], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][8]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~512\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~512, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][8]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][8]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][8]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~504\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~504, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][8]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~496\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~496, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][8]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~488\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~488, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][8]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~480\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~480, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][8]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~430\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~430, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][8]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~366\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~366, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][8]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][8], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[8]~63\, u0|mm_interconnect_2|rsp_mux|src_data[8]~63, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[8]~64\, u0|mm_interconnect_2|rsp_mux|src_data[8]~64, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[8]~65\, u0|mm_interconnect_2|rsp_mux|src_data[8]~65, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[0]\, u0|hps_only_master|transacto|p2m|read_data_buffer[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[16]~67\, u0|mm_interconnect_2|rsp_mux|src_data[16]~67, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][16]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~514\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~514, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][16]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][16]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][16]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~506\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~506, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][16]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~498\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~498, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][16]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~490\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~490, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][16]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~482\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~482, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][16]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~432\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~432, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][16]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~368\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~368, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][16]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][16], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][48]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][48], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~515\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~515, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][48]~feeder\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][48]~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][48]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][48], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~507\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~507, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][48]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][48], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~499\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~499, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][48]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][48], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~491\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~491, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][48]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][48], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~483\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~483, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][48]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][48], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~433\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~433, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][48]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][48], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~369\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~369, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][48]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][48], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[16]~66\, u0|mm_interconnect_2|rsp_mux|src_data[16]~66, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[16]~68\, u0|mm_interconnect_2|rsp_mux|src_data[16]~68, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[8]\, u0|hps_only_master|transacto|p2m|read_data_buffer[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux15~0\, u0|hps_only_master|transacto|p2m|Mux15~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~510\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~510, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~502\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~502, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~494\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~494, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~486\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~486, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~436\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~436, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~372\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~372, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~298\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~298, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][0]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][32]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~511\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~511, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][32]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~503\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~503, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][32]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~495\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~495, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][32]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~487\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~487, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][32]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~437\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~437, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][32]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~373\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~373, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][32]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][32], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~299\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~299, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][32]\, u0|mm_interconnect_2|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][32], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~1\, u0|hps_only_master|transacto|p2m|Selector80~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~3\, u0|hps_only_master|transacto|p2m|Selector80~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~4\, u0|hps_only_master|transacto|p2m|Selector80~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~5\, u0|hps_only_master|transacto|p2m|Selector80~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[0]\, u0|hps_only_master|transacto|p2m|out_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[0]~1\, u0|hps_only_master|p2b|out_data[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[0]~2\, u0|hps_only_master|p2b|out_data[0]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[0]\, u0|hps_only_master|p2b|out_data[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[2]~3\, u0|hps_only_master|p2b|out_data[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|p2b|out_data[2]\, u0|hps_only_master|p2b|out_data[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~12\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~12, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~13\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~13, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~18\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~18, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~20\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~20, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~29\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~29, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~8\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~9\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~9, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]~27\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]~27, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector35~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]~28\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]~28, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~25\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~25, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~26\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~26, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~21\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~21, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~19\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~19, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~22\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~22, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]~16\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]~16, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~DUPLICATE\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector38~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]~17\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]~17, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~14\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~14, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~15\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~15, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector40~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]~8\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]~8, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]~7\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]~7, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]~6\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]~6, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4]~5\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4]~5, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]~4\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]~3\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]~3, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1]~2\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1]~2, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0\, u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6]\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register~feeder\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register~feeder, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid\, u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|next_full~0\, u0|fpga_only_master|fifo|next_full~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|next_full~1\, u0|fpga_only_master|fifo|next_full~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|next_full~2\, u0|fpga_only_master|fifo|next_full~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|next_full~3\, u0|fpga_only_master|fifo|next_full~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|full\, u0|fpga_only_master|fifo|full, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|fifo|write\, u0|fpga_only_master|fifo|write, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_valid~0\, u0|fpga_only_master|b2p|out_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[0]~0\, u0|fpga_only_master|b2p|out_channel[0]~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[2]\, u0|fpga_only_master|b2p|out_channel[2], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[3]\, u0|fpga_only_master|b2p|out_channel[3], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[0]\, u0|fpga_only_master|b2p|out_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[7]\, u0|fpga_only_master|b2p|out_channel[7], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[5]\, u0|fpga_only_master|b2p|out_channel[5], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[6]\, u0|fpga_only_master|b2p|out_channel[6], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|enable~0\, u0|fpga_only_master|transacto|p2m|enable~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[1]\, u0|fpga_only_master|b2p|out_channel[1], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[4]\, u0|fpga_only_master|b2p|out_channel[4], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|enable~1\, u0|fpga_only_master|transacto|p2m|enable~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|enable\, u0|fpga_only_master|transacto|p2m|enable, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~50\, u0|fpga_only_master|transacto|p2m|state~50, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR1~DUPLICATE\, u0|fpga_only_master|transacto|p2m|state.GET_ADDR1~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector39~0\, u0|fpga_only_master|transacto|p2m|Selector39~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|last_trans\, u0|fpga_only_master|transacto|p2m|last_trans, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~1\, u0|fpga_only_master|transacto|p2m|in_ready_0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~2\, u0|fpga_only_master|transacto|p2m|in_ready_0~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~3\, u0|fpga_only_master|transacto|p2m|in_ready_0~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~0\, u0|fpga_only_master|transacto|p2m|in_ready_0~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~4\, u0|fpga_only_master|transacto|p2m|in_ready_0~4, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0\, u0|fpga_only_master|transacto|p2m|in_ready_0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|Equal3~0\, u0|fpga_only_master|b2p|Equal3~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|received_esc~0\, u0|fpga_only_master|b2p|received_esc~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|received_esc\, u0|fpga_only_master|b2p|received_esc, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|Equal0~1\, u0|fpga_only_master|b2p|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_startofpacket~0\, u0|fpga_only_master|b2p|out_startofpacket~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|b2p|out_startofpacket\, u0|fpga_only_master|b2p|out_startofpacket, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~42\, u0|fpga_only_master|transacto|p2m|state~42, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.WRITE_WAIT\, u0|fpga_only_master|transacto|p2m|state.WRITE_WAIT, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector71~0\, u0|fpga_only_master|transacto|p2m|Selector71~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector71~3\, u0|fpga_only_master|transacto|p2m|Selector71~3, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector71~2\, u0|fpga_only_master|transacto|p2m|Selector71~2, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|current_byte[0]\, u0|fpga_only_master|transacto|p2m|current_byte[0], DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal8~0\, u0|fpga_only_master|transacto|p2m|Equal8~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector15~0\, u0|fpga_only_master|transacto|p2m|Selector15~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector81~0\, u0|fpga_only_master|transacto|p2m|Selector81~0, DE10DAQ_TOP, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|write\, u0|fpga_only_master|transacto|p2m|write, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[0]\, u0|mm_interconnect_1|fpga_only_master_master_limiter|last_channel[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_003|src0_valid~0\, u0|mm_interconnect_1|cmd_demux_003|src0_valid~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_valid~2\, u0|mm_interconnect_1|cmd_mux|src_valid~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_valid~1\, u0|mm_interconnect_1|cmd_mux|src_valid~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|WideOr1~0\, u0|mm_interconnect_1|cmd_mux|WideOr1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~7\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~6\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~6, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[85]\, u0|mm_interconnect_1|cmd_mux|src_data[85], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~3\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~3, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~7\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~7, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]~0\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]~0, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~1\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~1, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4, DE10DAQ_TOP, 1
instance = comp, \u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]\, u0|mm_interconnect_1|iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoWriteReq_reg~0\, u0|iofifocontrol_0|InFifoWriteReq_reg~0, DE10DAQ_TOP, 1
instance = comp, \u0|iofifocontrol_0|InFifoWriteReq_reg\, u0|iofifocontrol_0|InFifoWriteReq_reg, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~13\, FPGA0|InCmd|idletime~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[19]\, FPGA0|InCmd|idletime[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~9\, FPGA0|InCmd|idletime~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[20]\, FPGA0|InCmd|idletime[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~3\, FPGA0|InCmd|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~3\, FPGA0|InCmd|idletime~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[28]\, FPGA0|InCmd|idletime[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Add2~93\, FPGA0|InCmd|Add2~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~5\, FPGA0|InCmd|idletime~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[30]\, FPGA0|InCmd|idletime[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[27]\, FPGA0|InCmd|idletime[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~0\, FPGA0|InCmd|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~2\, FPGA0|InCmd|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~11\, FPGA0|InCmd|idletime~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[12]\, FPGA0|InCmd|idletime[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~4\, FPGA0|InCmd|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~6\, FPGA0|InCmd|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~7\, FPGA0|InCmd|LessThan0~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~8\, FPGA0|InCmd|LessThan0~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan0~9\, FPGA0|InCmd|LessThan0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime~4\, FPGA0|InCmd|idletime~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|idletime[29]\, FPGA0|InCmd|idletime[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|LessThan5~7\, FPGA0|InCmd|LessThan5~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Selector4~2\, FPGA0|InCmd|Selector4~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|nextState.BUSYSTATE\, FPGA0|InCmd|nextState.BUSYSTATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Ethernet_Wrreq~1\, FPGA0|InCmd|Ethernet_Wrreq~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|InCmd|Ethernet_Wrreq\, FPGA0|InCmd|Ethernet_Wrreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|valid_wreq\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Fifo_RX|scfifo_component|auto_generated|dpfifo|valid_wreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[5]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|sequenceLength[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~7\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|LessThan2~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector4~0\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Selector4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.addressToWrite\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.addressToWrite, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.dataToWrite~DUPLICATE\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.dataToWrite~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.writing\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|present_state.writing, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_Wrreq\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_Wrreq, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[1]\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|whatToWrite[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[1]~1\, FPGA0|EvSim|DAQ_System|LocalEthernet_RX|Register_DataWrite[1]~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_Registers[1][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[1][1]~feeder\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[1][1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[1][1]\, FPGA0|EvSim|DAQ_System|Registers|Control_RegistersOut[1][1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector2~0\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|Selector2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.PrepareForRun~DUPLICATE\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.PrepareForRun~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|WideOr0\, FPGA0|EvSim|DAQ_System|WideOr0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[0]~feeder\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[0]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[0]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[1]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[2]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[3]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[4]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[5]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[6]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[7]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[8]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[9]~DUPLICATE\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[10]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[11]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[12]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[13]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[14]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[15]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|Busy_Out~2\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|Busy_Out~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[9]\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|busyShiftRegister[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|Busy_Out~1\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|Busy_Out~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|Busy_Out~0\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|Busy_Out~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|Busy_Out~3\, FPGA0|EvSim|DAQ_System|TriggerCtrl|Busy_Stretcher|Busy_Out~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|enabletrg\, FPGA0|enabletrg, DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|oldEnable\, FPGA0|trgint|oldEnable, DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|process_0~0\, FPGA0|trgint|process_0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[0]\, FPGA0|trgint|delayLine[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[1]\, FPGA0|trgint|delayLine[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[2]\, FPGA0|trgint|delayLine[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[3]\, FPGA0|trgint|delayLine[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[4]\, FPGA0|trgint|delayLine[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[5]\, FPGA0|trgint|delayLine[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[6]\, FPGA0|trgint|delayLine[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[7]\, FPGA0|trgint|delayLine[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[8]~feeder\, FPGA0|trgint|delayLine[8]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[8]\, FPGA0|trgint|delayLine[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[9]\, FPGA0|trgint|delayLine[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[10]\, FPGA0|trgint|delayLine[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[11]~feeder\, FPGA0|trgint|delayLine[11]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[11]\, FPGA0|trgint|delayLine[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[12]\, FPGA0|trgint|delayLine[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[13]\, FPGA0|trgint|delayLine[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[14]\, FPGA0|trgint|delayLine[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[15]\, FPGA0|trgint|delayLine[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[16]\, FPGA0|trgint|delayLine[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[17]\, FPGA0|trgint|delayLine[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[18]\, FPGA0|trgint|delayLine[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[19]\, FPGA0|trgint|delayLine[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[20]\, FPGA0|trgint|delayLine[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[21]\, FPGA0|trgint|delayLine[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[22]\, FPGA0|trgint|delayLine[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[23]\, FPGA0|trgint|delayLine[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[24]\, FPGA0|trgint|delayLine[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[25]\, FPGA0|trgint|delayLine[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[26]\, FPGA0|trgint|delayLine[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[27]\, FPGA0|trgint|delayLine[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[28]\, FPGA0|trgint|delayLine[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[29]~DUPLICATE\, FPGA0|trgint|delayLine[29]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[30]\, FPGA0|trgint|delayLine[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[31]\, FPGA0|trgint|delayLine[31], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|delayLine[29]\, FPGA0|trgint|delayLine[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|Equal0~0\, FPGA0|trgint|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|trgint|trigger\, FPGA0|trgint|trigger, DE10DAQ_TOP, 1
instance = comp, \FPGA0|MainTrigger\, FPGA0|MainTrigger, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Equal0~0\, FPGA0|EvSim|DAQ_System|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~1\, FPGA0|EvSim|BS|Add1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[1]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[14]\, FPGA0|EvSim|BS|Millitimer|timer[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~97\, FPGA0|EvSim|BS|Millitimer|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[0]\, FPGA0|EvSim|BS|Millitimer|timer[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~93\, FPGA0|EvSim|BS|Millitimer|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[1]\, FPGA0|EvSim|BS|Millitimer|timer[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~89\, FPGA0|EvSim|BS|Millitimer|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[2]\, FPGA0|EvSim|BS|Millitimer|timer[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~85\, FPGA0|EvSim|BS|Millitimer|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[3]\, FPGA0|EvSim|BS|Millitimer|timer[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~45\, FPGA0|EvSim|BS|Millitimer|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[4]\, FPGA0|EvSim|BS|Millitimer|timer[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~49\, FPGA0|EvSim|BS|Millitimer|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[5]\, FPGA0|EvSim|BS|Millitimer|timer[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~41\, FPGA0|EvSim|BS|Millitimer|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[6]\, FPGA0|EvSim|BS|Millitimer|timer[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~37\, FPGA0|EvSim|BS|Millitimer|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[7]\, FPGA0|EvSim|BS|Millitimer|timer[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~33\, FPGA0|EvSim|BS|Millitimer|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[8]\, FPGA0|EvSim|BS|Millitimer|timer[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~29\, FPGA0|EvSim|BS|Millitimer|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[9]\, FPGA0|EvSim|BS|Millitimer|timer[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~13\, FPGA0|EvSim|BS|Millitimer|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[10]\, FPGA0|EvSim|BS|Millitimer|timer[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~17\, FPGA0|EvSim|BS|Millitimer|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[11]\, FPGA0|EvSim|BS|Millitimer|timer[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~21\, FPGA0|EvSim|BS|Millitimer|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[12]\, FPGA0|EvSim|BS|Millitimer|timer[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~25\, FPGA0|EvSim|BS|Millitimer|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[13]\, FPGA0|EvSim|BS|Millitimer|timer[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~53\, FPGA0|EvSim|BS|Millitimer|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[15]\, FPGA0|EvSim|BS|Millitimer|timer[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~57\, FPGA0|EvSim|BS|Millitimer|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|LessThan0~2\, FPGA0|EvSim|BS|Millitimer|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|LessThan0~0\, FPGA0|EvSim|BS|Millitimer|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|LessThan0~1\, FPGA0|EvSim|BS|Millitimer|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[23]\, FPGA0|EvSim|BS|Millitimer|timer[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~61\, FPGA0|EvSim|BS|Millitimer|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[16]\, FPGA0|EvSim|BS|Millitimer|timer[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~65\, FPGA0|EvSim|BS|Millitimer|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[17]\, FPGA0|EvSim|BS|Millitimer|timer[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~69\, FPGA0|EvSim|BS|Millitimer|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[18]\, FPGA0|EvSim|BS|Millitimer|timer[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~73\, FPGA0|EvSim|BS|Millitimer|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[19]\, FPGA0|EvSim|BS|Millitimer|timer[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~77\, FPGA0|EvSim|BS|Millitimer|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[20]\, FPGA0|EvSim|BS|Millitimer|timer[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~81\, FPGA0|EvSim|BS|Millitimer|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[21]\, FPGA0|EvSim|BS|Millitimer|timer[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~1\, FPGA0|EvSim|BS|Millitimer|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|timer[22]\, FPGA0|EvSim|BS|Millitimer|timer[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~5\, FPGA0|EvSim|BS|Millitimer|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Add0~9\, FPGA0|EvSim|BS|Millitimer|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|LessThan0~3\, FPGA0|EvSim|BS|Millitimer|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|LessThan0~4\, FPGA0|EvSim|BS|Millitimer|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Millitimer|Tick\, FPGA0|EvSim|BS|Millitimer|Tick, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[10]\, FPGA0|EvSim|BS|millicounts[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~97\, FPGA0|EvSim|BS|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[0]\, FPGA0|EvSim|BS|millicounts[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~21\, FPGA0|EvSim|BS|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[1]\, FPGA0|EvSim|BS|millicounts[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~17\, FPGA0|EvSim|BS|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[2]\, FPGA0|EvSim|BS|millicounts[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~13\, FPGA0|EvSim|BS|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[3]\, FPGA0|EvSim|BS|millicounts[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~9\, FPGA0|EvSim|BS|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[4]\, FPGA0|EvSim|BS|millicounts[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~5\, FPGA0|EvSim|BS|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[5]\, FPGA0|EvSim|BS|millicounts[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~33\, FPGA0|EvSim|BS|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[6]\, FPGA0|EvSim|BS|millicounts[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~29\, FPGA0|EvSim|BS|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[7]\, FPGA0|EvSim|BS|millicounts[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~25\, FPGA0|EvSim|BS|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[8]\, FPGA0|EvSim|BS|millicounts[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~37\, FPGA0|EvSim|BS|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[9]\, FPGA0|EvSim|BS|millicounts[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~1\, FPGA0|EvSim|BS|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[0]\, FPGA0|EvSim|BS|currentStep[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~0\, FPGA0|EvSim|BS|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~89\, FPGA0|EvSim|BS|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[11]\, FPGA0|EvSim|BS|millicounts[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~93\, FPGA0|EvSim|BS|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[12]\, FPGA0|EvSim|BS|millicounts[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~69\, FPGA0|EvSim|BS|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[13]\, FPGA0|EvSim|BS|millicounts[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~73\, FPGA0|EvSim|BS|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[14]\, FPGA0|EvSim|BS|millicounts[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~77\, FPGA0|EvSim|BS|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[15]\, FPGA0|EvSim|BS|millicounts[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~81\, FPGA0|EvSim|BS|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[16]\, FPGA0|EvSim|BS|millicounts[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~49\, FPGA0|EvSim|BS|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[17]\, FPGA0|EvSim|BS|millicounts[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~53\, FPGA0|EvSim|BS|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[18]\, FPGA0|EvSim|BS|millicounts[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~57\, FPGA0|EvSim|BS|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[19]\, FPGA0|EvSim|BS|millicounts[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~61\, FPGA0|EvSim|BS|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[20]\, FPGA0|EvSim|BS|millicounts[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~65\, FPGA0|EvSim|BS|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[21]\, FPGA0|EvSim|BS|millicounts[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~85\, FPGA0|EvSim|BS|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[22]\, FPGA0|EvSim|BS|millicounts[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~41\, FPGA0|EvSim|BS|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add0~45\, FPGA0|EvSim|BS|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux4~0\, FPGA0|EvSim|BS|Mux4~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux6~0\, FPGA0|EvSim|BS|Mux6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~12\, FPGA0|EvSim|BS|LessThan0~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux3~0\, FPGA0|EvSim|BS|Mux3~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux1~0\, FPGA0|EvSim|BS|Mux1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux2~0\, FPGA0|EvSim|BS|Mux2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~6\, FPGA0|EvSim|BS|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~5\, FPGA0|EvSim|BS|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux0~0\, FPGA0|EvSim|BS|Mux0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~13\, FPGA0|EvSim|BS|LessThan0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux6~1\, FPGA0|EvSim|BS|Mux6~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux7~0\, FPGA0|EvSim|BS|Mux7~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~1\, FPGA0|EvSim|BS|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~2\, FPGA0|EvSim|BS|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~7\, FPGA0|EvSim|BS|LessThan0~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~14\, FPGA0|EvSim|BS|LessThan0~14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~10\, FPGA0|EvSim|BS|LessThan0~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~11\, FPGA0|EvSim|BS|LessThan0~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~9\, FPGA0|EvSim|BS|LessThan0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~15\, FPGA0|EvSim|BS|LessThan0~15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|millicounts[23]\, FPGA0|EvSim|BS|millicounts[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~3\, FPGA0|EvSim|BS|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~4\, FPGA0|EvSim|BS|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan0~8\, FPGA0|EvSim|BS|LessThan0~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[4]~0\, FPGA0|EvSim|BS|currentStep[4]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[0]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[0]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~5\, FPGA0|EvSim|BS|Add1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[1]\, FPGA0|EvSim|BS|currentStep[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~17\, FPGA0|EvSim|BS|Add1~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~121\, FPGA0|EvSim|BS|Add1~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[5]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[5]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~117\, FPGA0|EvSim|BS|Add1~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[6]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[6]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~25\, FPGA0|EvSim|BS|Add1~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[7]\, FPGA0|EvSim|BS|currentStep[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~45\, FPGA0|EvSim|BS|Add1~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[8]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~41\, FPGA0|EvSim|BS|Add1~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[9]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~37\, FPGA0|EvSim|BS|Add1~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[10]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~33\, FPGA0|EvSim|BS|Add1~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[11]\, FPGA0|EvSim|BS|currentStep[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[8]\, FPGA0|EvSim|BS|currentStep[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[10]\, FPGA0|EvSim|BS|currentStep[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[12]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~29\, FPGA0|EvSim|BS|Add1~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[12]\, FPGA0|EvSim|BS|currentStep[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[9]\, FPGA0|EvSim|BS|currentStep[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal0~0\, FPGA0|EvSim|BS|Equal0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~21\, FPGA0|EvSim|BS|Add1~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[13]\, FPGA0|EvSim|BS|currentStep[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~65\, FPGA0|EvSim|BS|Add1~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[14]\, FPGA0|EvSim|BS|currentStep[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~61\, FPGA0|EvSim|BS|Add1~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[15]\, FPGA0|EvSim|BS|currentStep[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~57\, FPGA0|EvSim|BS|Add1~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[16]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~53\, FPGA0|EvSim|BS|Add1~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[17]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[16]\, FPGA0|EvSim|BS|currentStep[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~49\, FPGA0|EvSim|BS|Add1~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[18]\, FPGA0|EvSim|BS|currentStep[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal0~1\, FPGA0|EvSim|BS|Equal0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~73\, FPGA0|EvSim|BS|Add1~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[19]\, FPGA0|EvSim|BS|currentStep[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~93\, FPGA0|EvSim|BS|Add1~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[20]\, FPGA0|EvSim|BS|currentStep[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~89\, FPGA0|EvSim|BS|Add1~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[21]\, FPGA0|EvSim|BS|currentStep[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~85\, FPGA0|EvSim|BS|Add1~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[22]~feeder\, FPGA0|EvSim|BS|currentStep[22]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[22]\, FPGA0|EvSim|BS|currentStep[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~81\, FPGA0|EvSim|BS|Add1~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[23]\, FPGA0|EvSim|BS|currentStep[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~77\, FPGA0|EvSim|BS|Add1~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[24]\, FPGA0|EvSim|BS|currentStep[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~69\, FPGA0|EvSim|BS|Add1~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[25]\, FPGA0|EvSim|BS|currentStep[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~113\, FPGA0|EvSim|BS|Add1~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[26]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[26]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~109\, FPGA0|EvSim|BS|Add1~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[27]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[27]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~105\, FPGA0|EvSim|BS|Add1~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[28]\, FPGA0|EvSim|BS|currentStep[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~101\, FPGA0|EvSim|BS|Add1~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[29]~DUPLICATE\, FPGA0|EvSim|BS|currentStep[29]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~97\, FPGA0|EvSim|BS|Add1~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[30]\, FPGA0|EvSim|BS|currentStep[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal0~3\, FPGA0|EvSim|BS|Equal0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal0~2\, FPGA0|EvSim|BS|Equal0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[6]\, FPGA0|EvSim|BS|currentStep[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[5]\, FPGA0|EvSim|BS|currentStep[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal0~4\, FPGA0|EvSim|BS|Equal0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal0~5\, FPGA0|EvSim|BS|Equal0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal0~6\, FPGA0|EvSim|BS|Equal0~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal0~7\, FPGA0|EvSim|BS|Equal0~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~9\, FPGA0|EvSim|BS|Add1~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep~1\, FPGA0|EvSim|BS|currentStep~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[2]\, FPGA0|EvSim|BS|currentStep[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Add1~13\, FPGA0|EvSim|BS|Add1~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[3]\, FPGA0|EvSim|BS|currentStep[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep~2\, FPGA0|EvSim|BS|currentStep~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[4]\, FPGA0|EvSim|BS|currentStep[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[7]~9\, FPGA0|EvSim|BS|randomg|randomnumber[7]~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[7]\, FPGA0|EvSim|BS|randomg|randomnumber[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[8]~5\, FPGA0|EvSim|BS|randomg|randomnumber[8]~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[8]\, FPGA0|EvSim|BS|randomg|randomnumber[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[9]\, FPGA0|EvSim|BS|randomg|randomnumber[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber~0\, FPGA0|EvSim|BS|randomg|randomnumber~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[10]\, FPGA0|EvSim|BS|randomg|randomnumber[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[11]\, FPGA0|EvSim|BS|randomg|randomnumber[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[12]~DUPLICATE\, FPGA0|EvSim|BS|randomg|randomnumber[12]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[13]~DUPLICATE\, FPGA0|EvSim|BS|randomg|randomnumber[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[14]~7\, FPGA0|EvSim|BS|randomg|randomnumber[14]~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[14]\, FPGA0|EvSim|BS|randomg|randomnumber[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[15]~feeder\, FPGA0|EvSim|BS|randomg|randomnumber[15]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[15]\, FPGA0|EvSim|BS|randomg|randomnumber[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber~3\, FPGA0|EvSim|BS|randomg|randomnumber~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[0]\, FPGA0|EvSim|BS|randomg|randomnumber[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[1]~6\, FPGA0|EvSim|BS|randomg|randomnumber[1]~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[1]\, FPGA0|EvSim|BS|randomg|randomnumber[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber~2\, FPGA0|EvSim|BS|randomg|randomnumber~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[2]\, FPGA0|EvSim|BS|randomg|randomnumber[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[3]\, FPGA0|EvSim|BS|randomg|randomnumber[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[4]\, FPGA0|EvSim|BS|randomg|randomnumber[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber~1\, FPGA0|EvSim|BS|randomg|randomnumber~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[5]~8\, FPGA0|EvSim|BS|randomg|randomnumber[5]~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[5]\, FPGA0|EvSim|BS|randomg|randomnumber[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[6]~4\, FPGA0|EvSim|BS|randomg|randomnumber[6]~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[6]\, FPGA0|EvSim|BS|randomg|randomnumber[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux15~0\, FPGA0|EvSim|BS|Mux15~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux13~0\, FPGA0|EvSim|BS|Mux13~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|Random_Data[7]\, FPGA0|EvSim|BS|randomg|Random_Data[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux14~0\, FPGA0|EvSim|BS|Mux14~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~1\, FPGA0|EvSim|BS|LessThan1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~2\, FPGA0|EvSim|BS|LessThan1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux16~0\, FPGA0|EvSim|BS|Mux16~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|Random_Data[5]\, FPGA0|EvSim|BS|randomg|Random_Data[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~9\, FPGA0|EvSim|BS|LessThan1~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~10\, FPGA0|EvSim|BS|LessThan1~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~11\, FPGA0|EvSim|BS|LessThan1~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux17~0\, FPGA0|EvSim|BS|Mux17~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~3\, FPGA0|EvSim|BS|LessThan1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~4\, FPGA0|EvSim|BS|LessThan1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux17~1\, FPGA0|EvSim|BS|Mux17~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~5\, FPGA0|EvSim|BS|LessThan1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~6\, FPGA0|EvSim|BS|LessThan1~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~7\, FPGA0|EvSim|BS|LessThan1~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~8\, FPGA0|EvSim|BS|LessThan1~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~12\, FPGA0|EvSim|BS|LessThan1~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux9~0\, FPGA0|EvSim|BS|Mux9~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[12]\, FPGA0|EvSim|BS|randomg|randomnumber[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux11~0\, FPGA0|EvSim|BS|Mux11~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux10~0\, FPGA0|EvSim|BS|Mux10~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~0\, FPGA0|EvSim|BS|LessThan1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Mux12~0\, FPGA0|EvSim|BS|Mux12~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~13\, FPGA0|EvSim|BS|LessThan1~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|LessThan1~14\, FPGA0|EvSim|BS|LessThan1~14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[21]\, FPGA0|EvSim|BS|Microtimer|timer[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~49\, FPGA0|EvSim|BS|Microtimer|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[0]\, FPGA0|EvSim|BS|Microtimer|timer[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~53\, FPGA0|EvSim|BS|Microtimer|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[1]\, FPGA0|EvSim|BS|Microtimer|timer[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~45\, FPGA0|EvSim|BS|Microtimer|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[2]\, FPGA0|EvSim|BS|Microtimer|timer[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~41\, FPGA0|EvSim|BS|Microtimer|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[3]\, FPGA0|EvSim|BS|Microtimer|timer[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~33\, FPGA0|EvSim|BS|Microtimer|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[4]\, FPGA0|EvSim|BS|Microtimer|timer[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~37\, FPGA0|EvSim|BS|Microtimer|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[5]\, FPGA0|EvSim|BS|Microtimer|timer[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~57\, FPGA0|EvSim|BS|Microtimer|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[6]\, FPGA0|EvSim|BS|Microtimer|timer[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~61\, FPGA0|EvSim|BS|Microtimer|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[7]\, FPGA0|EvSim|BS|Microtimer|timer[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~65\, FPGA0|EvSim|BS|Microtimer|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[8]\, FPGA0|EvSim|BS|Microtimer|timer[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~69\, FPGA0|EvSim|BS|Microtimer|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[9]\, FPGA0|EvSim|BS|Microtimer|timer[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~93\, FPGA0|EvSim|BS|Microtimer|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[10]\, FPGA0|EvSim|BS|Microtimer|timer[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~97\, FPGA0|EvSim|BS|Microtimer|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[11]\, FPGA0|EvSim|BS|Microtimer|timer[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~73\, FPGA0|EvSim|BS|Microtimer|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[12]\, FPGA0|EvSim|BS|Microtimer|timer[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~77\, FPGA0|EvSim|BS|Microtimer|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[13]\, FPGA0|EvSim|BS|Microtimer|timer[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~81\, FPGA0|EvSim|BS|Microtimer|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[14]\, FPGA0|EvSim|BS|Microtimer|timer[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~17\, FPGA0|EvSim|BS|Microtimer|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[15]\, FPGA0|EvSim|BS|Microtimer|timer[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~85\, FPGA0|EvSim|BS|Microtimer|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[16]\, FPGA0|EvSim|BS|Microtimer|timer[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~21\, FPGA0|EvSim|BS|Microtimer|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[17]\, FPGA0|EvSim|BS|Microtimer|timer[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~25\, FPGA0|EvSim|BS|Microtimer|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[18]\, FPGA0|EvSim|BS|Microtimer|timer[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~29\, FPGA0|EvSim|BS|Microtimer|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[19]\, FPGA0|EvSim|BS|Microtimer|timer[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~89\, FPGA0|EvSim|BS|Microtimer|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[20]\, FPGA0|EvSim|BS|Microtimer|timer[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~1\, FPGA0|EvSim|BS|Microtimer|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~5\, FPGA0|EvSim|BS|Microtimer|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[22]\, FPGA0|EvSim|BS|Microtimer|timer[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~9\, FPGA0|EvSim|BS|Microtimer|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|timer[23]\, FPGA0|EvSim|BS|Microtimer|timer[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Add0~13\, FPGA0|EvSim|BS|Microtimer|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|LessThan0~3\, FPGA0|EvSim|BS|Microtimer|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|LessThan0~4\, FPGA0|EvSim|BS|Microtimer|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|LessThan0~1\, FPGA0|EvSim|BS|Microtimer|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|LessThan0~0\, FPGA0|EvSim|BS|Microtimer|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|LessThan0~2\, FPGA0|EvSim|BS|Microtimer|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|LessThan0~5\, FPGA0|EvSim|BS|Microtimer|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Microtimer|Tick\, FPGA0|EvSim|BS|Microtimer|Tick, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|randomnumber[13]\, FPGA0|EvSim|BS|randomg|randomnumber[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|Random_Data[14]~feeder\, FPGA0|EvSim|BS|randomg|Random_Data[14]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|Random_Data[14]\, FPGA0|EvSim|BS|randomg|Random_Data[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|Random_Data[15]~0\, FPGA0|EvSim|BS|randomg|Random_Data[15]~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|randomg|Random_Data[15]\, FPGA0|EvSim|BS|randomg|Random_Data[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_2~0\, FPGA0|EvSim|BS|process_2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeam[0]\, FPGA0|EvSim|BS|longBeam[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeam[1]\, FPGA0|EvSim|BS|longBeam[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeam[2]\, FPGA0|EvSim|BS|longBeam[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeam[3]\, FPGA0|EvSim|BS|longBeam[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal6~0\, FPGA0|EvSim|BS|Equal6~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|lbeam\, FPGA0|EvSim|BS|lbeam, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[8]\, FPGA0|EvSim|BS|OldCurrentStep[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[14]\, FPGA0|EvSim|BS|OldCurrentStep[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[16]\, FPGA0|EvSim|BS|OldCurrentStep[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[18]\, FPGA0|EvSim|BS|OldCurrentStep[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[17]\, FPGA0|EvSim|BS|currentStep[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[17]\, FPGA0|EvSim|BS|OldCurrentStep[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[15]\, FPGA0|EvSim|BS|OldCurrentStep[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~2\, FPGA0|EvSim|BS|process_1~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[13]\, FPGA0|EvSim|BS|OldCurrentStep[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[25]\, FPGA0|EvSim|BS|OldCurrentStep[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[22]\, FPGA0|EvSim|BS|OldCurrentStep[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[21]\, FPGA0|EvSim|BS|OldCurrentStep[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[23]\, FPGA0|EvSim|BS|OldCurrentStep[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[24]\, FPGA0|EvSim|BS|OldCurrentStep[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~4\, FPGA0|EvSim|BS|process_1~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[28]~feeder\, FPGA0|EvSim|BS|OldCurrentStep[28]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[28]\, FPGA0|EvSim|BS|OldCurrentStep[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[26]\, FPGA0|EvSim|BS|currentStep[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[26]\, FPGA0|EvSim|BS|OldCurrentStep[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[27]\, FPGA0|EvSim|BS|currentStep[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[27]\, FPGA0|EvSim|BS|OldCurrentStep[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|currentStep[29]\, FPGA0|EvSim|BS|currentStep[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[29]\, FPGA0|EvSim|BS|OldCurrentStep[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[30]\, FPGA0|EvSim|BS|OldCurrentStep[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~3\, FPGA0|EvSim|BS|process_1~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[19]~feeder\, FPGA0|EvSim|BS|OldCurrentStep[19]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[19]\, FPGA0|EvSim|BS|OldCurrentStep[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[20]\, FPGA0|EvSim|BS|OldCurrentStep[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~5\, FPGA0|EvSim|BS|process_1~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~6\, FPGA0|EvSim|BS|process_1~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[9]\, FPGA0|EvSim|BS|OldCurrentStep[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[10]\, FPGA0|EvSim|BS|OldCurrentStep[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[11]\, FPGA0|EvSim|BS|OldCurrentStep[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[12]\, FPGA0|EvSim|BS|OldCurrentStep[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~0\, FPGA0|EvSim|BS|process_1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[6]\, FPGA0|EvSim|BS|OldCurrentStep[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[0]\, FPGA0|EvSim|BS|OldCurrentStep[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[2]\, FPGA0|EvSim|BS|OldCurrentStep[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[5]\, FPGA0|EvSim|BS|OldCurrentStep[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[3]\, FPGA0|EvSim|BS|OldCurrentStep[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~1\, FPGA0|EvSim|BS|process_1~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[7]\, FPGA0|EvSim|BS|OldCurrentStep[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~7\, FPGA0|EvSim|BS|process_1~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[1]~feeder\, FPGA0|EvSim|BS|OldCurrentStep[1]~feeder, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[1]\, FPGA0|EvSim|BS|OldCurrentStep[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[4]\, FPGA0|EvSim|BS|OldCurrentStep[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~8\, FPGA0|EvSim|BS|process_1~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamStart[0]\, FPGA0|EvSim|BS|longBeamStart[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamStart[1]\, FPGA0|EvSim|BS|longBeamStart[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamStart[2]\, FPGA0|EvSim|BS|longBeamStart[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamStart[3]\, FPGA0|EvSim|BS|longBeamStart[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal1~0\, FPGA0|EvSim|BS|Equal1~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|beamStart\, FPGA0|EvSim|BS|beamStart, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|OldCurrentStep[4]~DUPLICATE\, FPGA0|EvSim|BS|OldCurrentStep[4]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|process_1~9\, FPGA0|EvSim|BS|process_1~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamEnd[0]\, FPGA0|EvSim|BS|longBeamEnd[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamEnd[1]~DUPLICATE\, FPGA0|EvSim|BS|longBeamEnd[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamEnd[2]\, FPGA0|EvSim|BS|longBeamEnd[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamEnd[3]\, FPGA0|EvSim|BS|longBeamEnd[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|longBeamEnd[1]\, FPGA0|EvSim|BS|longBeamEnd[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|Equal2~0\, FPGA0|EvSim|BS|Equal2~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|BS|beamEnd\, FPGA0|EvSim|BS|beamEnd, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll\, u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_RZQ~input\, HPS_DDR3_RZQ~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk\, HPS_DDR3_DM[2]~_s2p_logic_blk, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk\, HPS_DDR3_DM[0]~_s2p_logic_blk, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE10DAQ_TOP, 1
instance = comp, \HPS_SPIM_MISO~input\, HPS_SPIM_MISO~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|spim1_inst\, u0|hps_0|hps_io|border|spim1_inst, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_RX_CLK~input\, HPS_ENET_RX_CLK~input, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_RX_DV~input\, HPS_ENET_RX_DV~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input\, HPS_ENET_RX_DATA[0]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input\, HPS_ENET_RX_DATA[1]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input\, HPS_ENET_RX_DATA[2]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input\, HPS_ENET_RX_DATA[3]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|emac1_inst\, u0|hps_0|hps_io|border|emac1_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst\, u0|hps_0|hps_io|border|sdio_inst, DE10DAQ_TOP, 1
instance = comp, \HPS_USB_CLKOUT~input\, HPS_USB_CLKOUT~input, DE10DAQ_TOP, 1
instance = comp, \HPS_USB_DIR~input\, HPS_USB_DIR~input, DE10DAQ_TOP, 1
instance = comp, \HPS_USB_NXT~input\, HPS_USB_NXT~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|usb1_inst\, u0|hps_0|hps_io|border|usb1_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input\, u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input\, u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|i2c0_inst\, u0|hps_0|hps_io|border|i2c0_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input\, u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input\, u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|i2c1_inst\, u0|hps_0|hps_io|border|i2c1_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|gpio_inst\, u0|hps_0|hps_io|border|gpio_inst, DE10DAQ_TOP, 1
instance = comp, \FPGA0|LED[0]\, FPGA0|LED[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~0\, FPGA0|lp1|counter~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[1]~DUPLICATE\, FPGA0|lp1|counter[1]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~9\, FPGA0|lp1|Add0~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~3\, FPGA0|lp1|counter~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[0]\, FPGA0|lp1|counter[0], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~5\, FPGA0|lp1|Add0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~2\, FPGA0|lp1|counter~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[1]\, FPGA0|lp1|counter[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[10]~DUPLICATE\, FPGA0|lp1|counter[10]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~1\, FPGA0|lp1|Add0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~1\, FPGA0|lp1|counter~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[2]~DUPLICATE\, FPGA0|lp1|counter[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~25\, FPGA0|lp1|Add0~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~7\, FPGA0|lp1|counter~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[3]\, FPGA0|lp1|counter[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~21\, FPGA0|lp1|Add0~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~6\, FPGA0|lp1|counter~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[4]\, FPGA0|lp1|counter[4], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~17\, FPGA0|lp1|Add0~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~5\, FPGA0|lp1|counter~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[5]\, FPGA0|lp1|counter[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~13\, FPGA0|lp1|Add0~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~4\, FPGA0|lp1|counter~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[6]\, FPGA0|lp1|counter[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~33\, FPGA0|lp1|Add0~33, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~9\, FPGA0|lp1|counter~9, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[7]\, FPGA0|lp1|counter[7], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~53\, FPGA0|lp1|Add0~53, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~14\, FPGA0|lp1|counter~14, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[8]~DUPLICATE\, FPGA0|lp1|counter[8]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~49\, FPGA0|lp1|Add0~49, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~13\, FPGA0|lp1|counter~13, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[9]~DUPLICATE\, FPGA0|lp1|counter[9]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~45\, FPGA0|lp1|Add0~45, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~12\, FPGA0|lp1|counter~12, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[10]\, FPGA0|lp1|counter[10], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[9]\, FPGA0|lp1|counter[9], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~41\, FPGA0|lp1|Add0~41, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~11\, FPGA0|lp1|counter~11, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[11]\, FPGA0|lp1|counter[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~37\, FPGA0|lp1|Add0~37, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~10\, FPGA0|lp1|counter~10, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[12]\, FPGA0|lp1|counter[12], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[8]\, FPGA0|lp1|counter[8], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|LessThan0~1\, FPGA0|lp1|LessThan0~1, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[13]~DUPLICATE\, FPGA0|lp1|counter[13]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~29\, FPGA0|lp1|Add0~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~8\, FPGA0|lp1|counter~8, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[13]\, FPGA0|lp1|counter[13], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~73\, FPGA0|lp1|Add0~73, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~19\, FPGA0|lp1|counter~19, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[14]\, FPGA0|lp1|counter[14], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~69\, FPGA0|lp1|Add0~69, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~18\, FPGA0|lp1|counter~18, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[15]~DUPLICATE\, FPGA0|lp1|counter[15]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~65\, FPGA0|lp1|Add0~65, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~17\, FPGA0|lp1|counter~17, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[16]~DUPLICATE\, FPGA0|lp1|counter[16]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~61\, FPGA0|lp1|Add0~61, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~16\, FPGA0|lp1|counter~16, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[17]~DUPLICATE\, FPGA0|lp1|counter[17]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~57\, FPGA0|lp1|Add0~57, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~15\, FPGA0|lp1|counter~15, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[18]\, FPGA0|lp1|counter[18], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~85\, FPGA0|lp1|Add0~85, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~22\, FPGA0|lp1|counter~22, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[19]\, FPGA0|lp1|counter[19], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~81\, FPGA0|lp1|Add0~81, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~21\, FPGA0|lp1|counter~21, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[20]\, FPGA0|lp1|counter[20], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~121\, FPGA0|lp1|Add0~121, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~31\, FPGA0|lp1|counter~31, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[21]\, FPGA0|lp1|counter[21], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~117\, FPGA0|lp1|Add0~117, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~30\, FPGA0|lp1|counter~30, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[22]\, FPGA0|lp1|counter[22], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~113\, FPGA0|lp1|Add0~113, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~29\, FPGA0|lp1|counter~29, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[23]\, FPGA0|lp1|counter[23], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~109\, FPGA0|lp1|Add0~109, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~28\, FPGA0|lp1|counter~28, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[24]\, FPGA0|lp1|counter[24], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~77\, FPGA0|lp1|Add0~77, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~20\, FPGA0|lp1|counter~20, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[25]\, FPGA0|lp1|counter[25], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~105\, FPGA0|lp1|Add0~105, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~27\, FPGA0|lp1|counter~27, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[26]\, FPGA0|lp1|counter[26], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~101\, FPGA0|lp1|Add0~101, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~26\, FPGA0|lp1|counter~26, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[27]\, FPGA0|lp1|counter[27], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~97\, FPGA0|lp1|Add0~97, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~25\, FPGA0|lp1|counter~25, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[28]\, FPGA0|lp1|counter[28], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~93\, FPGA0|lp1|Add0~93, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~24\, FPGA0|lp1|counter~24, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[29]\, FPGA0|lp1|counter[29], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|Add0~89\, FPGA0|lp1|Add0~89, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter~23\, FPGA0|lp1|counter~23, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[30]\, FPGA0|lp1|counter[30], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|LessThan0~3\, FPGA0|lp1|LessThan0~3, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|LessThan0~4\, FPGA0|lp1|LessThan0~4, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|LessThan0~5\, FPGA0|lp1|LessThan0~5, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[16]\, FPGA0|lp1|counter[16], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[15]\, FPGA0|lp1|counter[15], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[17]\, FPGA0|lp1|counter[17], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|LessThan0~2\, FPGA0|lp1|LessThan0~2, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|LessThan0~6\, FPGA0|lp1|LessThan0~6, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|LessThan0~0\, FPGA0|lp1|LessThan0~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|counter[2]\, FPGA0|lp1|counter[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|LessThan0~7\, FPGA0|lp1|LessThan0~7, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|longPulse~0\, FPGA0|lp1|longPulse~0, DE10DAQ_TOP, 1
instance = comp, \FPGA0|lp1|longPulse\, FPGA0|lp1|longPulse, DE10DAQ_TOP, 1
instance = comp, \FPGA0|LED[4]\, FPGA0|LED[4], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|sclk_counter[2]~DUPLICATE\, adc_0|adc_mega_0|ADC_CTRL|sclk_counter[2]~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|always9~1\, adc_0|adc_mega_0|ADC_CTRL|always9~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|always9~2\, adc_0|adc_mega_0|ADC_CTRL|always9~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~0\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~0, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~2\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~2, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[7]\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[7], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|address[1]\, adc_0|adc_mega_0|ADC_CTRL|address[1], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~5\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~5, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[8]\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[8], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~4\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~4, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[9]\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[9], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~3\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~3, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[10]\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[10], DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~1\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg~1, DE10DAQ_TOP, 1
instance = comp, \adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[11]\, adc_0|adc_mega_0|ADC_CTRL|din_shift_reg[11], DE10DAQ_TOP, 1
instance = comp, \FPGA0|LED[1]\, FPGA0|LED[1], DE10DAQ_TOP, 1
instance = comp, \FPGA0|LED[2]\, FPGA0|LED[2], DE10DAQ_TOP, 1
instance = comp, \FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.WaitingEmptyFifo~DUPLICATE\, FPGA0|EvSim|DAQ_System|Finite_State_Machine|present_state.WaitingEmptyFifo~DUPLICATE, DE10DAQ_TOP, 1
instance = comp, \FPGA0|LED[3]\, FPGA0|LED[3], DE10DAQ_TOP, 1
instance = comp, \FPGA0|LED[5]\, FPGA0|LED[5], DE10DAQ_TOP, 1
instance = comp, \FPGA0|LED[6]\, FPGA0|LED[6], DE10DAQ_TOP, 1
instance = comp, \FPGA0|LED[7]\, FPGA0|LED[7], DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, DE10DAQ_TOP, 1
instance = comp, \HPS_UART_RX~input\, HPS_UART_RX~input, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|hps_io|border|uart0_inst\, u0|hps_0|hps_io|border|uart0_inst, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|stm_event\, u0|hps_0|fpga_interfaces|stm_event, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga\, u0|hps_0|fpga_interfaces|hps2fpga, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|interrupts\, u0|hps_0|fpga_interfaces|interrupts, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb\, u0|hps_0|fpga_interfaces|debug_apb, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu\, u0|hps_0|fpga_interfaces|tpiu, DE10DAQ_TOP, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga\, u0|hps_0|fpga_interfaces|boot_from_fpga, DE10DAQ_TOP, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE10DAQ_TOP, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE10DAQ_TOP, 1
instance = comp, \CLOCK2_50~input\, CLOCK2_50~input, DE10DAQ_TOP, 1
instance = comp, \CLOCK3_50~input\, CLOCK3_50~input, DE10DAQ_TOP, 1
instance = comp, \CLOCK4_50~input\, CLOCK4_50~input, DE10DAQ_TOP, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, DE10DAQ_TOP, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, DE10DAQ_TOP, 1
instance = comp, \SW[4]~input\, SW[4]~input, DE10DAQ_TOP, 1
instance = comp, \SW[5]~input\, SW[5]~input, DE10DAQ_TOP, 1
instance = comp, \SW[6]~input\, SW[6]~input, DE10DAQ_TOP, 1
instance = comp, \SW[7]~input\, SW[7]~input, DE10DAQ_TOP, 1
instance = comp, \SW[8]~input\, SW[8]~input, DE10DAQ_TOP, 1
instance = comp, \SW[9]~input\, SW[9]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_SPIM_MISO~input\, HPS_LCM_SPIM_MISO~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[33]~input\, GPIO[33]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[34]~input\, GPIO[34]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[15]~input\, GPIO[15]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[35]~input\, GPIO[35]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[17]~input\, GPIO[17]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[19]~input\, GPIO[19]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[21]~input\, GPIO[21]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[11]~input\, GPIO[11]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[13]~input\, GPIO[13]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, DE10DAQ_TOP, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DATA[0]~input\, HPS_FLASH_DATA[0]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DATA[1]~input\, HPS_FLASH_DATA[1]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DATA[2]~input\, HPS_FLASH_DATA[2]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_FLASH_DATA[3]~input\, HPS_FLASH_DATA[3]~input, DE10DAQ_TOP, 1
instance = comp, \HPS_I2C_CONTROL~input\, HPS_I2C_CONTROL~input, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_BK~input\, HPS_LCM_BK~input, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_D_C~input\, HPS_LCM_D_C~input, DE10DAQ_TOP, 1
instance = comp, \HPS_LCM_RST_N~input\, HPS_LCM_RST_N~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[0]~input\, GPIO[0]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[2]~input\, GPIO[2]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[3]~input\, GPIO[3]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[4]~input\, GPIO[4]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[6]~input\, GPIO[6]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[7]~input\, GPIO[7]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[8]~input\, GPIO[8]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[9]~input\, GPIO[9]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[10]~input\, GPIO[10]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[12]~input\, GPIO[12]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[14]~input\, GPIO[14]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[16]~input\, GPIO[16]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[18]~input\, GPIO[18]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[20]~input\, GPIO[20]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[22]~input\, GPIO[22]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[23]~input\, GPIO[23]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[24]~input\, GPIO[24]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[26]~input\, GPIO[26]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[27]~input\, GPIO[27]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[28]~input\, GPIO[28]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[29]~input\, GPIO[29]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[30]~input\, GPIO[30]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[31]~input\, GPIO[31]~input, DE10DAQ_TOP, 1
instance = comp, \GPIO[32]~input\, GPIO[32]~input, DE10DAQ_TOP, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DE10DAQ_TOP, 1
