<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 28 09:50:13 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18032</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4934</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>36.350(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.490</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins8332/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>26.910</td>
</tr>
<tr>
<td>2</td>
<td>16.953</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins8333/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>26.447</td>
</tr>
<tr>
<td>3</td>
<td>17.594</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins9159/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>25.806</td>
</tr>
<tr>
<td>4</td>
<td>17.642</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins8334/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>25.758</td>
</tr>
<tr>
<td>5</td>
<td>17.757</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins8330/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>25.643</td>
</tr>
<tr>
<td>6</td>
<td>18.000</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins9160/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>25.400</td>
</tr>
<tr>
<td>7</td>
<td>18.030</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins8335/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>25.370</td>
</tr>
<tr>
<td>8</td>
<td>18.269</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins8336/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>25.131</td>
</tr>
<tr>
<td>9</td>
<td>18.287</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>25.113</td>
</tr>
<tr>
<td>10</td>
<td>18.604</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[4]_ins9162/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.796</td>
</tr>
<tr>
<td>11</td>
<td>18.687</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins8338/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.713</td>
</tr>
<tr>
<td>12</td>
<td>18.772</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins8337/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.628</td>
</tr>
<tr>
<td>13</td>
<td>18.843</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins9128/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.557</td>
</tr>
<tr>
<td>14</td>
<td>18.843</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins9127/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.557</td>
</tr>
<tr>
<td>15</td>
<td>18.953</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[3]_ins9163/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.447</td>
</tr>
<tr>
<td>16</td>
<td>19.046</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins9161/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.354</td>
</tr>
<tr>
<td>17</td>
<td>19.147</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins8339/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.253</td>
</tr>
<tr>
<td>18</td>
<td>19.676</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins9130/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.724</td>
</tr>
<tr>
<td>19</td>
<td>19.877</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins9131/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.523</td>
</tr>
<tr>
<td>20</td>
<td>19.877</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins9129/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.523</td>
</tr>
<tr>
<td>21</td>
<td>19.894</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins8340/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.506</td>
</tr>
<tr>
<td>22</td>
<td>20.063</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[2]_ins9164/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.337</td>
</tr>
<tr>
<td>23</td>
<td>20.254</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins8327/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins8344/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.146</td>
</tr>
<tr>
<td>24</td>
<td>20.284</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[0]_ins8341/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.116</td>
</tr>
<tr>
<td>25</td>
<td>20.588</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins8327/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins8345/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.812</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins9019/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins9018/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[0]_ins8609/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins8608/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>3</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[16]_ins8386/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[17]_ins8404/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>4</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[4]_ins8398/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[5]_ins8397/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins9242/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins8324/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[2]_ins9240/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins8322/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[3]_ins9239/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins8321/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[4]_ins9238/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins8320/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[0]_ins9023/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins9022/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins9016/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins9015/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[9]_ins9014/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins9013/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[11]_ins9012/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins9011/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[15]_ins9008/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[16]_ins9007/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[4]_ins8950/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[5]_ins8949/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>15</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[6]_ins8948/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins8947/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>16</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[12]_ins8942/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins8941/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>17</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[15]_ins8939/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins8938/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins8887/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[0]_ins8885/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins8884/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>20</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins8883/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins8882/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>21</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins8879/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[7]_ins8878/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>22</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[8]_ins8877/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>23</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins8875/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>24</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins8870/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>25</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins8812/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins8811/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins8300</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins8302</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins8307</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins8315</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins8364</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins8388</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[2]_ins8516</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_counter[0]_ins8772</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/reg_dr_c0[2]_ins9425</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins8332</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>23.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/COUT</td>
</tr>
<tr>
<td>23.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/CIN</td>
</tr>
<tr>
<td>23.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/COUT</td>
</tr>
<tr>
<td>23.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/CIN</td>
</tr>
<tr>
<td>23.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/COUT</td>
</tr>
<tr>
<td>23.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/CIN</td>
</tr>
<tr>
<td>24.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/SUM</td>
</tr>
<tr>
<td>26.033</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins12446/I1</td>
</tr>
<tr>
<td>26.583</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins12446/COUT</td>
</tr>
<tr>
<td>26.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins12447/CIN</td>
</tr>
<tr>
<td>26.640</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins12447/COUT</td>
</tr>
<tr>
<td>26.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins12448/CIN</td>
</tr>
<tr>
<td>26.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins12448/COUT</td>
</tr>
<tr>
<td>26.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n644_ins12449/CIN</td>
</tr>
<tr>
<td>26.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n644_ins12449/COUT</td>
</tr>
<tr>
<td>26.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n643_ins12450/CIN</td>
</tr>
<tr>
<td>27.317</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n643_ins12450/SUM</td>
</tr>
<tr>
<td>28.771</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n668_ins15040/I0</td>
</tr>
<tr>
<td>29.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n668_ins15040/F</td>
</tr>
<tr>
<td>29.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins8332/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins8332/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins8332</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins8332</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.303, 34.571%; route: 17.149, 63.726%; tC2Q: 0.458, 1.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins8333</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>23.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/COUT</td>
</tr>
<tr>
<td>23.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/CIN</td>
</tr>
<tr>
<td>23.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/COUT</td>
</tr>
<tr>
<td>23.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/CIN</td>
</tr>
<tr>
<td>23.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/COUT</td>
</tr>
<tr>
<td>23.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/CIN</td>
</tr>
<tr>
<td>24.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/SUM</td>
</tr>
<tr>
<td>26.033</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins12446/I1</td>
</tr>
<tr>
<td>26.583</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins12446/COUT</td>
</tr>
<tr>
<td>26.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins12447/CIN</td>
</tr>
<tr>
<td>26.640</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins12447/COUT</td>
</tr>
<tr>
<td>26.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins12448/CIN</td>
</tr>
<tr>
<td>26.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins12448/COUT</td>
</tr>
<tr>
<td>26.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n644_ins12449/CIN</td>
</tr>
<tr>
<td>27.260</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n644_ins12449/SUM</td>
</tr>
<tr>
<td>28.714</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n669_ins15041/I0</td>
</tr>
<tr>
<td>29.340</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n669_ins15041/F</td>
</tr>
<tr>
<td>29.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins8333/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins8333/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins8333</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins8333</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.840, 33.425%; route: 17.149, 64.842%; tC2Q: 0.458, 1.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins9159</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.418</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/F</td>
</tr>
<tr>
<td>16.136</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/I2</td>
</tr>
<tr>
<td>17.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/F</td>
</tr>
<tr>
<td>18.936</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/A_2</td>
</tr>
<tr>
<td>19.479</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/DOUT3</td>
</tr>
<tr>
<td>19.898</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/I3</td>
</tr>
<tr>
<td>20.997</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/F</td>
</tr>
<tr>
<td>24.088</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/I0</td>
</tr>
<tr>
<td>25.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/F</td>
</tr>
<tr>
<td>25.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/I3</td>
</tr>
<tr>
<td>26.192</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C2[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/F</td>
</tr>
<tr>
<td>26.621</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins16411/I3</td>
</tr>
<tr>
<td>27.246</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins16411/F</td>
</tr>
<tr>
<td>27.667</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins15346/I0</td>
</tr>
<tr>
<td>28.699</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins15346/F</td>
</tr>
<tr>
<td>28.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins9159/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins9159/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins9159</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins9159</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.654, 37.412%; route: 15.693, 60.812%; tC2Q: 0.458, 1.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins8334</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>23.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/COUT</td>
</tr>
<tr>
<td>23.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/CIN</td>
</tr>
<tr>
<td>23.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/COUT</td>
</tr>
<tr>
<td>23.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/CIN</td>
</tr>
<tr>
<td>23.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/COUT</td>
</tr>
<tr>
<td>23.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/CIN</td>
</tr>
<tr>
<td>24.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/SUM</td>
</tr>
<tr>
<td>26.033</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins12446/I1</td>
</tr>
<tr>
<td>26.583</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins12446/COUT</td>
</tr>
<tr>
<td>26.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins12447/CIN</td>
</tr>
<tr>
<td>26.640</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins12447/COUT</td>
</tr>
<tr>
<td>26.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins12448/CIN</td>
</tr>
<tr>
<td>27.203</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins12448/SUM</td>
</tr>
<tr>
<td>28.024</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n670_ins15042/I0</td>
</tr>
<tr>
<td>28.650</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n670_ins15042/F</td>
</tr>
<tr>
<td>28.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins8334/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins8334/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins8334</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins8334</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.783, 34.099%; route: 16.516, 64.122%; tC2Q: 0.458, 1.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins8330</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>23.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/COUT</td>
</tr>
<tr>
<td>23.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/CIN</td>
</tr>
<tr>
<td>23.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/COUT</td>
</tr>
<tr>
<td>23.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/CIN</td>
</tr>
<tr>
<td>23.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/COUT</td>
</tr>
<tr>
<td>23.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/CIN</td>
</tr>
<tr>
<td>24.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/SUM</td>
</tr>
<tr>
<td>26.033</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins12446/I1</td>
</tr>
<tr>
<td>26.583</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins12446/COUT</td>
</tr>
<tr>
<td>26.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins12447/CIN</td>
</tr>
<tr>
<td>26.640</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins12447/COUT</td>
</tr>
<tr>
<td>26.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins12448/CIN</td>
</tr>
<tr>
<td>26.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins12448/COUT</td>
</tr>
<tr>
<td>26.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n644_ins12449/CIN</td>
</tr>
<tr>
<td>26.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n644_ins12449/COUT</td>
</tr>
<tr>
<td>26.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n643_ins12450/CIN</td>
</tr>
<tr>
<td>26.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n643_ins12450/COUT</td>
</tr>
<tr>
<td>26.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n642_ins12451/CIN</td>
</tr>
<tr>
<td>26.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n642_ins12451/COUT</td>
</tr>
<tr>
<td>26.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n641_ins12452/CIN</td>
</tr>
<tr>
<td>27.431</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n641_ins12452/SUM</td>
</tr>
<tr>
<td>27.437</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n666_ins15038/I0</td>
</tr>
<tr>
<td>28.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n666_ins15038/F</td>
</tr>
<tr>
<td>28.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins8330/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins8330/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins8330</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins8330</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 36.985%; route: 15.701, 61.228%; tC2Q: 0.458, 1.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins9160</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.418</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/F</td>
</tr>
<tr>
<td>16.136</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/I2</td>
</tr>
<tr>
<td>17.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/F</td>
</tr>
<tr>
<td>18.936</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/A_2</td>
</tr>
<tr>
<td>19.479</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/DOUT3</td>
</tr>
<tr>
<td>19.898</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/I3</td>
</tr>
<tr>
<td>20.997</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/F</td>
</tr>
<tr>
<td>24.088</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/I0</td>
</tr>
<tr>
<td>25.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/F</td>
</tr>
<tr>
<td>25.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/I3</td>
</tr>
<tr>
<td>26.192</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C2[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/F</td>
</tr>
<tr>
<td>26.621</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins16411/I3</td>
</tr>
<tr>
<td>27.246</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins16411/F</td>
</tr>
<tr>
<td>27.667</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[6]_ins15347/I1</td>
</tr>
<tr>
<td>28.293</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[6]_ins15347/F</td>
</tr>
<tr>
<td>28.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins9160/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins9160/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins9160</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins9160</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.248, 36.411%; route: 15.693, 61.784%; tC2Q: 0.458, 1.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins8335</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>23.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/COUT</td>
</tr>
<tr>
<td>23.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/CIN</td>
</tr>
<tr>
<td>23.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/COUT</td>
</tr>
<tr>
<td>23.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/CIN</td>
</tr>
<tr>
<td>23.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/COUT</td>
</tr>
<tr>
<td>23.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/CIN</td>
</tr>
<tr>
<td>24.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/SUM</td>
</tr>
<tr>
<td>26.033</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins12446/I1</td>
</tr>
<tr>
<td>26.583</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins12446/COUT</td>
</tr>
<tr>
<td>26.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins12447/CIN</td>
</tr>
<tr>
<td>27.146</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins12447/SUM</td>
</tr>
<tr>
<td>27.637</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n671_ins15043/I0</td>
</tr>
<tr>
<td>28.263</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n671_ins15043/F</td>
</tr>
<tr>
<td>28.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins8335/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins8335/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins8335</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins8335</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.726, 34.395%; route: 16.185, 63.798%; tC2Q: 0.458, 1.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins8336</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>23.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/COUT</td>
</tr>
<tr>
<td>23.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/CIN</td>
</tr>
<tr>
<td>23.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/COUT</td>
</tr>
<tr>
<td>23.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/CIN</td>
</tr>
<tr>
<td>23.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/COUT</td>
</tr>
<tr>
<td>23.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/CIN</td>
</tr>
<tr>
<td>24.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/SUM</td>
</tr>
<tr>
<td>26.033</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins12446/I1</td>
</tr>
<tr>
<td>26.572</td>
<td>0.539</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins12446/SUM</td>
</tr>
<tr>
<td>26.991</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n672_ins15044/I0</td>
</tr>
<tr>
<td>28.023</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n672_ins15044/F</td>
</tr>
<tr>
<td>28.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins8336/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins8336/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins8336</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins8336</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.558, 34.054%; route: 16.114, 64.122%; tC2Q: 0.458, 1.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>23.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/COUT</td>
</tr>
<tr>
<td>23.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/CIN</td>
</tr>
<tr>
<td>23.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/COUT</td>
</tr>
<tr>
<td>23.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/CIN</td>
</tr>
<tr>
<td>23.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/COUT</td>
</tr>
<tr>
<td>23.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/CIN</td>
</tr>
<tr>
<td>24.249</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins12437/SUM</td>
</tr>
<tr>
<td>26.033</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins12446/I1</td>
</tr>
<tr>
<td>26.583</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins12446/COUT</td>
</tr>
<tr>
<td>26.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins12447/CIN</td>
</tr>
<tr>
<td>26.640</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins12447/COUT</td>
</tr>
<tr>
<td>26.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins12448/CIN</td>
</tr>
<tr>
<td>26.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins12448/COUT</td>
</tr>
<tr>
<td>26.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n644_ins12449/CIN</td>
</tr>
<tr>
<td>26.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n644_ins12449/COUT</td>
</tr>
<tr>
<td>26.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n643_ins12450/CIN</td>
</tr>
<tr>
<td>26.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n643_ins12450/COUT</td>
</tr>
<tr>
<td>26.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n642_ins12451/CIN</td>
</tr>
<tr>
<td>27.374</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n642_ins12451/SUM</td>
</tr>
<tr>
<td>27.380</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n667_ins15039/I0</td>
</tr>
<tr>
<td>28.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n667_ins15039/F</td>
</tr>
<tr>
<td>28.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.954, 35.655%; route: 15.701, 62.520%; tC2Q: 0.458, 1.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[4]_ins9162</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.418</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/F</td>
</tr>
<tr>
<td>16.136</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/I2</td>
</tr>
<tr>
<td>17.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/F</td>
</tr>
<tr>
<td>18.936</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/A_2</td>
</tr>
<tr>
<td>19.479</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/DOUT3</td>
</tr>
<tr>
<td>19.898</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/I3</td>
</tr>
<tr>
<td>20.997</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/F</td>
</tr>
<tr>
<td>24.088</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/I0</td>
</tr>
<tr>
<td>25.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/F</td>
</tr>
<tr>
<td>25.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/I3</td>
</tr>
<tr>
<td>26.230</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C2[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/F</td>
</tr>
<tr>
<td>27.062</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[4]_ins15349/I1</td>
</tr>
<tr>
<td>27.688</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[4]_ins15349/F</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[4]_ins9162/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[4]_ins9162/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[4]_ins9162</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[4]_ins9162</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.661, 34.931%; route: 15.676, 63.221%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins8338</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>24.078</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/SUM</td>
</tr>
<tr>
<td>24.573</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n650_ins12443/I1</td>
</tr>
<tr>
<td>25.123</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n650_ins12443/COUT</td>
</tr>
<tr>
<td>25.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n649_ins12444/CIN</td>
</tr>
<tr>
<td>25.686</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n649_ins12444/SUM</td>
</tr>
<tr>
<td>26.507</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n674_ins15046/I0</td>
</tr>
<tr>
<td>27.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n674_ins15046/F</td>
</tr>
<tr>
<td>27.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins8338/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins8338/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins8338</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins8338</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.028, 36.531%; route: 15.227, 61.614%; tC2Q: 0.458, 1.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins8337</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/COUT</td>
</tr>
<tr>
<td>23.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/CIN</td>
</tr>
<tr>
<td>23.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins12434/COUT</td>
</tr>
<tr>
<td>23.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/CIN</td>
</tr>
<tr>
<td>23.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins12435/COUT</td>
</tr>
<tr>
<td>23.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/CIN</td>
</tr>
<tr>
<td>24.192</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins12436/SUM</td>
</tr>
<tr>
<td>25.332</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n648_ins12445/I1</td>
</tr>
<tr>
<td>25.894</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n648_ins12445/SUM</td>
</tr>
<tr>
<td>26.698</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n673_ins15045/I0</td>
</tr>
<tr>
<td>27.520</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n673_ins15045/F</td>
</tr>
<tr>
<td>27.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins8337/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins8337/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins8337</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins8337</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.314, 33.757%; route: 15.856, 64.382%; tC2Q: 0.458, 1.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins9128</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>14.063</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/I0</td>
</tr>
<tr>
<td>15.095</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/F</td>
</tr>
<tr>
<td>16.234</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/I3</td>
</tr>
<tr>
<td>17.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/F</td>
</tr>
<tr>
<td>18.025</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/A_3</td>
</tr>
<tr>
<td>18.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/DOUT0</td>
</tr>
<tr>
<td>19.869</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/I0</td>
</tr>
<tr>
<td>20.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/F</td>
</tr>
<tr>
<td>23.497</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/I0</td>
</tr>
<tr>
<td>24.529</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C4[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/F</td>
</tr>
<tr>
<td>24.540</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/I3</td>
</tr>
<tr>
<td>25.566</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/F</td>
</tr>
<tr>
<td>25.991</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins16400/I3</td>
</tr>
<tr>
<td>26.617</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C4[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins16400/F</td>
</tr>
<tr>
<td>26.628</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins15331/I1</td>
</tr>
<tr>
<td>27.450</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins15331/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins9128/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins9128/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins9128</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins9128</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.078, 36.967%; route: 15.020, 61.166%; tC2Q: 0.458, 1.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins9127</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>14.063</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/I0</td>
</tr>
<tr>
<td>15.095</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/F</td>
</tr>
<tr>
<td>16.234</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/I3</td>
</tr>
<tr>
<td>17.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/F</td>
</tr>
<tr>
<td>18.025</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/A_3</td>
</tr>
<tr>
<td>18.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/DOUT0</td>
</tr>
<tr>
<td>19.869</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/I0</td>
</tr>
<tr>
<td>20.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/F</td>
</tr>
<tr>
<td>23.497</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/I0</td>
</tr>
<tr>
<td>24.529</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C4[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/F</td>
</tr>
<tr>
<td>24.540</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/I3</td>
</tr>
<tr>
<td>25.566</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/F</td>
</tr>
<tr>
<td>25.991</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins16400/I3</td>
</tr>
<tr>
<td>26.617</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C4[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins16400/F</td>
</tr>
<tr>
<td>26.628</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins15330/I0</td>
</tr>
<tr>
<td>27.450</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins15330/F</td>
</tr>
<tr>
<td>27.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins9127/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins9127/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins9127</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins9127</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.078, 36.967%; route: 15.020, 61.166%; tC2Q: 0.458, 1.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[3]_ins9163</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.418</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/F</td>
</tr>
<tr>
<td>16.136</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/I2</td>
</tr>
<tr>
<td>17.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/F</td>
</tr>
<tr>
<td>18.936</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/A_2</td>
</tr>
<tr>
<td>19.479</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/DOUT3</td>
</tr>
<tr>
<td>19.898</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/I3</td>
</tr>
<tr>
<td>20.997</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/F</td>
</tr>
<tr>
<td>24.088</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/I0</td>
</tr>
<tr>
<td>25.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/F</td>
</tr>
<tr>
<td>25.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/I3</td>
</tr>
<tr>
<td>26.230</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C2[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/F</td>
</tr>
<tr>
<td>26.241</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[3]_ins15350/I1</td>
</tr>
<tr>
<td>27.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[3]_ins15350/F</td>
</tr>
<tr>
<td>27.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[3]_ins9163/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[3]_ins9163/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[3]_ins9163</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[3]_ins9163</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.134, 37.364%; route: 14.854, 60.762%; tC2Q: 0.458, 1.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins9161</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.418</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/F</td>
</tr>
<tr>
<td>16.136</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/I2</td>
</tr>
<tr>
<td>17.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/F</td>
</tr>
<tr>
<td>18.936</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/A_2</td>
</tr>
<tr>
<td>19.479</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/DOUT3</td>
</tr>
<tr>
<td>19.898</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/I3</td>
</tr>
<tr>
<td>20.997</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/F</td>
</tr>
<tr>
<td>24.088</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/I0</td>
</tr>
<tr>
<td>25.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/F</td>
</tr>
<tr>
<td>25.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/I3</td>
</tr>
<tr>
<td>26.192</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C2[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins16412/F</td>
</tr>
<tr>
<td>26.621</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins15348/I2</td>
</tr>
<tr>
<td>27.247</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins15348/F</td>
</tr>
<tr>
<td>27.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins9161/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins9161/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins9161</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[5]_ins9161</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.623, 35.408%; route: 15.272, 62.710%; tC2Q: 0.458, 1.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins8339</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.986</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/SUM</td>
</tr>
<tr>
<td>24.407</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n651_ins12442/I1</td>
</tr>
<tr>
<td>24.957</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n651_ins12442/COUT</td>
</tr>
<tr>
<td>24.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n650_ins12443/CIN</td>
</tr>
<tr>
<td>25.520</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n650_ins12443/SUM</td>
</tr>
<tr>
<td>26.324</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n675_ins15047/I0</td>
</tr>
<tr>
<td>27.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n675_ins15047/F</td>
</tr>
<tr>
<td>27.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins8339/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins8339/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins8339</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins8339</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.659, 35.703%; route: 15.136, 62.408%; tC2Q: 0.458, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins9130</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>14.063</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/I0</td>
</tr>
<tr>
<td>15.095</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/F</td>
</tr>
<tr>
<td>16.234</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/I3</td>
</tr>
<tr>
<td>17.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/F</td>
</tr>
<tr>
<td>18.025</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/A_3</td>
</tr>
<tr>
<td>18.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/DOUT0</td>
</tr>
<tr>
<td>19.869</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/I0</td>
</tr>
<tr>
<td>20.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/F</td>
</tr>
<tr>
<td>23.497</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/I0</td>
</tr>
<tr>
<td>24.529</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C4[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/F</td>
</tr>
<tr>
<td>24.540</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/I3</td>
</tr>
<tr>
<td>25.566</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/F</td>
</tr>
<tr>
<td>25.991</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[4]_ins15333/I1</td>
</tr>
<tr>
<td>26.617</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[4]_ins15333/F</td>
</tr>
<tr>
<td>26.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins9130/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins9130/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins9130</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins9130</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.256, 34.801%; route: 15.009, 63.268%; tC2Q: 0.458, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins9131</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>14.063</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/I0</td>
</tr>
<tr>
<td>15.095</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/F</td>
</tr>
<tr>
<td>16.234</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/I3</td>
</tr>
<tr>
<td>17.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/F</td>
</tr>
<tr>
<td>18.025</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/A_3</td>
</tr>
<tr>
<td>18.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/DOUT0</td>
</tr>
<tr>
<td>19.869</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/I0</td>
</tr>
<tr>
<td>20.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/F</td>
</tr>
<tr>
<td>23.497</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/I0</td>
</tr>
<tr>
<td>24.529</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C4[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/F</td>
</tr>
<tr>
<td>24.540</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/I3</td>
</tr>
<tr>
<td>25.572</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C4[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/F</td>
</tr>
<tr>
<td>25.594</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[3]_ins15334/I1</td>
</tr>
<tr>
<td>26.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[3]_ins15334/F</td>
</tr>
<tr>
<td>26.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins9131/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins9131/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins9131</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins9131</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.458, 35.956%; route: 14.607, 62.095%; tC2Q: 0.458, 1.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins9129</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>14.063</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/I0</td>
</tr>
<tr>
<td>15.095</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins16547/F</td>
</tr>
<tr>
<td>16.234</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/I3</td>
</tr>
<tr>
<td>17.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins15561/F</td>
</tr>
<tr>
<td>18.025</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/A_3</td>
</tr>
<tr>
<td>18.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins12159/DOUT0</td>
</tr>
<tr>
<td>19.869</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/I0</td>
</tr>
<tr>
<td>20.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins17071/F</td>
</tr>
<tr>
<td>23.497</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/I0</td>
</tr>
<tr>
<td>24.529</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C4[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins16402/F</td>
</tr>
<tr>
<td>24.540</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/I3</td>
</tr>
<tr>
<td>25.572</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C4[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins16401/F</td>
</tr>
<tr>
<td>25.594</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins15332/I2</td>
</tr>
<tr>
<td>26.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins15332/F</td>
</tr>
<tr>
<td>26.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins9129/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins9129/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins9129</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins9129</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.458, 35.956%; route: 14.607, 62.095%; tC2Q: 0.458, 1.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins8340</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.458</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/COUT</td>
</tr>
<tr>
<td>23.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/CIN</td>
</tr>
<tr>
<td>23.986</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins12433/SUM</td>
</tr>
<tr>
<td>24.407</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n651_ins12442/I1</td>
</tr>
<tr>
<td>24.968</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n651_ins12442/SUM</td>
</tr>
<tr>
<td>25.773</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n676_ins15048/I0</td>
</tr>
<tr>
<td>26.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n676_ins15048/F</td>
</tr>
<tr>
<td>26.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins8340/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins8340/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins8340</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins8340</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.912, 33.658%; route: 15.136, 64.392%; tC2Q: 0.458, 1.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[2]_ins9164</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.418</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/I1</td>
</tr>
<tr>
<td>14.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins16557/F</td>
</tr>
<tr>
<td>16.136</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/I2</td>
</tr>
<tr>
<td>17.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[2]_ins15566/F</td>
</tr>
<tr>
<td>18.936</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/A_2</td>
</tr>
<tr>
<td>19.479</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins12161/DOUT3</td>
</tr>
<tr>
<td>19.898</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/I3</td>
</tr>
<tr>
<td>20.997</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins17074/F</td>
</tr>
<tr>
<td>24.088</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/I0</td>
</tr>
<tr>
<td>25.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins16413/F</td>
</tr>
<tr>
<td>25.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins15351/I2</td>
</tr>
<tr>
<td>26.230</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins15351/F</td>
</tr>
<tr>
<td>26.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[2]_ins9164/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[2]_ins9164/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[2]_ins9164</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[2]_ins9164</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.035, 34.432%; route: 14.843, 63.605%; tC2Q: 0.458, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins8327</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins8344</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins8327/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins8327/Q</td>
</tr>
<tr>
<td>7.183</td>
<td>3.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n125_ins17221/I0</td>
</tr>
<tr>
<td>8.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n125_ins17221/F</td>
</tr>
<tr>
<td>8.298</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17146/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17146/F</td>
</tr>
<tr>
<td>12.566</td>
<td>3.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins17217/I0</td>
</tr>
<tr>
<td>13.598</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins17217/F</td>
</tr>
<tr>
<td>15.221</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins16712/I2</td>
</tr>
<tr>
<td>16.320</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins16712/F</td>
</tr>
<tr>
<td>17.960</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15824/I0</td>
</tr>
<tr>
<td>18.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15824/F</td>
</tr>
<tr>
<td>19.391</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins12453/I0</td>
</tr>
<tr>
<td>20.436</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins12453/COUT</td>
</tr>
<tr>
<td>20.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins12454/CIN</td>
</tr>
<tr>
<td>20.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins12454/COUT</td>
</tr>
<tr>
<td>20.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins12455/CIN</td>
</tr>
<tr>
<td>21.056</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins12455/SUM</td>
</tr>
<tr>
<td>22.196</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n663_ins12464/I1</td>
</tr>
<tr>
<td>22.746</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n663_ins12464/COUT</td>
</tr>
<tr>
<td>22.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n662_ins12465/CIN</td>
</tr>
<tr>
<td>22.803</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n662_ins12465/COUT</td>
</tr>
<tr>
<td>22.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n661_ins12466/CIN</td>
</tr>
<tr>
<td>22.860</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n661_ins12466/COUT</td>
</tr>
<tr>
<td>22.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins12467/CIN</td>
</tr>
<tr>
<td>22.917</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins12467/COUT</td>
</tr>
<tr>
<td>22.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n659_ins12468/CIN</td>
</tr>
<tr>
<td>22.974</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n659_ins12468/COUT</td>
</tr>
<tr>
<td>22.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n658_ins12469/CIN</td>
</tr>
<tr>
<td>23.031</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n658_ins12469/COUT</td>
</tr>
<tr>
<td>23.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n657_ins12470/CIN</td>
</tr>
<tr>
<td>23.088</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n657_ins12470/COUT</td>
</tr>
<tr>
<td>23.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n656_ins12471/CIN</td>
</tr>
<tr>
<td>23.651</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n656_ins12471/SUM</td>
</tr>
<tr>
<td>24.940</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n680_ins15052/I0</td>
</tr>
<tr>
<td>26.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C2[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n680_ins15052/F</td>
</tr>
<tr>
<td>26.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins8344/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins8344/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins8344</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins8344</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.897, 38.438%; route: 13.791, 59.582%; tC2Q: 0.458, 1.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[0]_ins8341</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins8328/Q</td>
</tr>
<tr>
<td>7.324</td>
<td>3.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins16716/F</td>
</tr>
<tr>
<td>10.232</td>
<td>1.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/I2</td>
</tr>
<tr>
<td>11.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17147/F</td>
</tr>
<tr>
<td>13.235</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/I1</td>
</tr>
<tr>
<td>14.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins17219/F</td>
</tr>
<tr>
<td>16.927</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/I2</td>
</tr>
<tr>
<td>17.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins16713/F</td>
</tr>
<tr>
<td>20.025</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/I0</td>
</tr>
<tr>
<td>21.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins15832/F</td>
</tr>
<tr>
<td>22.413</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/I0</td>
</tr>
<tr>
<td>23.116</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[0]_ins12432/SUM</td>
</tr>
<tr>
<td>23.611</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n652_ins12441/I1</td>
</tr>
<tr>
<td>24.173</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n652_ins12441/SUM</td>
</tr>
<tr>
<td>24.977</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n677_ins15049/I0</td>
</tr>
<tr>
<td>26.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n677_ins15049/F</td>
</tr>
<tr>
<td>26.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[0]_ins8341/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[0]_ins8341/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[0]_ins8341</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[0]_ins8341</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.448, 32.218%; route: 15.210, 65.799%; tC2Q: 0.458, 1.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins8327</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins8345</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins8327/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins8327/Q</td>
</tr>
<tr>
<td>7.183</td>
<td>3.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n125_ins17221/I0</td>
</tr>
<tr>
<td>8.282</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n125_ins17221/F</td>
</tr>
<tr>
<td>8.298</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17146/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins17146/F</td>
</tr>
<tr>
<td>12.566</td>
<td>3.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins17217/I0</td>
</tr>
<tr>
<td>13.598</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins17217/F</td>
</tr>
<tr>
<td>15.221</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins16712/I2</td>
</tr>
<tr>
<td>16.320</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins16712/F</td>
</tr>
<tr>
<td>17.960</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15824/I0</td>
</tr>
<tr>
<td>18.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins15824/F</td>
</tr>
<tr>
<td>19.391</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins12453/I0</td>
</tr>
<tr>
<td>20.436</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins12453/COUT</td>
</tr>
<tr>
<td>20.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins12454/CIN</td>
</tr>
<tr>
<td>20.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins12454/COUT</td>
</tr>
<tr>
<td>20.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins12455/CIN</td>
</tr>
<tr>
<td>21.056</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins12455/SUM</td>
</tr>
<tr>
<td>22.196</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n663_ins12464/I1</td>
</tr>
<tr>
<td>22.746</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n663_ins12464/COUT</td>
</tr>
<tr>
<td>22.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n662_ins12465/CIN</td>
</tr>
<tr>
<td>22.803</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n662_ins12465/COUT</td>
</tr>
<tr>
<td>22.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n661_ins12466/CIN</td>
</tr>
<tr>
<td>22.860</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n661_ins12466/COUT</td>
</tr>
<tr>
<td>22.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins12467/CIN</td>
</tr>
<tr>
<td>22.917</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins12467/COUT</td>
</tr>
<tr>
<td>22.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n659_ins12468/CIN</td>
</tr>
<tr>
<td>22.974</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n659_ins12468/COUT</td>
</tr>
<tr>
<td>22.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n658_ins12469/CIN</td>
</tr>
<tr>
<td>23.031</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n658_ins12469/COUT</td>
</tr>
<tr>
<td>23.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n657_ins12470/CIN</td>
</tr>
<tr>
<td>23.594</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n657_ins12470/SUM</td>
</tr>
<tr>
<td>24.883</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n681_ins15053/I0</td>
</tr>
<tr>
<td>25.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n681_ins15053/F</td>
</tr>
<tr>
<td>25.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins8345/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins8345/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins8345</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins8345</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.563, 37.537%; route: 13.791, 60.454%; tC2Q: 0.458, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins9019</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins9018</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins9019/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C11[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins9019/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins9018/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins9018/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins9018</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins9018</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[0]_ins8609</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins8608</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[0]_ins8609/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C2[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[0]_ins8609/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins8608/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins8608/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins8608</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins8608</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[16]_ins8386</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[17]_ins8404</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[16]_ins8386/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C3[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[16]_ins8386/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[17]_ins8404/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[17]_ins8404/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[17]_ins8404</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[17]_ins8404</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[4]_ins8398</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[5]_ins8397</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[4]_ins8398/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C2[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[4]_ins8398/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[5]_ins8397/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[5]_ins8397/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[5]_ins8397</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[5]_ins8397</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins9242</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins8324</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins9242/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[0]_ins9242/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins8324/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins8324/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins8324</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins8324</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[2]_ins9240</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins8322</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>u_wts_core/u_wts_register/sram_d[2]_ins9240/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[2]_ins9240/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins8322/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins8322/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins8322</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins8322</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[3]_ins9239</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins8321</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>u_wts_core/u_wts_register/sram_d[3]_ins9239/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[3]_ins9239/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins8321/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins8321/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins8321</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins8321</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[4]_ins9238</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins8320</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>u_wts_core/u_wts_register/sram_d[4]_ins9238/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[4]_ins9238/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins8320/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins8320/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins8320</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins8320</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[0]_ins9023</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins9022</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[0]_ins9023/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[0]_ins9023/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins9022/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins9022/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins9022</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins9022</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins9016</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins9015</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins9016/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins9016/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins9015/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins9015/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins9015</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins9015</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[9]_ins9014</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins9013</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[9]_ins9014/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[9]_ins9014/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins9013/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins9013/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins9013</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins9013</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[11]_ins9012</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins9011</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[11]_ins9012/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[11]_ins9012/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins9011/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins9011/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins9011</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins9011</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[15]_ins9008</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[16]_ins9007</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[15]_ins9008/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C12[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[15]_ins9008/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[16]_ins9007/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[16]_ins9007/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[16]_ins9007</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[16]_ins9007</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[4]_ins8950</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[5]_ins8949</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[4]_ins8950/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[4]_ins8950/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[5]_ins8949/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[5]_ins8949/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[5]_ins8949</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[5]_ins8949</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[6]_ins8948</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins8947</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[6]_ins8948/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C11[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[6]_ins8948/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins8947/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins8947/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins8947</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins8947</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[12]_ins8942</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins8941</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[12]_ins8942/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[12]_ins8942/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins8941/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins8941/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins8941</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins8941</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[15]_ins8939</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins8938</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[15]_ins8939/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[15]_ins8939/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins8938/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins8938/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins8938</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins8938</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins8887</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins8887/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins8887/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins8887</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins8887</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[0]_ins8885</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins8884</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[0]_ins8885/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[0]_ins8885/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins8884/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins8884/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins8884</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins8884</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins8883</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins8882</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins8883/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins8883/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins8882/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins8882/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins8882</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins8882</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins8879</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[7]_ins8878</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins8879/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins8879/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[7]_ins8878/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[7]_ins8878/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[7]_ins8878</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[7]_ins8878</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[8]_ins8877</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[8]_ins8877/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[8]_ins8877/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins8875</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins8876/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins8875/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins8875/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins8875</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins8875</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins8870</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins8870/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins8870/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins8869</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins8812</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins8811</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins8812/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[4]_ins8812/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins8811/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1617</td>
<td>IOL11[A]</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins8811/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins8811</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins8811</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins8300</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins8300/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins8300/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins8302</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins8302/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins8302/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins8307</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins8307/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins8307/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins8315</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins8315/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins8315/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins8331/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins8364</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins8364/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins8364/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins8388</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins8388/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins8388/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[2]_ins8516</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[2]_ins8516/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[2]_ins8516/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_counter[0]_ins8772</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_counter[0]_ins8772/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_counter[0]_ins8772/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/reg_dr_c0[2]_ins9425</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/reg_dr_c0[2]_ins9425/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf7779/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf7779/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/reg_dr_c0[2]_ins9425/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1617</td>
<td>clk_3</td>
<td>16.490</td>
<td>1.958</td>
</tr>
<tr>
<td>98</td>
<td>ff_active[1]</td>
<td>19.507</td>
<td>3.965</td>
</tr>
<tr>
<td>98</td>
<td>ff_active[0]</td>
<td>18.692</td>
<td>3.667</td>
</tr>
<tr>
<td>95</td>
<td>ff_active[4]</td>
<td>18.180</td>
<td>4.517</td>
</tr>
<tr>
<td>94</td>
<td>ff_active[3]</td>
<td>16.689</td>
<td>3.869</td>
</tr>
<tr>
<td>94</td>
<td>ff_active[2]</td>
<td>16.490</td>
<td>4.314</td>
</tr>
<tr>
<td>54</td>
<td>ff_active[5]</td>
<td>19.024</td>
<td>3.926</td>
</tr>
<tr>
<td>41</td>
<td>ff_reg_clone_adsr_b1</td>
<td>28.212</td>
<td>1.829</td>
</tr>
<tr>
<td>41</td>
<td>ff_reg_clone_adsr_c1</td>
<td>28.539</td>
<td>1.670</td>
</tr>
<tr>
<td>41</td>
<td>n117_5</td>
<td>30.825</td>
<td>2.031</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C19</td>
<td>0.778</td>
</tr>
<tr>
<td>R4C26</td>
<td>0.736</td>
</tr>
<tr>
<td>R11C31</td>
<td>0.708</td>
</tr>
<tr>
<td>R5C19</td>
<td>0.708</td>
</tr>
<tr>
<td>R9C6</td>
<td>0.694</td>
</tr>
<tr>
<td>R6C19</td>
<td>0.681</td>
</tr>
<tr>
<td>R9C12</td>
<td>0.681</td>
</tr>
<tr>
<td>R13C13</td>
<td>0.667</td>
</tr>
<tr>
<td>R4C14</td>
<td>0.667</td>
</tr>
<tr>
<td>R8C28</td>
<td>0.667</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
