// Seed: 2639862600
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wor id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  assign id_2 = 1'b0;
  final $clog2(2);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_3 = 32'd62
) (
    input supply0 _id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor _id_3,
    input wand id_4
);
  logic [id_3  <<  1 'b0 : id_0] id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
