 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top
Version: Q-2019.12
Date   : Mon Jun 19 23:25:56 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: bias[1] (input port clocked by clk)
  Endpoint: PE_array_0/Rf3/Out7_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  input external delay                                    0.00      10.50 f
  bias[1] (in)                                            0.01      10.51 f
  PE_array_0/bias[1] (PE_array)                           0.00      10.51 f
  PE_array_0/PE71/psumIn[1] (PE_1)                        0.00      10.51 f
  PE_array_0/PE71/add_41_aco/B[1] (PE_1_DW01_add_0_DW01_add_53)
                                                          0.00      10.51 f
  PE_array_0/PE71/add_41_aco/U1_1/S (ADDFXL)              0.77      11.28 f
  PE_array_0/PE71/add_41_aco/SUM[1] (PE_1_DW01_add_0_DW01_add_53)
                                                          0.00      11.28 f
  PE_array_0/PE71/psumOut[1] (PE_1)                       0.00      11.28 f
  PE_array_0/PE62/psumIn[1] (PE_10)                       0.00      11.28 f
  PE_array_0/PE62/add_41_aco/B[1] (PE_10_DW01_add_0_DW01_add_99)
                                                          0.00      11.28 f
  PE_array_0/PE62/add_41_aco/U1_1/S (ADDFXL)              0.85      12.13 f
  PE_array_0/PE62/add_41_aco/SUM[1] (PE_10_DW01_add_0_DW01_add_99)
                                                          0.00      12.13 f
  PE_array_0/PE62/psumOut[1] (PE_10)                      0.00      12.13 f
  PE_array_0/PE53/psumIn[1] (PE_19)                       0.00      12.13 f
  PE_array_0/PE53/add_41_aco/B[1] (PE_19_DW01_add_0_DW01_add_117)
                                                          0.00      12.13 f
  PE_array_0/PE53/add_41_aco/U1_1/CO (ADDFXL)             0.78      12.91 f
  PE_array_0/PE53/add_41_aco/U1_2/CO (ADDFXL)             0.53      13.43 f
  PE_array_0/PE53/add_41_aco/U1_3/CO (ADDFXL)             0.53      13.96 f
  PE_array_0/PE53/add_41_aco/U1_4/CO (ADDFXL)             0.53      14.49 f
  PE_array_0/PE53/add_41_aco/U1_5/CO (ADDFXL)             0.53      15.02 f
  PE_array_0/PE53/add_41_aco/U1_6/CO (ADDFX2)             0.40      15.43 f
  PE_array_0/PE53/add_41_aco/U1_7/CO (ADDFHX2)            0.33      15.75 f
  PE_array_0/PE53/add_41_aco/U1/Y (NAND2X2)               0.20      15.95 r
  PE_array_0/PE53/add_41_aco/U6/Y (NAND3X8)               0.10      16.05 f
  PE_array_0/PE53/add_41_aco/U1_9/CO (ADDFHX4)            0.21      16.25 f
  PE_array_0/PE53/add_41_aco/U1_10/CO (ADDFHX4)           0.20      16.45 f
  PE_array_0/PE53/add_41_aco/U1_11/CO (ADDFHX2)           0.29      16.74 f
  PE_array_0/PE53/add_41_aco/U9/Y (NAND2X1)               0.20      16.93 r
  PE_array_0/PE53/add_41_aco/U7/Y (NAND3X1)               0.19      17.12 f
  PE_array_0/PE53/add_41_aco/U1_13/CO (CMPR32X2)          0.47      17.59 f
  PE_array_0/PE53/add_41_aco/U12/Y (NAND2X1)              0.21      17.80 r
  PE_array_0/PE53/add_41_aco/U13/Y (NAND3X1)              0.19      17.99 f
  PE_array_0/PE53/add_41_aco/U1_15/CO (CMPR32X2)          0.47      18.46 f
  PE_array_0/PE53/add_41_aco/U18/Y (NAND2XL)              0.29      18.75 r
  PE_array_0/PE53/add_41_aco/U15/Y (NAND3X1)              0.22      18.97 f
  PE_array_0/PE53/add_41_aco/U1_17/CO (CMPR32X2)          0.48      19.45 f
  PE_array_0/PE53/add_41_aco/U25/Y (NAND2X1)              0.21      19.66 r
  PE_array_0/PE53/add_41_aco/U26/Y (NAND3X1)              0.21      19.87 f
  PE_array_0/PE53/add_41_aco/U1_19/Y (XOR3X2)             0.29      20.16 r
  PE_array_0/PE53/add_41_aco/SUM[19] (PE_19_DW01_add_0_DW01_add_117)
                                                          0.00      20.16 r
  PE_array_0/PE53/psumOut[19] (PE_19)                     0.00      20.16 r
  PE_array_0/Rf3/In7[19] (RfTemp_0)                       0.00      20.16 r
  PE_array_0/Rf3/Out7_reg[19]/D (DFFRX1)                  0.00      20.16 r
  data arrival time                                                 20.16

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.50      20.50
  clock uncertainty                                      -0.10      20.40
  PE_array_0/Rf3/Out7_reg[19]/CK (DFFRX1)                 0.00      20.40 r
  library setup time                                     -0.23      20.17
  data required time                                                20.17
  --------------------------------------------------------------------------
  data required time                                                20.17
  data arrival time                                                -20.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
