

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Wed Apr 08 12:09:24 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        add_example
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   20|   20|        10|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: tmp_1 (4)  [1/1] 0.00ns
:1  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)

ST_1: tmp_1_cast (5)  [1/1] 0.00ns
:2  %tmp_1_cast = zext i30 %tmp_1 to i31

ST_1: StgValue_15 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_BUS), !map !22

ST_1: StgValue_16 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !28

ST_1: StgValue_17 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @add_str) nounwind

ST_1: StgValue_18 (9)  [1/1] 0.00ns  loc: add.cpp:6
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (10)  [1/1] 0.00ns  loc: add.cpp:6
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_20 (11)  [1/1] 0.00ns  loc: add.cpp:12
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_21 (12)  [1/1] 1.57ns  loc: add.cpp:16
:9  br label %1


 <State 2>: 2.44ns
ST_2: ret_val (14)  [1/1] 0.00ns  loc: add.cpp:21
:0  %ret_val = phi i32 [ 0, %0 ], [ %ret_val_1_2, %2 ]

ST_2: i (15)  [1/1] 0.00ns  loc: add.cpp:16
:1  %i = phi i16 [ 0, %0 ], [ %i_1_1, %2 ]

ST_2: empty (16)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_2: tmp (17)  [1/1] 2.28ns  loc: add.cpp:16
:3  %tmp = icmp ult i16 %i, -1536

ST_2: StgValue_26 (18)  [1/1] 0.00ns  loc: add.cpp:16
:4  br i1 %tmp, label %2, label %3

ST_2: i_1_s (20)  [1/1] 0.00ns  loc: add.cpp:16 (grouped into LUT with out node a2_sum)
:0  %i_1_s = or i16 %i, 16

ST_2: i_1_cast_cast (21)  [1/1] 0.00ns  loc: add.cpp:18 (grouped into LUT with out node a2_sum)
:1  %i_1_cast_cast = zext i16 %i_1_s to i31

ST_2: a2_sum (22)  [1/1] 2.44ns  loc: add.cpp:18 (out node of the LUT)
:2  %a2_sum = add i31 %i_1_cast_cast, %tmp_1_cast

ST_2: tmp_1_2 (27)  [1/1] 2.28ns  loc: add.cpp:21
:7  %tmp_1_2 = icmp eq i16 %i, 0

ST_2: i_1_1 (30)  [1/1] 1.96ns  loc: add.cpp:16
:10  %i_1_1 = add i16 %i, 32000

ST_2: StgValue_32 (33)  [1/1] 0.00ns  loc: add.cpp:24
:0  ret i32 %ret_val


 <State 3>: 8.75ns
ST_3: a2_sum_cast (23)  [1/1] 0.00ns  loc: add.cpp:18
:3  %a2_sum_cast = zext i31 %a2_sum to i32

ST_3: A_BUS_addr (24)  [1/1] 0.00ns  loc: add.cpp:18
:4  %A_BUS_addr = getelementptr inbounds i32* %A_BUS, i32 %a2_sum_cast

ST_3: A_BUS_load_req (25)  [7/7] 8.75ns  loc: add.cpp:18
:5  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: A_BUS_load_req (25)  [6/7] 8.75ns  loc: add.cpp:18
:5  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: A_BUS_load_req (25)  [5/7] 8.75ns  loc: add.cpp:18
:5  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: A_BUS_load_req (25)  [4/7] 8.75ns  loc: add.cpp:18
:5  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: A_BUS_load_req (25)  [3/7] 8.75ns  loc: add.cpp:18
:5  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: A_BUS_load_req (25)  [2/7] 8.75ns  loc: add.cpp:18
:5  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: A_BUS_load_req (25)  [1/7] 8.75ns  loc: add.cpp:18
:5  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 10>: 8.75ns
ST_10: A_BUS_addr_read (26)  [1/1] 8.75ns  loc: add.cpp:18
:6  %A_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %A_BUS_addr)


 <State 11>: 3.81ns
ST_11: ret_val_2_2 (28)  [1/1] 2.44ns  loc: add.cpp:22
:8  %ret_val_2_2 = add nsw i32 %A_BUS_addr_read, 10

ST_11: ret_val_1_2 (29)  [1/1] 1.37ns  loc: add.cpp:21
:9  %ret_val_1_2 = select i1 %tmp_1_2, i32 %ret_val_2_2, i32 %ret_val

ST_11: StgValue_45 (31)  [1/1] 0.00ns  loc: add.cpp:16
:11  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ret_val', add.cpp:21) with incoming values : ('ret_val_1_2', add.cpp:21) [14]  (1.57 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	'phi' operation ('i', add.cpp:16) with incoming values : ('i_1_1', add.cpp:16) [15]  (0 ns)
	'or' operation ('i_1_s', add.cpp:16) [20]  (0 ns)
	'add' operation ('a2_sum', add.cpp:18) [22]  (2.44 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr', add.cpp:18) [24]  (0 ns)
	bus request on port 'A_BUS' (add.cpp:18) [25]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (add.cpp:18) [25]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (add.cpp:18) [25]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (add.cpp:18) [25]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (add.cpp:18) [25]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (add.cpp:18) [25]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (add.cpp:18) [25]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'A_BUS' (add.cpp:18) [26]  (8.75 ns)

 <State 11>: 3.81ns
The critical path consists of the following:
	'add' operation ('ret_val_2_2', add.cpp:22) [28]  (2.44 ns)
	'select' operation ('ret_val_1_2', add.cpp:21) [29]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
