INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/project_1/project_1.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/project_1/project_1.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/GARO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_num_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2
INFO: [VRFC 10-311] analyzing module counter20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/led_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlip
INFO: [VRFC 10-311] analyzing module DFlip8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/trigger3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger3
INFO: [VRFC 10-2458] undeclared symbol d1, assumed default net type wire [C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/trigger3.v:9]
INFO: [VRFC 10-2458] undeclared symbol d2, assumed default net type wire [C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/trigger3.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/trigger3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/always_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module always_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Proxycannon/Desktop/fpga-simon-game/Sources/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
