
module source_hend_0 (
	source);	

	output	[10:0]	source;
endmodule
