Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Oct  9 19:09:45 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.733  -274751.125                  39532                86680        0.012        0.000                      0                86680        3.750        0.000                       0                 33996  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.733  -274751.125                  39532                86680        0.012        0.000                      0                86680        3.750        0.000                       0                 33996  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        39532  Failing Endpoints,  Worst Slack      -10.733ns,  Total Violation  -274751.132ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.733ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_23_fu_1430_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.196ns  (logic 6.224ns (30.817%)  route 13.972ns (69.182%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.752     3.046    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.500 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[12]
                         net (fo=2, routed)           0.609     6.110    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[12]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.234 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5/O
                         net (fo=3, routed)           0.927     7.161    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.285 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92/O
                         net (fo=1, routed)           0.567     7.852    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.976 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90/O
                         net (fo=2, routed)           0.679     8.655    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.779 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89/O
                         net (fo=64, routed)          1.173     9.952    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89_n_0
    SLICE_X26Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.076 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62/O
                         net (fo=1, routed)           0.821    10.897    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.021 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17/O
                         net (fo=1, routed)           0.646    11.667    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.791 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6/O
                         net (fo=1, routed)           0.000    11.791    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6_n_0
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    12.003 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3/O
                         net (fo=1, routed)           1.178    13.181    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I2_O)        0.299    13.480 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_1/O
                         net (fo=4, routed)           0.436    13.916    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    14.040 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[4]_i_1/O
                         net (fo=4, routed)           0.650    14.690    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]
    SLICE_X66Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1/O
                         net (fo=3, routed)           0.571    15.385    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.911 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.911    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.025 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.025    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.139    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.361 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.489    16.850    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.299    17.149 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.167    17.316    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X67Y19         LUT4 (Prop_lut4_I0_O)        0.124    17.440 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.682    18.122    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X66Y19         LUT6 (Prop_lut6_I3_O)        0.124    18.246 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2/O
                         net (fo=4, routed)           0.450    18.697    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0
    SLICE_X67Y18         LUT4 (Prop_lut4_I2_O)        0.124    18.821 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    19.130    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.254 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.310    19.564    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.688 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.790    20.478    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124    20.602 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1119, routed)        0.824    21.426    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in
    SLICE_X52Y13         LUT5 (Prop_lut5_I0_O)        0.124    21.550 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_23_fu_1430[31]_i_1/O
                         net (fo=32, routed)          1.693    23.243    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_23_fu_1430
    SLICE_X27Y20         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_23_fu_1430_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.561    12.740    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X27Y20         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_23_fu_1430_reg[4]/C
                         clock pessimism              0.129    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X27Y20         FDRE (Setup_fdre_C_CE)      -0.205    12.510    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_23_fu_1430_reg[4]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -23.243    
  -------------------------------------------------------------------
                         slack                                -10.733    

Slack (VIOLATED) :        -10.725ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_43_fu_1258_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.660ns  (logic 6.348ns (30.725%)  route 14.312ns (69.275%))
  Logic Levels:           24  (CARRY4=4 LUT4=3 LUT5=4 LUT6=12 MUXF7=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.752     3.046    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.500 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[12]
                         net (fo=2, routed)           0.609     6.110    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[12]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.234 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5/O
                         net (fo=3, routed)           0.927     7.161    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.285 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92/O
                         net (fo=1, routed)           0.567     7.852    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.976 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90/O
                         net (fo=2, routed)           0.679     8.655    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.779 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89/O
                         net (fo=64, routed)          1.173     9.952    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89_n_0
    SLICE_X26Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.076 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62/O
                         net (fo=1, routed)           0.821    10.897    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.021 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17/O
                         net (fo=1, routed)           0.646    11.667    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.791 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6/O
                         net (fo=1, routed)           0.000    11.791    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6_n_0
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    12.003 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3/O
                         net (fo=1, routed)           1.178    13.181    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I2_O)        0.299    13.480 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_1/O
                         net (fo=4, routed)           0.436    13.916    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    14.040 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[4]_i_1/O
                         net (fo=4, routed)           0.650    14.690    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]
    SLICE_X66Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1/O
                         net (fo=3, routed)           0.571    15.385    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.911 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.911    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.025 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.025    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.139    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.361 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.489    16.850    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.299    17.149 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.167    17.316    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X67Y19         LUT4 (Prop_lut4_I0_O)        0.124    17.440 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.682    18.122    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X66Y19         LUT6 (Prop_lut6_I3_O)        0.124    18.246 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2/O
                         net (fo=4, routed)           0.450    18.697    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0
    SLICE_X67Y18         LUT4 (Prop_lut4_I2_O)        0.124    18.821 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    19.130    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.254 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.310    19.564    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.688 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.700    20.389    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    20.513 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990[0]_i_1/O
                         net (fo=2061, routed)        2.354    22.867    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726
    SLICE_X108Y12        LUT6 (Prop_lut6_I0_O)        0.124    22.991 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_43_fu_1258[0]_i_2/O
                         net (fo=1, routed)           0.592    23.583    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_43_fu_1258[0]_i_2_n_0
    SLICE_X109Y12        LUT5 (Prop_lut5_I2_O)        0.124    23.707 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_43_fu_1258[0]_i_1/O
                         net (fo=1, routed)           0.000    23.707    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U_n_286
    SLICE_X109Y12        FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_43_fu_1258_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.696    12.875    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X109Y12        FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_43_fu_1258_reg[0]/C
                         clock pessimism              0.230    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X109Y12        FDRE (Setup_fdre_C_D)        0.031    12.982    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_43_fu_1258_reg[0]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -23.707    
  -------------------------------------------------------------------
                         slack                                -10.725    

Slack (VIOLATED) :        -10.696ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_12_fu_1386_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.169ns  (logic 6.224ns (30.859%)  route 13.945ns (69.141%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.752     3.046    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.500 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[12]
                         net (fo=2, routed)           0.609     6.110    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[12]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.234 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5/O
                         net (fo=3, routed)           0.927     7.161    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.285 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92/O
                         net (fo=1, routed)           0.567     7.852    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.976 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90/O
                         net (fo=2, routed)           0.679     8.655    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.779 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89/O
                         net (fo=64, routed)          1.173     9.952    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89_n_0
    SLICE_X26Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.076 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62/O
                         net (fo=1, routed)           0.821    10.897    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.021 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17/O
                         net (fo=1, routed)           0.646    11.667    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.791 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6/O
                         net (fo=1, routed)           0.000    11.791    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6_n_0
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    12.003 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3/O
                         net (fo=1, routed)           1.178    13.181    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I2_O)        0.299    13.480 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_1/O
                         net (fo=4, routed)           0.436    13.916    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    14.040 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[4]_i_1/O
                         net (fo=4, routed)           0.650    14.690    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]
    SLICE_X66Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1/O
                         net (fo=3, routed)           0.571    15.385    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.911 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.911    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.025 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.025    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.139    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.361 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.489    16.850    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.299    17.149 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.167    17.316    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X67Y19         LUT4 (Prop_lut4_I0_O)        0.124    17.440 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.682    18.122    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X66Y19         LUT6 (Prop_lut6_I3_O)        0.124    18.246 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2/O
                         net (fo=4, routed)           0.450    18.697    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0
    SLICE_X67Y18         LUT4 (Prop_lut4_I2_O)        0.124    18.821 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    19.130    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.254 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.310    19.564    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.688 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.790    20.478    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124    20.602 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1119, routed)        0.985    21.587    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in
    SLICE_X48Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.711 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_12_fu_1386[31]_i_1/O
                         net (fo=32, routed)          1.505    23.216    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_12_fu_1386
    SLICE_X24Y7          FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_12_fu_1386_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.571    12.750    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X24Y7          FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_12_fu_1386_reg[29]/C
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X24Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.520    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_12_fu_1386_reg[29]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                         -23.216    
  -------------------------------------------------------------------
                         slack                                -10.696    

Slack (VIOLATED) :        -10.693ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_51_fu_1542_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.757ns  (logic 6.105ns (30.901%)  route 13.652ns (69.099%))
  Logic Levels:           22  (CARRY4=4 LUT4=3 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.735     3.029    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.483 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[12]
                         net (fo=2, routed)           0.933     6.416    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[12]
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     6.540 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5/O
                         net (fo=3, routed)           0.457     6.997    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.121 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92/O
                         net (fo=1, routed)           0.443     7.564    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.688 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90/O
                         net (fo=2, routed)           0.668     8.356    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.480 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_88/O
                         net (fo=64, routed)          1.554    10.033    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_88_n_0
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124    10.157 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_48/O
                         net (fo=1, routed)           0.673    10.830    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_48_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.954 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_14/O
                         net (fo=1, routed)           0.717    11.671    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_14_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I3_O)        0.124    11.795 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_5/O
                         net (fo=1, routed)           0.000    11.795    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_5_n_0
    SLICE_X49Y79         MUXF7 (Prop_muxf7_I1_O)      0.217    12.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_2/O
                         net (fo=1, routed)           0.757    12.769    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_2_n_0
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.299    13.068 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_1/O
                         net (fo=4, routed)           0.484    13.552    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.124    13.676 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[4]_i_1/O
                         net (fo=4, routed)           0.484    14.160    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]
    SLICE_X38Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.284 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1/O
                         net (fo=3, routed)           0.528    14.812    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.338 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.338    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.452 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.452    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.566 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.566    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.788 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.440    16.228    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.299    16.527 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.507    17.034    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.124    17.158 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.610    17.768    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X41Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.892 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2/O
                         net (fo=4, routed)           0.437    18.329    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I2_O)        0.124    18.453 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.312    18.765    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X43Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.889 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=4, routed)           0.615    19.504    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    19.628 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=12, routed)          0.983    20.611    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I3_O)        0.124    20.735 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_990[0]_i_1/O
                         net (fo=2060, routed)        2.051    22.786    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/nbc_fu_726
    SLICE_X42Y73         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_51_fu_1542_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.464    12.643    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X42Y73         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_51_fu_1542_reg[0]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    12.094    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_51_fu_1542_reg[0]
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                         -22.786    
  -------------------------------------------------------------------
                         slack                                -10.693    

Slack (VIOLATED) :        -10.691ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.159ns  (logic 6.224ns (30.874%)  route 13.935ns (69.126%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.752     3.046    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.500 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[12]
                         net (fo=2, routed)           0.609     6.110    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[12]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.234 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5/O
                         net (fo=3, routed)           0.927     7.161    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.285 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92/O
                         net (fo=1, routed)           0.567     7.852    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.976 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90/O
                         net (fo=2, routed)           0.679     8.655    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.779 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89/O
                         net (fo=64, routed)          1.173     9.952    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89_n_0
    SLICE_X26Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.076 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62/O
                         net (fo=1, routed)           0.821    10.897    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.021 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17/O
                         net (fo=1, routed)           0.646    11.667    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.791 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6/O
                         net (fo=1, routed)           0.000    11.791    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6_n_0
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    12.003 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3/O
                         net (fo=1, routed)           1.178    13.181    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I2_O)        0.299    13.480 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_1/O
                         net (fo=4, routed)           0.436    13.916    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    14.040 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[4]_i_1/O
                         net (fo=4, routed)           0.650    14.690    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]
    SLICE_X66Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1/O
                         net (fo=3, routed)           0.571    15.385    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.911 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.911    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.025 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.025    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.139    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.361 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.489    16.850    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.299    17.149 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.167    17.316    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X67Y19         LUT4 (Prop_lut4_I0_O)        0.124    17.440 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.682    18.122    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X66Y19         LUT6 (Prop_lut6_I3_O)        0.124    18.246 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2/O
                         net (fo=4, routed)           0.450    18.697    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0
    SLICE_X67Y18         LUT4 (Prop_lut4_I2_O)        0.124    18.821 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    19.130    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.254 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.310    19.564    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.688 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.790    20.478    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124    20.602 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1119, routed)        0.651    21.253    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124    21.377 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_3_fu_1350[31]_i_2/O
                         net (fo=32, routed)          1.829    23.206    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350
    SLICE_X24Y15         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.566    12.745    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X24Y15         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350_reg[23]/C
                         clock pessimism              0.129    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X24Y15         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350_reg[23]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -23.206    
  -------------------------------------------------------------------
                         slack                                -10.691    

Slack (VIOLATED) :        -10.691ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.159ns  (logic 6.224ns (30.874%)  route 13.935ns (69.126%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.752     3.046    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.500 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[12]
                         net (fo=2, routed)           0.609     6.110    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[12]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.234 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5/O
                         net (fo=3, routed)           0.927     7.161    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.285 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92/O
                         net (fo=1, routed)           0.567     7.852    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.976 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90/O
                         net (fo=2, routed)           0.679     8.655    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.779 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89/O
                         net (fo=64, routed)          1.173     9.952    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89_n_0
    SLICE_X26Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.076 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62/O
                         net (fo=1, routed)           0.821    10.897    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.021 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17/O
                         net (fo=1, routed)           0.646    11.667    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.791 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6/O
                         net (fo=1, routed)           0.000    11.791    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6_n_0
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    12.003 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3/O
                         net (fo=1, routed)           1.178    13.181    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I2_O)        0.299    13.480 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_1/O
                         net (fo=4, routed)           0.436    13.916    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    14.040 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[4]_i_1/O
                         net (fo=4, routed)           0.650    14.690    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]
    SLICE_X66Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1/O
                         net (fo=3, routed)           0.571    15.385    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.911 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.911    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.025 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.025    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.139    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.361 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.489    16.850    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.299    17.149 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.167    17.316    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X67Y19         LUT4 (Prop_lut4_I0_O)        0.124    17.440 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.682    18.122    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X66Y19         LUT6 (Prop_lut6_I3_O)        0.124    18.246 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2/O
                         net (fo=4, routed)           0.450    18.697    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0
    SLICE_X67Y18         LUT4 (Prop_lut4_I2_O)        0.124    18.821 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    19.130    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.254 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.310    19.564    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.688 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.790    20.478    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124    20.602 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1119, routed)        0.651    21.253    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124    21.377 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_file_3_fu_1350[31]_i_2/O
                         net (fo=32, routed)          1.829    23.206    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350
    SLICE_X24Y15         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.566    12.745    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X24Y15         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350_reg[5]/C
                         clock pessimism              0.129    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X24Y15         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_3_fu_1350_reg[5]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -23.206    
  -------------------------------------------------------------------
                         slack                                -10.691    

Slack (VIOLATED) :        -10.684ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.235ns  (logic 6.334ns (31.303%)  route 13.901ns (68.697%))
  Logic Levels:           25  (CARRY4=5 LUT3=1 LUT4=4 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.767     3.061    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y14         RAMB18E1                                     r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     5.515 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[3]
                         net (fo=3, routed)           0.861     6.377    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[19]
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.501 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[3]_i_5/O
                         net (fo=1, routed)           0.658     7.159    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[3]_i_5_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.283 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[3]_i_4/O
                         net (fo=2, routed)           0.614     7.896    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[3]_i_4_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.020 f  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_90/O
                         net (fo=2, routed)           0.459     8.479    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_90_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.603 f  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_88/O
                         net (fo=64, routed)          1.669    10.272    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_88_n_0
    SLICE_X18Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.396 f  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_36/O
                         net (fo=1, routed)           0.656    11.052    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_36_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.176 f  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_11/O
                         net (fo=1, routed)           0.971    12.147    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_11_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.271 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_4/O
                         net (fo=1, routed)           0.000    12.271    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_4_n_0
    SLICE_X24Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    12.483 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[3]_i_2/O
                         net (fo=1, routed)           0.459    12.942    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[3]_i_2_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.299    13.241 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_1/O
                         net (fo=4, routed)           0.527    13.768    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[3]
    SLICE_X26Y37         LUT4 (Prop_lut4_I3_O)        0.124    13.892 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[3]_i_1/O
                         net (fo=4, routed)           0.332    14.224    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[3]
    SLICE_X27Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[3]_i_1/O
                         net (fo=3, routed)           0.523    14.872    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[3]_i_1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558_reg[1]_i_3_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.385 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.385    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.502 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.502    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.619 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.619    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.838 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.472    16.310    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.295    16.605 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.308    16.913    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.124    17.037 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.563    17.600    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X31Y37         LUT4 (Prop_lut4_I2_O)        0.124    17.724 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[0]_i_2/O
                         net (fo=4, routed)           0.645    18.369    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[0]_i_2_n_0
    SLICE_X33Y38         LUT4 (Prop_lut4_I0_O)        0.124    18.493 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    18.802    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124    18.926 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.165    19.091    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.124    19.215 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.520    19.735    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I2_O)        0.124    19.859 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1119, routed)        1.506    21.365    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    21.489 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg_i_4__0/O
                         net (fo=20, routed)          1.032    22.521    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/pop_2
    SLICE_X82Y40         LUT3 (Prop_lut3_I2_O)        0.124    22.645 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1/O
                         net (fo=9, routed)           0.651    23.296    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0
    SLICE_X84Y43         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.562    12.741    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ap_clk
    SLICE_X84Y43         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[3]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X84Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.612    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -23.296    
  -------------------------------------------------------------------
                         slack                                -10.684    

Slack (VIOLATED) :        -10.684ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.235ns  (logic 6.334ns (31.303%)  route 13.901ns (68.697%))
  Logic Levels:           25  (CARRY4=5 LUT3=1 LUT4=4 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.767     3.061    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y14         RAMB18E1                                     r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     5.515 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[3]
                         net (fo=3, routed)           0.861     6.377    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[19]
    SLICE_X51Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.501 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[3]_i_5/O
                         net (fo=1, routed)           0.658     7.159    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[3]_i_5_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.283 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[3]_i_4/O
                         net (fo=2, routed)           0.614     7.896    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[3]_i_4_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.020 f  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_90/O
                         net (fo=2, routed)           0.459     8.479    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_90_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.603 f  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_88/O
                         net (fo=64, routed)          1.669    10.272    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_88_n_0
    SLICE_X18Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.396 f  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_36/O
                         net (fo=1, routed)           0.656    11.052    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_36_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.176 f  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_11/O
                         net (fo=1, routed)           0.971    12.147    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_11_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.271 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_4/O
                         net (fo=1, routed)           0.000    12.271    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_4_n_0
    SLICE_X24Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    12.483 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[3]_i_2/O
                         net (fo=1, routed)           0.459    12.942    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[3]_i_2_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.299    13.241 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_1/O
                         net (fo=4, routed)           0.527    13.768    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[3]
    SLICE_X26Y37         LUT4 (Prop_lut4_I3_O)        0.124    13.892 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[3]_i_1/O
                         net (fo=4, routed)           0.332    14.224    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[3]
    SLICE_X27Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[3]_i_1/O
                         net (fo=3, routed)           0.523    14.872    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[3]_i_1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.268 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.268    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558_reg[1]_i_3_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.385 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.385    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.502 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.502    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.619 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.619    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.838 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.472    16.310    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.295    16.605 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.308    16.913    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.124    17.037 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.563    17.600    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X31Y37         LUT4 (Prop_lut4_I2_O)        0.124    17.724 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[0]_i_2/O
                         net (fo=4, routed)           0.645    18.369    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[0]_i_2_n_0
    SLICE_X33Y38         LUT4 (Prop_lut4_I0_O)        0.124    18.493 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    18.802    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124    18.926 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.165    19.091    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.124    19.215 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.520    19.735    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I2_O)        0.124    19.859 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1119, routed)        1.506    21.365    design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124    21.489 r  design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg_i_4__0/O
                         net (fo=20, routed)          1.032    22.521    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/pop_2
    SLICE_X82Y40         LUT3 (Prop_lut3_I2_O)        0.124    22.645 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1/O
                         net (fo=9, routed)           0.651    23.296    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0
    SLICE_X84Y43         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.562    12.741    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ap_clk
    SLICE_X84Y43         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[7]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X84Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.612    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -23.296    
  -------------------------------------------------------------------
                         slack                                -10.684    

Slack (VIOLATED) :        -10.676ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_2198_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.329ns  (logic 6.224ns (30.617%)  route 14.105ns (69.383%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.752     3.046    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.500 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[12]
                         net (fo=2, routed)           0.609     6.110    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[12]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.234 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5/O
                         net (fo=3, routed)           0.927     7.161    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.285 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92/O
                         net (fo=1, routed)           0.567     7.852    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.976 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90/O
                         net (fo=2, routed)           0.679     8.655    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.779 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89/O
                         net (fo=64, routed)          1.173     9.952    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89_n_0
    SLICE_X26Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.076 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62/O
                         net (fo=1, routed)           0.821    10.897    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.021 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17/O
                         net (fo=1, routed)           0.646    11.667    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.791 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6/O
                         net (fo=1, routed)           0.000    11.791    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6_n_0
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    12.003 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3/O
                         net (fo=1, routed)           1.178    13.181    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I2_O)        0.299    13.480 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_1/O
                         net (fo=4, routed)           0.436    13.916    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    14.040 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[4]_i_1/O
                         net (fo=4, routed)           0.650    14.690    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]
    SLICE_X66Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1/O
                         net (fo=3, routed)           0.571    15.385    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.911 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.911    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.025 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.025    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.139    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.361 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.489    16.850    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.299    17.149 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.167    17.316    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X67Y19         LUT4 (Prop_lut4_I0_O)        0.124    17.440 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.682    18.122    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X66Y19         LUT6 (Prop_lut6_I3_O)        0.124    18.246 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2/O
                         net (fo=4, routed)           0.450    18.697    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0
    SLICE_X67Y18         LUT4 (Prop_lut4_I2_O)        0.124    18.821 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    19.130    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.254 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.310    19.564    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.688 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.790    20.478    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124    20.602 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1119, routed)        1.345    21.946    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in
    SLICE_X74Y18         LUT5 (Prop_lut5_I1_O)        0.124    22.070 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2198[12]_i_1/O
                         net (fo=13, routed)          1.305    23.375    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_21980
    SLICE_X96Y19         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_2198_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.613    12.792    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X96Y19         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_2198_reg[3]/C
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X96Y19         FDRE (Setup_fdre_C_CE)      -0.169    12.699    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_2198_reg[3]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -23.375    
  -------------------------------------------------------------------
                         slack                                -10.676    

Slack (VIOLATED) :        -10.676ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_2198_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.329ns  (logic 6.224ns (30.617%)  route 14.105ns (69.383%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.752     3.046    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.500 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[12]
                         net (fo=2, routed)           0.609     6.110    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[12]
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.234 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5/O
                         net (fo=3, routed)           0.927     7.161    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[12]_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.285 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92/O
                         net (fo=1, routed)           0.567     7.852    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_92_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.976 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90/O
                         net (fo=2, routed)           0.679     8.655    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_90_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.779 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89/O
                         net (fo=64, routed)          1.173     9.952    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_89_n_0
    SLICE_X26Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.076 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62/O
                         net (fo=1, routed)           0.821    10.897    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_62_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.021 f  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17/O
                         net (fo=1, routed)           0.646    11.667    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_17_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.791 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6/O
                         net (fo=1, routed)           0.000    11.791    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_6_n_0
    SLICE_X31Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    12.003 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3/O
                         net (fo=1, routed)           1.178    13.181    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_3_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I2_O)        0.299    13.480 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[4]_i_1/O
                         net (fo=4, routed)           0.436    13.916    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    14.040 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17172[4]_i_1/O
                         net (fo=4, routed)           0.650    14.690    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]
    SLICE_X66Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1/O
                         net (fo=3, routed)           0.571    15.385    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.911 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.911    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.025 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.025    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[11]_i_2_n_0
    SLICE_X68Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.139    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[15]_i_2_n_0
    SLICE_X68Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.361 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4/O[0]
                         net (fo=2, routed)           0.489    16.850    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.299    17.149 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[16]_i_1/O
                         net (fo=2, routed)           0.167    17.316    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]
    SLICE_X67Y19         LUT4 (Prop_lut4_I0_O)        0.124    17.440 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[16]_i_1/O
                         net (fo=3, routed)           0.682    18.122    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]
    SLICE_X66Y19         LUT6 (Prop_lut6_I3_O)        0.124    18.246 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2/O
                         net (fo=4, routed)           0.450    18.697    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0
    SLICE_X67Y18         LUT4 (Prop_lut4_I2_O)        0.124    18.821 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2/O
                         net (fo=3, routed)           0.309    19.130    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_fu_678_reg[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.254 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16606_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=2, routed)           0.310    19.564    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.688 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=13, routed)          0.790    20.478    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124    20.602 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1119, routed)        1.345    21.946    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in
    SLICE_X74Y18         LUT5 (Prop_lut5_I1_O)        0.124    22.070 r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2198[12]_i_1/O
                         net (fo=13, routed)          1.305    23.375    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_21980
    SLICE_X96Y19         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_2198_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.613    12.792    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X96Y19         FDRE                                         r  design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_2198_reg[6]/C
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X96Y19         FDRE (Setup_fdre_C_CE)      -0.169    12.699    design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_2198_reg[6]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -23.375    
  -------------------------------------------------------------------
                         slack                                -10.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.788%)  route 0.212ns (53.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.613     0.949    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X93Y49         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y49         FDRE (Prop_fdre_C_Q)         0.141     1.090 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[44]/Q
                         net (fo=1, routed)           0.212     1.301    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg_n_0_[44]
    SLICE_X92Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.346 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[44]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr[44]
    SLICE_X92Y50         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.877     1.243    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X92Y50         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[44]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.121     1.334    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17259_pp0_iter2_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17259_pp0_iter3_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.011%)  route 0.100ns (37.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.639     0.975    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X46Y100        FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17259_pp0_iter2_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17259_pp0_iter2_reg_reg[14]/Q
                         net (fo=1, routed)           0.100     1.239    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17259_pp0_iter2_reg[14]
    SLICE_X45Y99         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17259_pp0_iter3_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.825     1.191    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X45Y99         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17259_pp0_iter3_reg_reg[14]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17259_pp0_iter3_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.896%)  route 0.202ns (49.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.608     0.944    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X94Y50         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         FDRE (Prop_fdre_C_Q)         0.164     1.108 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[32]/Q
                         net (fo=1, routed)           0.202     1.309    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg_n_0_[32]
    SLICE_X94Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.354 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[32]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr[32]
    SLICE_X94Y48         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.884     1.250    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X94Y48         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[32]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X94Y48         FDRE (Hold_fdre_C_D)         0.120     1.340    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.159%)  route 0.144ns (38.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.642     0.978    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X109Y49        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.128     1.106 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[47]/Q
                         net (fo=1, routed)           0.144     1.250    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg_n_0_[47]
    SLICE_X109Y50        LUT4 (Prop_lut4_I0_O)        0.099     1.349 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1[47]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1[47]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.906     1.272    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X109Y50        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[47]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X109Y50        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.642     0.978    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X107Y49        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[43]/Q
                         net (fo=1, routed)           0.200     1.318    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg_n_0_[43]
    SLICE_X107Y52        LUT4 (Prop_lut4_I0_O)        0.045     1.363 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1[43]_i_1/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1[43]_i_1_n_0
    SLICE_X107Y52        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.906     1.272    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X107Y52        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[43]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X107Y52        FDRE (Hold_fdre_C_D)         0.091     1.333    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.200%)  route 0.296ns (69.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.612     0.948    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X91Y45         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDRE (Prop_fdre_C_Q)         0.128     1.076 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[1]/Q
                         net (fo=1, routed)           0.296     1.371    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[63]
    SLICE_X90Y54         SRL16E                                       r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.876     1.242    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X90Y54         SRL16E                                       r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15/CLK
                         clock pessimism             -0.030     1.212    
    SLICE_X90Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.341    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.712%)  route 0.230ns (55.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.643     0.979    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X111Y47        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[49]/Q
                         net (fo=2, routed)           0.230     1.349    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[81]_0[47]
    SLICE_X112Y53        LUT4 (Prop_lut4_I3_O)        0.045     1.394 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1[49]_i_1/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1[49]_i_1_n_0
    SLICE_X112Y53        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.908     1.274    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X112Y53        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[49]/C
                         clock pessimism             -0.030     1.244    
    SLICE_X112Y53        FDRE (Hold_fdre_C_D)         0.120     1.364    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.673%)  route 0.212ns (56.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.614     0.950    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X94Y49         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49         FDRE (Prop_fdre_C_Q)         0.164     1.114 r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[36]/Q
                         net (fo=2, routed)           0.212     1.325    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_87
    SLICE_X94Y50         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.878     1.244    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X94Y50         FDRE                                         r  design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[36]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.076     1.290    design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.553%)  route 0.213ns (50.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.615     0.951    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X104Y49        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt_reg[22]/Q
                         net (fo=2, routed)           0.213     1.327    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_cnt[22]
    SLICE_X104Y51        LUT3 (Prop_lut3_I2_O)        0.045     1.372 r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[34]_i_1__0/O
                         net (fo=1, routed)           0.000     1.372    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr[34]
    SLICE_X104Y51        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.880     1.246    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X104Y51        FDRE                                         r  design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[34]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X104Y51        FDRE (Hold_fdre_C_D)         0.121     1.337    design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.597%)  route 0.224ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.551     0.887    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[18]/Q
                         net (fo=2, routed)           0.224     1.252    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[81]_0[16]
    SLICE_X52Y61         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.818     1.184    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X52Y61         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[18]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.066     1.215    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y65  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.380ns  (logic 0.124ns (5.209%)  route 2.256ns (94.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.256     2.256    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y130        LUT1 (Prop_lut1_I0_O)        0.124     2.380 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.380    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y130        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       1.684     2.863    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y130        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.045ns (4.801%)  route 0.892ns (95.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.892     0.892    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y130        LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.937    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y130        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33996, routed)       0.919     1.285    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y130        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





