#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 18 12:35:59 2024
# Process ID: 12684
# Current directory: C:/Users/soyuz/Documents/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc
# Command line: xsim.exe -mode tcl -source {xsim.dir/tb_fsic_xelab/xsim_script.tcl}
# Log file: C:/Users/soyuz/Documents/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc/xsim.log
# Journal file: C:/Users/soyuz/Documents/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc\xsim.jou
# Running On: DESKTOP-M0EGINM, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 8467 MB
#-----------------------------------------------------------
source xsim.dir/tb_fsic_xelab/xsim_script.tcl
# xsim {tb_fsic_xelab} -autoloadwcfg -tclbatch {log_wave.tcl}
Time resolution is 1 ps
open_wave_config {C:\Users\soyuz\Documents\caravel-soc_fpga-lab\fsic-sim\fsic_fpga\rtl\user\testbench\tc\tb_fsic_xelab.wcfg}
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vccd1 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vccd2 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vssd1 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vssd2 was not found in the design.
WARNING: Simulation object /tb_fsic/vccd1 was not found in the design.
WARNING: Simulation object /tb_fsic/vccd2 was not found in the design.
WARNING: Simulation object /tb_fsic/vssd1 was not found in the design.
WARNING: Simulation object /tb_fsic/vssd2 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_rd_ptr_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_aa_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/delaynext was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_m_axis was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_rd_ptr_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_aa_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/delaynext was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_m_axis was not found in the design.
source log_wave.tcl
## log_wave -quiet -verbose -recursive *
## run all
                  40=> soc POR Assert
                  40=> fpga POR Assert
                  40=> fpga reset Assert
                  80=> soc POR De-Assert
                  80=> fpga POR De-Assert
                 120=> fpga reset De-Assert
                 185=> fpga_as_to_is_init done
                 225=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                 425=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                 865=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                1025=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                1265=> soc_abs_write : wbs_adr=30005000, wbs_sel=0001, wbs_wdata=00000002
                1865=> soc_abs_read : wbs_adr=30005000, wbs_sel=0001
                1865=> soc wishbone read data result : send soc_cfg_read_event
                1865=> soc_abs_read : got soc_cfg_read_event
Get data is 00000002 and Golden is 00000002
=============================================================================================
=============================================================================================
=============================================================================================
                2265=> Final result [PASS], check_cnt = 0000, error_cnt = 0000
=============================================================================================
=============================================================================================
=============================================================================================
$finish called at time : 2265 ns : File "C:/Users/soyuz/Documents/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tb_fsic.v" Line 454
## quit
INFO: [Common 17-206] Exiting xsim at Mon Mar 18 12:36:02 2024...
