// Seed: 1700098917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign module_2.id_0 = 0;
  string id_6 = "", id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  always id_3 <= 1;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3,
    output supply1 id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
endmodule
