Classic Timing Analyzer report for 6
Tue Oct 15 15:16:54 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                             ;
+------------------------------+-------+---------------+-------------+----------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+--------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.417 ns   ; indec[2] ; decodeout[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+----------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To           ;
+-------+-------------------+-----------------+----------+--------------+
; N/A   ; None              ; 10.417 ns       ; indec[2] ; decodeout[1] ;
; N/A   ; None              ; 10.232 ns       ; indec[1] ; decodeout[1] ;
; N/A   ; None              ; 10.227 ns       ; indec[0] ; decodeout[1] ;
; N/A   ; None              ; 9.852 ns        ; indec[2] ; decodeout[2] ;
; N/A   ; None              ; 9.766 ns        ; indec[2] ; decodeout[5] ;
; N/A   ; None              ; 9.720 ns        ; indec[2] ; decodeout[6] ;
; N/A   ; None              ; 9.688 ns        ; indec[1] ; decodeout[6] ;
; N/A   ; None              ; 9.669 ns        ; indec[1] ; decodeout[2] ;
; N/A   ; None              ; 9.664 ns        ; indec[0] ; decodeout[2] ;
; N/A   ; None              ; 9.636 ns        ; sel      ; decodeout[1] ;
; N/A   ; None              ; 9.634 ns        ; indec[2] ; decodeout[4] ;
; N/A   ; None              ; 9.589 ns        ; indec[3] ; decodeout[1] ;
; N/A   ; None              ; 9.549 ns        ; indec[1] ; decodeout[5] ;
; N/A   ; None              ; 9.533 ns        ; indec[0] ; decodeout[6] ;
; N/A   ; None              ; 9.515 ns        ; indec[2] ; decodeout[3] ;
; N/A   ; None              ; 9.483 ns        ; indec[1] ; decodeout[3] ;
; N/A   ; None              ; 9.446 ns        ; indec[0] ; decodeout[4] ;
; N/A   ; None              ; 9.420 ns        ; indec[0] ; decodeout[5] ;
; N/A   ; None              ; 9.417 ns        ; indec[1] ; decodeout[4] ;
; N/A   ; None              ; 9.395 ns        ; indec[2] ; decodeout[0] ;
; N/A   ; None              ; 9.325 ns        ; indec[0] ; decodeout[3] ;
; N/A   ; None              ; 9.091 ns        ; indec[1] ; decodeout[0] ;
; N/A   ; None              ; 9.076 ns        ; indec[0] ; decodeout[0] ;
; N/A   ; None              ; 9.073 ns        ; sel      ; decodeout[2] ;
; N/A   ; None              ; 8.988 ns        ; sel      ; decodeout[5] ;
; N/A   ; None              ; 8.940 ns        ; sel      ; decodeout[6] ;
; N/A   ; None              ; 8.895 ns        ; indec[3] ; decodeout[6] ;
; N/A   ; None              ; 8.854 ns        ; sel      ; decodeout[4] ;
; N/A   ; None              ; 8.759 ns        ; indec[3] ; decodeout[0] ;
; N/A   ; None              ; 8.732 ns        ; sel      ; decodeout[3] ;
; N/A   ; None              ; 8.688 ns        ; indec[3] ; decodeout[3] ;
; N/A   ; None              ; 8.602 ns        ; sel      ; decodeout[0] ;
+-------+-------------------+-----------------+----------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Oct 15 15:16:54 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 6 -c 6 --timing_analysis_only
Info: Longest tpd from source pin "indec[2]" to destination pin "decodeout[1]" is 10.417 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 7; PIN Node = 'indec[2]'
    Info: 2: + IC(4.778 ns) + CELL(0.346 ns) = 5.951 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 1; COMB Node = 'decodeout~12'
    Info: 3: + IC(2.342 ns) + CELL(2.124 ns) = 10.417 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'decodeout[1]'
    Info: Total cell delay = 3.297 ns ( 31.65 % )
    Info: Total interconnect delay = 7.120 ns ( 68.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 134 megabytes
    Info: Processing ended: Tue Oct 15 15:16:54 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


