\t (02:50:57) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (02:50:57)     Journal start - Wed Jun 21 10:54:33 2023
\t (02:50:57)         Host=ET68OKD User=Administrator Pid=13628 CPUs=8
\t (02:50:57) CmdLine= C:\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (02:50:57) 
\d (02:50:57) Design opened: D:/Privacy/FootprintLib/psm/dip2x30_2p54.dra
\i (02:50:57) trapsize 2754
\i (02:50:58) zoom in 1 
\i (02:50:58) setwindow pcb
\i (02:50:58) zoom in -240.70 -416.93
\i (02:50:58) trapsize 1377
\i (02:50:58) zoom in 1 
\i (02:50:58) setwindow pcb
\i (02:50:58) zoom in -246.21 -400.40
\i (02:50:58) trapsize 688
\i (02:50:59) zoom in 1 
\i (02:50:59) setwindow pcb
\i (02:50:59) zoom in -83.74 -71.34
\i (02:50:59) trapsize 344
\i (02:51:06) show element 
\i (02:51:08) setwindow form.find
\i (02:51:08) FORM find all_off  
\i (02:51:09) FORM find pins YES 
\i (02:51:10) setwindow pcb
\i (02:51:10) pick grid 396.07 108.33
\t (02:51:10) last pick:  400.00 100.00
\i (02:51:24) prepopup 175.09 195.07
\i (02:51:25) done 
\i (02:51:26) add pin 
\i (02:51:28) setwindow form.mini
\i (02:51:28) FORM mini pad_browse  
\t (02:51:31) No valid name selected.
\i (02:51:34) fillin "Via40r55"
\t (02:51:34) Using 'VIA40R55.pad'.
\i (02:51:36) setwindow pcb
\i (02:51:36) zoom out 1 
\i (02:51:36) setwindow pcb
\i (02:51:36) zoom out 148.94 65.65
\i (02:51:36) trapsize 688
\i (02:51:36) zoom in 1 
\i (02:51:36) setwindow pcb
\i (02:51:36) zoom in 224.65 -55.50
\i (02:51:36) trapsize 344
\i (02:51:38) prepopup 211.57 -111.26
\i (02:51:39) cancel 
\t (02:51:39) Exiting from Add Pin.
\i (02:51:42) opencd D:/Work/GitHub/PhotonDetector/Module_Design/2-FPGA/PCB/XS6-6.brd 
\e (02:51:42) Do you want to save the changes you made to dip2x30_2p54.dra?
\i (02:51:44) fillin no 
\t (02:51:44) Opening existing design...
\i (02:51:44) trapsize 451
\i (02:51:44) trapsize 463
\i (02:51:45) trapsize 425
\i (02:51:45) trapsize 425
\t (02:51:45)     Journal end - Wed Jun 21 10:55:20 2023
