Received: from list by lists.gnu.org with archive (Exim 4.71)
	id 1gzq3m-0003sL-Ms
	for mharc-qemu-riscv@gnu.org; Fri, 01 Mar 2019 16:51:14 -0500
Received: from eggs.gnu.org ([209.51.188.92]:50568)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gzq3d-0003fZ-6t
	for qemu-riscv@nongnu.org; Fri, 01 Mar 2019 16:51:07 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gzq3Z-0003Q2-OY
	for qemu-riscv@nongnu.org; Fri, 01 Mar 2019 16:51:03 -0500
Received: from mail-pf1-x433.google.com ([2607:f8b0:4864:20::433]:42897)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <palmer@sifive.com>) id 1gzq3L-0002ly-Uj
	for qemu-riscv@nongnu.org; Fri, 01 Mar 2019 16:50:59 -0500
Received: by mail-pf1-x433.google.com with SMTP id n74so12019340pfi.9
	for <qemu-riscv@nongnu.org>; Fri, 01 Mar 2019 13:50:44 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
	h=subject:date:message-id:in-reply-to:references:cc:from:to;
	bh=zUvZoH1ZSIuTINYsJmL+Dpkw04EimAnuKJIUxKlsXK8=;
	b=Wz9Jmc2D3GmxI8kKDvf+/FHWrFKPN6oHNZs9V7qtVgExA6AEaNto0nWUJjoCOmggec
	EJJjJbRUHFEymOG6NLxRw6LMNfbqoU0jJJEqDj3tGtL1Q7pjXPXnSV6h+FKEm2LC55um
	QxLfxXClksrcDE2OUsxde8wVJYhZ8dHpOOLdR5fAJGQe0pPZ45S4Nl75OhbtNejHhIiZ
	ob0rwl1m1qxZvcFlSgbFkiAsQ7KvX4Rv/NpvNFjpjjZsRH8lueYVbytlBWZ9QWbxiW6i
	81EuiYIqFDyaLaqrG9zHwU84GyJ8N4ic5CRC7B6/FUedqmShwUC0ry2G7DCXpCe84Maa
	SU+Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:date:message-id:in-reply-to:references
	:cc:from:to;
	bh=zUvZoH1ZSIuTINYsJmL+Dpkw04EimAnuKJIUxKlsXK8=;
	b=LNeWNEj9TMS1LbUOl4aYDCHI/smiN4OBwmw8nAHPOJWVN91h2A9uZWus16DyGosWvi
	gOuIWTMxl1Gvg2jCI2DDDQ2YKKPBr65GBERN3fSg+LwqachFlm/6YmdnmEjqvs5cqPmW
	1ncTWid9RokBxOAsrAasCtkJL5vL4/7cg92HN2HPE4oqQjoT3I/VT6wp3hKlQK0sVepN
	S7+hWGRd0ht0GjM4sDgtwOxmSOELWRjXblWRxMv97BW0u1cVRflwVE6v5J+KRkweDhqa
	Limg/HNmhA5odgTHfxHwcz5z8Ad3WDpPXhVWW0iKjBfOk+cgbsXUujUS/pCUA7s0X/3X
	Ds4Q==
X-Gm-Message-State: APjAAAVEYcsHAKNNZHNBDfOREr9kFNwWDIifjReSwuQ6g87vapGPNkNY
	OYwieyX12PV6LJRXA67kAM60Rw==
X-Google-Smtp-Source: APXvYqwnMVvOH817d6ZSMmZDsiR29ue/u1JG4Liz3m6SPP1DX22UFpY4QoGuuXxI6+54AydIPPEm4Q==
X-Received: by 2002:a63:5720:: with SMTP id l32mr7024047pgb.268.1551477043599; 
	Fri, 01 Mar 2019 13:50:43 -0800 (PST)
Received: from localhost ([12.206.222.5]) by smtp.gmail.com with ESMTPSA id
	q21sm33537424pfq.138.2019.03.01.13.50.42
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Fri, 01 Mar 2019 13:50:42 -0800 (PST)
Date: Fri,  1 Mar 2019 13:49:39 -0800
Message-Id: <20190301214945.4353-29-palmer@sifive.com>
X-Mailer: git-send-email 2.18.1
In-Reply-To: <20190301214945.4353-1-palmer@sifive.com>
References: <20190301214945.4353-1-palmer@sifive.com>
Cc: qemu-devel@nongnu.org,       qemu-riscv@nongnu.org,
	Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
	Peer Adelt <peer.adelt@hni.uni-paderborn.de>, 
	Palmer Dabbelt <palmer@sifive.com>
From: Palmer Dabbelt <palmer@sifive.com>
To: Peter Maydell <peter.maydell@linaro.org>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::433
Subject: [Qemu-riscv] [PULL 28/34] target/riscv: Remove gen_system()
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-riscv/>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Fri, 01 Mar 2019 21:51:07 -0000

From: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>

with all 16 bit insns moved to decodetree no path is falling back to
gen_system(), so we can remove it.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Signed-off-by: Peer Adelt <peer.adelt@hni.uni-paderborn.de>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
---
 target/riscv/translate.c | 34 ----------------------------------
 1 file changed, 34 deletions(-)

diff --git a/target/riscv/translate.c b/target/riscv/translate.c
index dedf4189d5b7..92be090bc7bb 100644
--- a/target/riscv/translate.c
+++ b/target/riscv/translate.c
@@ -473,33 +473,6 @@ static void gen_set_rm(DisasContext *ctx, int rm)
     tcg_temp_free_i32(t0);
 }
 
-static void gen_system(DisasContext *ctx, uint32_t opc, int rd, int rs1,
-                       int csr)
-{
-    tcg_gen_movi_tl(cpu_pc, ctx->base.pc_next);
-
-    switch (opc) {
-    case OPC_RISC_ECALL:
-        switch (csr) {
-        case 0x0: /* ECALL */
-            /* always generates U-level ECALL, fixed in do_interrupt handler */
-            generate_exception(ctx, RISCV_EXCP_U_ECALL);
-            tcg_gen_exit_tb(NULL, 0); /* no chaining */
-            ctx->base.is_jmp = DISAS_NORETURN;
-            break;
-        case 0x1: /* EBREAK */
-            generate_exception(ctx, RISCV_EXCP_BREAKPOINT);
-            tcg_gen_exit_tb(NULL, 0); /* no chaining */
-            ctx->base.is_jmp = DISAS_NORETURN;
-            break;
-        default:
-            gen_exception_illegal(ctx);
-            break;
-        }
-        break;
-    }
-}
-
 static void decode_RV32_64C0(DisasContext *ctx)
 {
     uint8_t funct3 = extract32(ctx->opcode, 13, 3);
@@ -680,7 +653,6 @@ bool decode_insn16(DisasContext *ctx, uint16_t insn);
 
 static void decode_RV32_64G(DisasContext *ctx)
 {
-    int rs1, rd;
     uint32_t op;
 
     /* We do not do misaligned address check here: the address should never be
@@ -689,14 +661,8 @@ static void decode_RV32_64G(DisasContext *ctx)
      * perform the misaligned instruction fetch */
 
     op = MASK_OP_MAJOR(ctx->opcode);
-    rs1 = GET_RS1(ctx->opcode);
-    rd = GET_RD(ctx->opcode);
 
     switch (op) {
-    case OPC_RISC_SYSTEM:
-        gen_system(ctx, MASK_OP_SYSTEM(ctx->opcode), rd, rs1,
-                   (ctx->opcode & 0xFFF00000) >> 20);
-        break;
     default:
         gen_exception_illegal(ctx);
         break;
-- 
2.18.1


