

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Tue May 10 10:12:21 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.526 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176   |nnlayer_Pipeline_VITIS_LOOP_45_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184   |nnlayer_Pipeline_VITIS_LOOP_30_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193   |nnlayer_Pipeline_VITIS_LOOP_16_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202  |nnlayer_Pipeline_VITIS_LOOP_105_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211   |nnlayer_Pipeline_VITIS_LOOP_86_2   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224   |nnlayer_Pipeline_VITIS_LOOP_51_2   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235   |nnlayer_Pipeline_VITIS_LOOP_74_3   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     86|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       19|    6|   14202|  11102|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    353|    -|
|Register         |        -|    -|     163|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       21|    7|   14365|  11541|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|    3|      13|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                               |control_s_axi                      |       19|   0|   421|   402|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202  |nnlayer_Pipeline_VITIS_LOOP_105_1  |        0|   0|    35|    74|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193   |nnlayer_Pipeline_VITIS_LOOP_16_1   |        0|   0|    35|    89|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184   |nnlayer_Pipeline_VITIS_LOOP_30_1   |        0|   0|  1665|  1312|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176   |nnlayer_Pipeline_VITIS_LOOP_45_1   |        0|   0|    46|   151|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224   |nnlayer_Pipeline_VITIS_LOOP_51_2   |        0|   5|  3026|  2220|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235   |nnlayer_Pipeline_VITIS_LOOP_74_3   |        0|   0|  8868|  6713|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211   |nnlayer_Pipeline_VITIS_LOOP_86_2   |        0|   1|   106|   141|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |       19|   6| 14202| 11102|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_14s_14s_14_4_1_U41  |mul_mul_14s_14s_14_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_V_U    |output_V_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   16|     1|         2048|
    |resArray_V_U  |resArray_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        2|  0|   0|    0|   256|   48|     2|         6144|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |outNeurons_2_fu_267_p2            |         +|   0|  0|  23|          16|           1|
    |ap_block_state13_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_call_state14   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op92_call_state13    |       and|   0|  0|   2|           1|           1|
    |icmp_ln1547_fu_307_p2             |      icmp|   0|  0|  29|          64|           1|
    |icmp_ln83_1_fu_262_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln83_fu_248_p2               |      icmp|   0|  0|  13|          16|           1|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  86|         116|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         15|    1|         15|
    |outNeurons_fu_98     |   9|          2|   16|         32|
    |output_V_address0    |  37|          7|    7|         49|
    |output_V_ce0         |  37|          7|    1|          7|
    |output_V_ce1         |   9|          2|    1|          2|
    |output_V_d0          |  14|          3|   16|         48|
    |output_V_we0         |  14|          3|    1|          3|
    |output_r_address0    |  25|          5|    7|         35|
    |output_r_ce0         |  25|          5|    1|          5|
    |output_r_d0          |  25|          5|   16|         80|
    |output_r_we0         |  25|          5|    1|          5|
    |resArray_V_address0  |  20|          4|    7|         28|
    |resArray_V_ce0       |  20|          4|    1|          4|
    |resArray_V_d0        |  14|          3|   32|         96|
    |resArray_V_we0       |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 353|         73|  109|        412|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |activation_read_reg_325                                    |   8|   0|    8|          0|
    |ap_CS_fsm                                                  |  14|   0|   14|          0|
    |bias_load_reg_400                                          |  16|   0|   16|          0|
    |empty_reg_363                                              |  14|   0|   14|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg   |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg   |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg   |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg   |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg   |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln1547_reg_414                                        |   1|   0|    1|          0|
    |icmp_ln83_reg_368                                          |   1|   0|    1|          0|
    |mul_i_reg_395                                              |  14|   0|   14|          0|
    |numOfInputNeurons_read_reg_340                             |  16|   0|   16|          0|
    |numOfOutputNeurons_read_reg_329                            |  16|   0|   16|          0|
    |outNeurons_1_reg_372                                       |  16|   0|   16|          0|
    |outNeurons_fu_98                                           |  16|   0|   16|          0|
    |rhs_2_reg_405                                              |   8|   0|   16|          8|
    |zext_ln85_reg_385                                          |  16|   0|   64|         48|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 163|   0|  219|         56|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   16|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   16|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

