{"vcs1":{"timestamp_begin":1747913510.409223951, "rt":14.47, "ut":14.55, "st":0.74}}
{"vcselab":{"timestamp_begin":1747913524.957744449, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747913525.406305022, "rt":0.46, "ut":0.23, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747913509.739051295}
{"VCS_COMP_START_TIME": 1747913509.739051295}
{"VCS_COMP_END_TIME": 1747913526.012468203}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 616996}}
{"vcselab": {"peak_mem": 183888}}
