
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 16 12:02:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'vickyiii' on host 'vivos16' (Windows NT_amd64 version 10.0) on Thu Oct 16 12:02:14 +0800 2025
INFO: [HLS 200-10] In directory 'C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset cholesky_test.prj 
INFO: [HLS 200-10] Opening and resetting project 'C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj'.
INFO: [HLS 200-1510] Running: add_files C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/ -I./ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L2/include -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/ 
INFO: [HLS 200-10] Adding design file 'C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/test_cholesky.cpp -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/datas/ -I./ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/ -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw -I ./host -IC:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../../utils/L1/include/ 
INFO: [HLS 200-10] Adding test bench file 'C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/test_cholesky.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kernel_cholesky_0 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution 'C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 300MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: csim_design 
WARNING: [HLS 200-1998] cannot find relative file path '../../host' in directory(s): C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/solution C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../host/test_cholesky.cpp in debug mode
   Compiling ../../../../../kernel/kernel_cholesky_0.cpp in debug mode
   Generating csim.exe
In file included from ../../../../../host/test_cholesky.cpp:21:
In file included from C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/host/./test_cholesky.hpp:20:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_x_complex.h:13:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../kernel/kernel_cholesky_0.cpp:17:
In file included from C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/tests/cholesky/kernel/./kernel_cholesky.hpp:20:
In file included from ../../../.././././dut_type.hpp:20:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Running 1 fixed point tests per matrix type on 3 x 3 matrices with LowerTriangular set to 0
RESULTS_TABLE,Test,IMAT,L Matching,DUT Ratio,LAPACK Ratio,Relative Ratio Difference
RESULTS_TABLE,0,1,1,0.333333,0.333333,0
RESULTS_TABLE,0,2,0,0.747014,0.382765,36.4248
RESULTS_TABLE,0,3,0,0.479545,0.354167,12.5378
RESULTS_TABLE,0,4,0,0.508553,0.491726,1.68267
RESULTS_TABLE,0,5,0,0.723448,0.496184,22.7264
RESULTS_TABLE,0,6,0,0.521222,0.192952,32.8271
RESULTS_TABLE,0,7,0,0.289557,0.258333,3.12245
RESULTS_TABLE,0,9,0,0.481557,0.441006,4.05514
SUMMARY_TABLE,imat,Min Ratio, Max Ratio,Min Diff (Smaller),Max Diff (Larger),Same,Better,Worse
SUMMARY_TABLE,1,0.333333,0.333333,0,0,1,0,0
SUMMARY_TABLE,2,0.747014,0.747014,0,36.4248,0,0,1
SUMMARY_TABLE,3,0.479545,0.479545,0,12.5378,0,0,1
SUMMARY_TABLE,4,0.508553,0.508553,0,1.68267,0,0,1
SUMMARY_TABLE,5,0.723448,0.723448,0,22.7264,0,0,1
SUMMARY_TABLE,6,0.521222,0.521222,0,32.8271,0,0,1
SUMMARY_TABLE,7,0.289557,0.289557,0,3.12245,0,0,1
SUMMARY_TABLE,8,30,0,0,0,0,0,0
SUMMARY_TABLE,9,0.481557,0.481557,0,4.05514,0,0,1
SUMMARY_TABLE,all,0.289557,0.747014,0,36.4248,1,0,7
TB:Pass

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 9
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:12; Allocated memory: 0.836 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-1998] cannot find relative file path '../../host' in directory(s): C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/solution C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 271.594 MB.
INFO: [HLS 200-10] Analyzing design file '../kernel/kernel_cholesky_0.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'info' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/../../../L2/include/hw/MatrixDecomposition/potrf.hpp:170:39)
WARNING: [HLS 207-5292] unused parameter 'rows' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:38)
WARNING: [HLS 207-5292] unused parameter 'cols' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:54)
WARNING: [HLS 207-5292] unused parameter 'x' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:70:62)
WARNING: [HLS 207-5292] unused parameter 'x' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:76:78)
WARNING: [HLS 207-5292] unused parameter 'x' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:87:76)
WARNING: [HLS 207-5292] unused parameter 'extra_pass' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/./hw/qrf.hpp:306:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.329 seconds; current allocated memory: 280.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 15,763 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,239 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,362 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,551 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,390 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,359 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,359 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,365 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,438 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,450 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,439 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,432 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,493 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,463 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,444 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,400 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88:12)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::x_sqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>)' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_722_4' is marked as complete unroll implied by the pipeline pragma (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:722:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_712_2' is marked as complete unroll implied by the pipeline pragma (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:712:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_722_4' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:722:20) in function 'xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >' completely with a factor of 3 (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:706:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_712_2' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:712:20) in function 'xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >' completely with a factor of 3 (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:706:0)
WARNING: [HLS 214-366] Duplicating function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353:10)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.34)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:75:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.318.325)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.34)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.352.362)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.352.362)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.349)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::real(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.318)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.318.325)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.600)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.600)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:351:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:119:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.34)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:280:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:280:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:280:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.413.433.439)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.413.433.439)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.413.433.439)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.243.252)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.240.249)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.240.249)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:351:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag() (.180)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.234.385.403)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.234.385.403)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.234.261)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.234.261)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.231.258)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:75:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.34)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.352.590.598)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.352.590.598)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-=(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:244:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:224:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:224:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real() const' into 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> hls::x_real<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:363:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=(ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.349)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator+=(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.231.258)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<35, 5, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::cholesky_sqrt_op<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> hls::x_real<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'void xf::solver::cholesky_rsqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0, 33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:412:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::choleskyTop<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' into 'int xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >(hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&)' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:706:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >(hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&)' into 'kernel_cholesky_0' (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'matrixLStrm' with compact=bit mode in 32-bits (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'matrixAStrm' with compact=bit mode in 32-bits (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'col_loop'. (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:447:9)
INFO: [HLS 214-421] Automatically partitioning small array 'L_internal.re' completely based on array size. (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:420:16)
INFO: [HLS 214-421] Automatically partitioning small array 'L_internal.im' completely based on array size. (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:420:16)
INFO: [HLS 214-421] Automatically partitioning small array 'diag_internal' completely based on array size. (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:421:43)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'L_internal.im' due to pipeline pragma (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:420:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'L_internal.re' due to pipeline pragma (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:420:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'diag_internal' due to pipeline pragma (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:421:43)
INFO: [HLS 214-248] Applying array_partition to 'L_internal.re': Complete partitioning on dimension 1. (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:420:16)
INFO: [HLS 214-248] Applying array_partition to 'L_internal.im': Complete partitioning on dimension 1. (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:420:16)
INFO: [HLS 214-248] Applying array_partition to 'diag_internal': Complete partitioning on dimension 1. (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:421:43)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.014 seconds; current allocated memory: 285.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 285.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 293.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:470) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474) automatically.
WARNING: [SYNCHK 200-23] C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 299.238 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'sum_loop' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:460:9) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >'.
INFO: [XFORM 203-602] Inlining function 'xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:470) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:87:66) to (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88:5) in function 'xf::solver::x_sqrt<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:87:66) to (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88:5) in function 'xf::solver::x_sqrt<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:58:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 324.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 375.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cholesky_0' ...
WARNING: [SYN 201-103] Legalizing function name 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'.
WARNING: [SYN 201-103] Legalizing function name 'x_sqrt<17, 2, 4, 0, 0>' to 'x_sqrt_17_2_4_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'x_sqrt<34, 2, 4, 0, 0>' to 'x_sqrt_34_2_4_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_710_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_710_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln710', C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:710->../kernel/kernel_cholesky_0.cpp:26)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_710_1' (loop 'VITIS_LOOP_710_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('matrixAStrm_read_2', C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26) and fifo read operation ('matrixAStrm_read', C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_710_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 379.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 380.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'sum_loop'
WARNING: [HLS 200-871] Estimated clock period (4.873 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' consists of the following:
	'add' operation 36 bit ('add_ln180', C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:464) [108]  (2.264 ns)
	'and' operation 1 bit ('and_ln180', C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:464) [113]  (0.000 ns)
	'select' operation 35 bit ('select_ln180', C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:464) [115]  (0.000 ns)
	'select' operation 35 bit ('tmp2.re', C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:464) [116]  (1.022 ns)
	'store' operation 0 bit ('tmp2_re_write_ln179', C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:464) of variable 'tmp2.re', C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:464 on local variable 'tmp2.re', C:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:464 [129]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 381.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 381.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'x_sqrt_17_2_4_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (5.183ns)  of 'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88) exceeds the target cycle time (target cycle time: 3.333ns, clock uncertainty: 0.900ns, effective cycle time: 2.433ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
WARNING: [HLS 200-871] Estimated clock period (5.183 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'x_sqrt_17_2_4_0_0_s' consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88) [23]  (5.183 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 383.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 383.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'x_sqrt_34_2_4_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (5.183ns)  of 'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88) exceeds the target cycle time (target cycle time: 3.333ns, clock uncertainty: 0.900ns, effective cycle time: 2.433ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
WARNING: [HLS 200-871] Estimated clock period (5.183 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'x_sqrt_34_2_4_0_0_s' consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:88) [24]  (5.183 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 385.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 385.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'L_im'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'L_re'. Use bind_storage pragma to override this type.
WARNING: [HLS 200-1015] Estimated delay Estimated delay (4.394ns)  of 'sdiv' operation 34 bit ('sdiv_ln268', C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:268->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) exceeds the target cycle time (target cycle time: 3.333ns, clock uncertainty: 0.900ns, effective cycle time: 2.433ns).

Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1015.html
WARNING: [HLS 200-871] Estimated clock period (4.395 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln268', C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:268->C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [484]  (4.395 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 391.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 392.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_720_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'L_im'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'L_re'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_720_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln720', C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:720->../kernel/kernel_cholesky_0.cpp:26)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_720_3' (loop 'VITIS_LOOP_720_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('matrixLStrm_write_ln723', C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:723->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:723->../kernel/kernel_cholesky_0.cpp:26) and fifo write operation ('matrixLStrm_write_ln723', C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:723->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:723->../kernel/kernel_cholesky_0.cpp:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_720_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 393.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 393.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 393.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 393.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_710_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_710_1' pipeline 'VITIS_LOOP_710_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_710_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 395.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' pipeline 'sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_36s_36s_36_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 398.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'x_sqrt_17_2_4_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ashr_54ns_11ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32s_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_17_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_54ns_54ns_1_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_63ns_63ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_32ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54s_32ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54s_6ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_17ns_11ns_17_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_64ns_6ns_64_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_54ns_54ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'x_sqrt_17_2_4_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.343 seconds; current allocated memory: 403.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'x_sqrt_34_2_4_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_34ns_34ns_34_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ashr_54ns_11ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32s_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_34_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_34ns_34ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_54ns_54ns_1_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_63ns_63ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54ns_32ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54s_32ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_54s_6ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_34ns_11ns_34_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_64ns_6ns_64_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_34ns_34ns_34_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_54ns_54ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'x_sqrt_34_2_4_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.747 seconds; current allocated memory: 409.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'add_34ns_34ns_34_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_36s_36s_36_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_33s_67_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_19s_34_38_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_36s_36s_36_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 417.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_720_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cholesky_0_Pipeline_VITIS_LOOP_720_3' pipeline 'VITIS_LOOP_720_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_720_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.191 seconds; current allocated memory: 429.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cholesky_0/matrixAStrm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cholesky_0/matrixLStrm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cholesky_0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_A_re_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_L_re_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 429.594 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.373 seconds; current allocated memory: 431.605 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.301 seconds; current allocated memory: 439.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cholesky_0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cholesky_0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 192.94 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:54; Allocated memory: 169.277 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_kernel_cholesky_0.cpp
   Compiling apatb_kernel_cholesky_0_util.cpp
   Compiling test_cholesky.cpp_pre.cpp.tb.cpp
   Compiling kernel_cholesky_0.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_cholesky_0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Running 1 fixed point tests per matrix type on 3 x 3 matrices with LowerTriangular set to 0
RESULTS_TABLE,Test,IMAT,L Matching,DUT Ratio,LAPACK Ratio,Relative Ratio Difference
RESULTS_TABLE,0,1,1,0.333333,0.333333,0
RESULTS_TABLE,0,2,0,0.747014,0.382765,36.4248
RESULTS_TABLE,0,3,0,0.479545,0.354167,12.5378
RESULTS_TABLE,0,4,0,0.508553,0.491726,1.68267
RESULTS_TABLE,0,5,0,0.723448,0.496184,22.7264
RESULTS_TABLE,0,6,0,0.521222,0.192952,32.8271
RESULTS_TABLE,0,7,0,0.289557,0.258333,3.12245
RESULTS_TABLE,0,9,0,0.481557,0.441006,4.05514
SUMMARY_TABLE,imat,Min Ratio, Max Ratio,Min Diff (Smaller),Max Diff (Larger),Same,Better,Worse
SUMMARY_TABLE,1,0.333333,0.333333,0,0,1,0,0
SUMMARY_TABLE,2,0.747014,0.747014,0,36.4248,0,0,1
SUMMARY_TABLE,3,0.479545,0.479545,0,12.5378,0,0,1
SUMMARY_TABLE,4,0.508553,0.508553,0,1.68267,0,0,1
SUMMARY_TABLE,5,0.723448,0.723448,0,22.7264,0,0,1
SUMMARY_TABLE,6,0.521222,0.521222,0,32.8271,0,0,1
SUMMARY_TABLE,7,0.289557,0.289557,0,3.12245,0,0,1
SUMMARY_TABLE,8,30,0,0,0,0,0,0
SUMMARY_TABLE,9,0.481557,0.481557,0,4.05514,0,0,1
SUMMARY_TABLE,all,0.289557,0.747014,0,36.4248,1,0,7
TB:Pass

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 9
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 16 12:03:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/.autopilot/db/ip_tmp'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 12:04:02 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\workspace\hlstrack2025\solver\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\sim\verilog>set PATH= 

C:\workspace\hlstrack2025\solver\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\sim\verilog>call C:/Xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_kernel_cholesky_0_top glbl -Oenable_linking_all_libraries  -prj kernel_cholesky_0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s kernel_cholesky_0  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kernel_cholesky_0_top glbl -Oenable_linking_all_libraries -prj kernel_cholesky_0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s kernel_cholesky_0 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/ip/xil_defaultlib/kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/AESL_autofifo_matrixAStrm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_matrixAStrm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/AESL_autofifo_matrixLStrm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_matrixLStrm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_cholesky_0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_add_34ns_34ns_34_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_add_34ns_34ns_34_2_1
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_add_34ns_34ns_34_2_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_add_36s_36s_36_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_add_36s_36s_36_2_1
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_add_36s_36s_36_2_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_ashr_54ns_11ns_54_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_ashr_54ns_11ns_54_7_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_A_re_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_ctlz_17_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_ctlz_17_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_ctlz_34_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_ctlz_34_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_icmp_34ns_34ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_34ns_34ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_icmp_34ns_34ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_34ns_34ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_34ns_34ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_icmp_54ns_54ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_54ns_54ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_icmp_54ns_54ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_54ns_54ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_54ns_54ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_icmp_63ns_63ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_63ns_63ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_icmp_63ns_63ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_63ns_63ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_icmp_63ns_63ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_710_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_710_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_720_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_720_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_lshr_54ns_32ns_54_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_lshr_54ns_32ns_54_7_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_lshr_54s_32ns_54_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_lshr_54s_32ns_54_7_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_lshr_54s_6ns_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_lshr_54s_6ns_54_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_L_re_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_L_re_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_mul_16s_16s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_16s_16s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_mul_2s_2s_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_2s_2s_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_mul_2s_2s_3_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_2s_2s_3_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_mul_34s_33s_67_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_mul_34s_33s_67_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sdiv_34ns_19s_34_38_1_divider
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sdiv_34ns_19s_34_38_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_shl_17ns_11ns_17_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_shl_17ns_11ns_17_7_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_shl_34ns_11ns_34_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_shl_34ns_11ns_34_7_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_shl_64ns_6ns_64_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_shl_64ns_6ns_64_6_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_shl_64ns_6ns_64_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_shl_64ns_6ns_64_7_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_7_2_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_7_2_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_7_2_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_7_2_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_7_2_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_9_3_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_9_3_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sparsemux_9_3_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sparsemux_9_3_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sub_34ns_34ns_34_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sub_34ns_34ns_34_2_1
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sub_34ns_34ns_34_2_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sub_36s_36s_36_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sub_36s_36s_36_2_1
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sub_36s_36s_36_2_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_sub_54ns_54ns_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sub_54ns_54ns_54_2_1
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_sub_54ns_54ns_54_2_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_x_sqrt_17_2_4_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_x_sqrt_17_2_4_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0_x_sqrt_34_2_4_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_cholesky_0_x_sqrt_34_2_4_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_exp_table...
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_pkg
Compiling package floating_point_v7_1_19.flt_utils
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_cholesky_0_A_re_RAM_AUTO_...
Compiling module xil_defaultlib.kernel_cholesky_0_L_re_RAM_1WNR_...
Compiling module xil_defaultlib.kernel_cholesky_0_flow_control_l...
Compiling module xil_defaultlib.kernel_cholesky_0_kernel_cholesk...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_16s_16s_32...
Compiling module xil_defaultlib.kernel_cholesky_0_add_36s_36s_36...
Compiling module xil_defaultlib.kernel_cholesky_0_add_36s_36s_36...
Compiling module xil_defaultlib.kernel_cholesky_0_choleskyAlt_fa...
Compiling module xil_defaultlib.kernel_cholesky_0_ctlz_17_17_1_1...
Compiling module xil_defaultlib.kernel_cholesky_0_shl_64ns_6ns_6...
Compiling module xil_defaultlib.kernel_cholesky_0_sub_54ns_54ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_sub_54ns_54ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_63ns_63ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_63ns_63ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_63ns_63ns...
Compiling module xil_defaultlib.kernel_cholesky_0_ashr_54ns_11ns...
Compiling module xil_defaultlib.kernel_cholesky_0_bitselect_1ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_lshr_54ns_32ns...
Compiling module xil_defaultlib.kernel_cholesky_0_lshr_54s_32ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_lshr_54s_6ns_5...
Compiling module xil_defaultlib.kernel_cholesky_0_shl_17ns_11ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_54ns_54ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_54ns_54ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_54ns_54ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_54ns_54ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_54ns_54ns...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_9_3_...
Compiling module xil_defaultlib.kernel_cholesky_0_x_sqrt_17_2_4_...
Compiling module xil_defaultlib.kernel_cholesky_0_sub_34ns_34ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_sub_34ns_34ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_34ns_34ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_34ns_34ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_34ns_34ns...
Compiling module xil_defaultlib.kernel_cholesky_0_icmp_34ns_34ns...
Compiling module xil_defaultlib.kernel_cholesky_0_ctlz_34_34_1_1...
Compiling module xil_defaultlib.kernel_cholesky_0_shl_64ns_6ns_6...
Compiling module xil_defaultlib.kernel_cholesky_0_shl_34ns_11ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_add_34ns_34ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_add_34ns_34ns_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_7_2_...
Compiling module xil_defaultlib.kernel_cholesky_0_sparsemux_9_3_...
Compiling module xil_defaultlib.kernel_cholesky_0_x_sqrt_34_2_4_...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_34s_33s_67...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_2s_2s_3_1_...
Compiling module xil_defaultlib.kernel_cholesky_0_mul_2s_2s_2_1_...
Compiling module xil_defaultlib.kernel_cholesky_0_sub_36s_36s_36...
Compiling module xil_defaultlib.kernel_cholesky_0_sub_36s_36s_36...
Compiling module xil_defaultlib.kernel_cholesky_0_sdiv_34ns_19s_...
Compiling module xil_defaultlib.kernel_cholesky_0_sdiv_34ns_19s_...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=55)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=20)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=31,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=33,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=35,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=37,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=39,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=36)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=41,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=38)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=43,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=40)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=43,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=45,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=42)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=47,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=44)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=47,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=49,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=51,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=53,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=50)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=55,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=57,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=56,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=54,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=55,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_19.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynq"...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.kernel_cholesky_0_dsqrt_64ns_64n...
Compiling module xil_defaultlib.kernel_cholesky_0_dsqrt_64ns_64n...
Compiling module xil_defaultlib.kernel_cholesky_0_choleskyAlt_fa...
Compiling module xil_defaultlib.kernel_cholesky_0_kernel_cholesk...
Compiling module xil_defaultlib.kernel_cholesky_0
Compiling module xil_defaultlib.AESL_autofifo_matrixAStrm
Compiling module xil_defaultlib.AESL_autofifo_matrixLStrm
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=101)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_cholesky_0_top
Compiling module work.glbl
Built simulation snapshot kernel_cholesky_0

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 16 12:04:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/kernel_cholesky_0/xsim_script.tcl
# xsim {kernel_cholesky_0} -autoloadwcfg -tclbatch {kernel_cholesky_0.tcl}
Time resolution is 1 ps
source kernel_cholesky_0.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "109000"
// RTL Simulation : 1 / 8 [100.00%] @ "3041000"
// RTL Simulation : 2 / 8 [100.00%] @ "5970000"
// RTL Simulation : 3 / 8 [100.00%] @ "8899000"
// RTL Simulation : 4 / 8 [100.00%] @ "11829000"
// RTL Simulation : 5 / 8 [100.00%] @ "14758000"
// RTL Simulation : 6 / 8 [100.00%] @ "17687000"
// RTL Simulation : 7 / 8 [100.00%] @ "20616000"
// RTL Simulation : 8 / 8 [100.00%] @ "23545000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 23565370 ps : File "C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sim/verilog/kernel_cholesky_0.autotb.v" Line 311
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 16 12:04:38 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Running 1 fixed point tests per matrix type on 3 x 3 matrices with LowerTriangular set to 0
RESULTS_TABLE,Test,IMAT,L Matching,DUT Ratio,LAPACK Ratio,Relative Ratio Difference
RESULTS_TABLE,0,1,1,0.333333,0.333333,0
RESULTS_TABLE,0,2,0,0.747014,0.382765,36.4248
RESULTS_TABLE,0,3,0,0.479545,0.354167,12.5378
RESULTS_TABLE,0,4,0,0.508553,0.491726,1.68267
RESULTS_TABLE,0,5,0,0.723448,0.496184,22.7264
RESULTS_TABLE,0,6,0,0.521222,0.192952,32.8271
RESULTS_TABLE,0,7,0,0.289557,0.258333,3.12245
RESULTS_TABLE,0,9,0,0.481557,0.441006,4.05514
SUMMARY_TABLE,imat,Min Ratio, Max Ratio,Min Diff (Smaller),Max Diff (Larger),Same,Better,Worse
SUMMARY_TABLE,1,0.333333,0.333333,0,0,1,0,0
SUMMARY_TABLE,2,0.747014,0.747014,0,36.4248,0,0,1
SUMMARY_TABLE,3,0.479545,0.479545,0,12.5378,0,0,1
SUMMARY_TABLE,4,0.508553,0.508553,0,1.68267,0,0,1
SUMMARY_TABLE,5,0.723448,0.723448,0,22.7264,0,0,1
SUMMARY_TABLE,6,0.521222,0.521222,0,32.8271,0,0,1
SUMMARY_TABLE,7,0.289557,0.289557,0,3.12245,0,0,1
SUMMARY_TABLE,8,30,0,0,0,0,0,0
SUMMARY_TABLE,9,0.481557,0.481557,0,4.05514,0,0,1
SUMMARY_TABLE,all,0.289557,0.747014,0,36.4248,1,0,7
TB:Pass

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 9
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:16; Allocated memory: 13.012 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 16 12:04:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/sol1_data.json outdir=C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip srcdir=C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/misc
INFO: Copied 45 verilog file(s) to C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 44 vhdl file(s) to C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/vhdl
Generating 1 subcores in C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/ip.tmp:
impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/ip.tmp'
INFO: Using COE_DIR=C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/verilog
INFO: Generating kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: Done generating kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip via file impl/misc/kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/hdl/vhdl/kernel_cholesky_0.vhd (kernel_cholesky_0)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface ap_return
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface matrixAStrm
INFO: Add ap_fifo interface matrixLStrm
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/component.xml
INFO: Created IP archive C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip/xilinx_com_hls_kernel_cholesky_0_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 12:04:52 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\workspace\hlstrack2025\solver\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog>C:/Xilinx/Vivado/2024.2/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 16 12:04:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module kernel_cholesky_0
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.333"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:kernel_cholesky_0:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project cholesky_test.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "kernel_cholesky_0"
# dict set report_options funcmodules {kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_710_1 kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s kernel_cholesky_0_x_sqrt_17_2_4_0_0_s kernel_cholesky_0_x_sqrt_34_2_4_0_0_s kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_720_3}
# dict set report_options bindmodules {kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_sparsemux_7_2_16_1_1 kernel_cholesky_0_mul_16s_16s_32_4_1 kernel_cholesky_0_add_36s_36s_36_2_1 kernel_cholesky_0_ctlz_17_17_1_1 kernel_cholesky_0_shl_64ns_6ns_64_6_1 kernel_cholesky_0_sub_54ns_54ns_54_2_1 kernel_cholesky_0_icmp_63ns_63ns_1_2_1 kernel_cholesky_0_icmp_63ns_63ns_1_2_1_sub kernel_cholesky_0_ashr_54ns_11ns_54_7_1 kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1 kernel_cholesky_0_lshr_54ns_32ns_54_7_1 kernel_cholesky_0_lshr_54s_32ns_54_7_1 kernel_cholesky_0_lshr_54s_6ns_54_2_1 kernel_cholesky_0_shl_17ns_11ns_17_7_1 kernel_cholesky_0_icmp_54ns_54ns_1_2_1 kernel_cholesky_0_icmp_54ns_54ns_1_2_1_sub kernel_cholesky_0_sparsemux_7_2_17_1_1 kernel_cholesky_0_sparsemux_7_2_1_1_1 kernel_cholesky_0_sparsemux_9_3_17_1_1 kernel_cholesky_0_sub_34ns_34ns_34_2_1 kernel_cholesky_0_icmp_34ns_34ns_1_2_1 kernel_cholesky_0_icmp_34ns_34ns_1_2_1_sub kernel_cholesky_0_ctlz_34_34_1_1 kernel_cholesky_0_shl_64ns_6ns_64_7_1 kernel_cholesky_0_shl_34ns_11ns_34_7_1 kernel_cholesky_0_add_34ns_34ns_34_2_1 kernel_cholesky_0_sparsemux_7_2_34_1_1 kernel_cholesky_0_sparsemux_9_3_34_1_1 kernel_cholesky_0_mul_34s_33s_67_5_1 kernel_cholesky_0_mul_2s_2s_3_1_1 kernel_cholesky_0_mul_2s_2s_2_1_1 kernel_cholesky_0_sub_36s_36s_36_2_1 kernel_cholesky_0_sdiv_34ns_19s_34_38_1 kernel_cholesky_0_dsqrt_64ns_64ns_64_59_no_dsp_1 kernel_cholesky_0_A_re_RAM_AUTO_1R1W kernel_cholesky_0_L_re_RAM_1WNR_AUTO_1R1W}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog'
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : <C:\workspace\hlstrack2025\solver\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : <C:\workspace\hlstrack2025\solver\L1\tests\cholesky\complex_fixed_arch0\cholesky_test.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6fde/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block hls_inst 
Exporting to file C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File C:/workspace/hlstrack2025/solver/L1/tests/cholesky/complex_fixed_arch0/cholesky_test.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 12:05:06 2025...
ERROR: [HLS 200-478] vivado returned an error 
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:27; Allocated memory: 0.000 MB.
command 'ap_source' returned error code
    while executing
"source run_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 15 seconds. Total CPU system time: 7 seconds. Total elapsed time: 173.724 seconds; peak allocated memory: 453.566 MB.
