// Seed: 2016262078
module module_0 (
    input tri id_0,
    output wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    inout tri1 id_12,
    input wand id_13,
    input tri id_14,
    input wor id_15,
    output uwire id_16
);
  assign id_10 = id_5 > id_9;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd44
) (
    output supply0 id_0,
    input uwire id_1,
    inout tri1 id_2,
    output wire id_3,
    output uwire id_4,
    inout tri _id_5
    , id_7
);
  assign id_3 = id_1 < -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_4,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0
  );
  logic id_8 = -1;
  and primCall (id_0, id_7, id_1, id_2);
  wire [id_5 : 1 'h0] id_9;
endmodule
