Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a2630b2e5f854325934f8ac97d465945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'sel' [G:/labs111/lab06/lab06.srcs/sources_1/new/top.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.pc_add_4
Compiling module xil_defaultlib.mux_pc
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.jump_add
Compiling module xil_defaultlib.forward_stall
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.branch_add
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mux_alu
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_mux
Compiling module xil_defaultlib.mux_alu_input1
Compiling module xil_defaultlib.mux_alu_input2
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.branch_and
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.reg_write_data_mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
