Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 154c5540bf634f2384a65e58b958e246 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fa_4bit_behav xil_defaultlib.tb_fa_4bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Half_adder
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.FA_4bit
Compiling module xil_defaultlib.tb_fa_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fa_4bit_behav
