Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Feb 27 16:45:36 2019
| Host         : vhdl-2018 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_methodology -file master_controller_methodology_drc_routed.rpt -pb master_controller_methodology_drc_routed.pb -rpx master_controller_methodology_drc_routed.rpx
| Design       : master_controller
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 59
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 8          |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 29         |
| TIMING-18 | Warning  | Missing input or output delay                  | 22         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_100MHz_clk_generator and clk_100MHz_clk_generator_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100MHz_clk_generator] -to [get_clocks clk_100MHz_clk_generator_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_100MHz_clk_generator and clk_50MHz_clk_generator_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100MHz_clk_generator] -to [get_clocks clk_50MHz_clk_generator_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_100MHz_clk_generator_1 and clk_100MHz_clk_generator are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100MHz_clk_generator_1] -to [get_clocks clk_100MHz_clk_generator]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_100MHz_clk_generator_1 and clk_50MHz_clk_generator are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100MHz_clk_generator_1] -to [get_clocks clk_50MHz_clk_generator]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_50MHz_clk_generator and clk_100MHz_clk_generator_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_50MHz_clk_generator] -to [get_clocks clk_100MHz_clk_generator_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_50MHz_clk_generator and clk_50MHz_clk_generator_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_50MHz_clk_generator] -to [get_clocks clk_50MHz_clk_generator_1]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks clk_50MHz_clk_generator_1 and clk_100MHz_clk_generator are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_50MHz_clk_generator_1] -to [get_clocks clk_100MHz_clk_generator]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks clk_50MHz_clk_generator_1 and clk_50MHz_clk_generator are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_50MHz_clk_generator_1] -to [get_clocks clk_50MHz_clk_generator]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin SAMP/frame_num_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin SAMP/frame_num_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin SAMP/frame_num_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin SAMP/frame_num_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin SAMP/frame_num_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin SHFT/r_reg_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on DATA_OUT relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LR_W_SEL_ADC relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LR_W_SEL_DAC relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on MCLK_ADC relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on MCLK_DAC relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on SCLK_ADC relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on SCLK_DAC relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) clk_fpga, sys_clk_pin
Related violations: <none>


