// Seed: 3717983149
program module_0;
  if (1 & 1) bit [1 'b0 : 1 'b0] id_1;
  else begin : LABEL_0
    begin : LABEL_1
      always id_1 = id_1;
    end
  end
  assign id_1 = 1;
  parameter id_2 = 1;
  logic id_3 = -1;
  logic id_4;
  assign id_4 = -1 && 1;
endprogram
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    output supply1 id_6,
    input wire id_7,
    input supply0 id_8,
    output tri id_9,
    input wor id_10,
    input wire id_11,
    input wor id_12,
    input wand id_13,
    input supply1 id_14
);
  assign id_3 = -1;
  module_0 modCall_1 ();
endmodule
