
master FPGA0 "config/pm/multifpga/fpga_submodels/fpga0_8.apm"; 
   FPGA1 -> vplat.llpint.physicalDrivers.unixCommDrivers[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.unixCommDrivers[1];
   FPGA2 -> vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA2 <- vplat.llpint.physicalDrivers.unixCommDrivers[2];
   FPGA3 -> vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA3 <- vplat.llpint.physicalDrivers.unixCommDrivers[3];  
   FPGA4 -> vplat.llpint.physicalDrivers.unixCommDrivers[4]; 
   FPGA4 <- vplat.llpint.physicalDrivers.unixCommDrivers[4];
   FPGA5 -> vplat.llpint.physicalDrivers.unixCommDrivers[5]; 
   FPGA5 <- vplat.llpint.physicalDrivers.unixCommDrivers[5];
   FPGA6 -> vplat.llpint.physicalDrivers.unixCommDrivers[6]; 
   FPGA6 <- vplat.llpint.physicalDrivers.unixCommDrivers[6];  
   FPGA7 -> vplat.llpint.physicalDrivers.unixCommDrivers[7]; 
   FPGA7 <- vplat.llpint.physicalDrivers.unixCommDrivers[7];  
endmaster 

platform FPGA1 "config/pm/multifpga/fpga_submodels/fpga1_8.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA0 <- vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA2 -> vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA2 <- vplat.llpint.physicalDrivers.unixCommDrivers[2];
   FPGA3 -> vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA3 <- vplat.llpint.physicalDrivers.unixCommDrivers[3];  
   FPGA4 -> vplat.llpint.physicalDrivers.unixCommDrivers[4]; 
   FPGA4 <- vplat.llpint.physicalDrivers.unixCommDrivers[4];
   FPGA5 -> vplat.llpint.physicalDrivers.unixCommDrivers[5]; 
   FPGA5 <- vplat.llpint.physicalDrivers.unixCommDrivers[5];
   FPGA6 -> vplat.llpint.physicalDrivers.unixCommDrivers[6]; 
   FPGA6 <- vplat.llpint.physicalDrivers.unixCommDrivers[6];  
   FPGA7 -> vplat.llpint.physicalDrivers.unixCommDrivers[7]; 
   FPGA7 <- vplat.llpint.physicalDrivers.unixCommDrivers[7];  
endplatform 

platform FPGA2 "config/pm/multifpga/fpga_submodels/fpga2_8.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA0 <- vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA1 -> vplat.llpint.physicalDrivers.unixCommDrivers[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.unixCommDrivers[1];
   FPGA3 -> vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA3 <- vplat.llpint.physicalDrivers.unixCommDrivers[3];  
   FPGA4 -> vplat.llpint.physicalDrivers.unixCommDrivers[4]; 
   FPGA4 <- vplat.llpint.physicalDrivers.unixCommDrivers[4];
   FPGA5 -> vplat.llpint.physicalDrivers.unixCommDrivers[5]; 
   FPGA5 <- vplat.llpint.physicalDrivers.unixCommDrivers[5];
   FPGA6 -> vplat.llpint.physicalDrivers.unixCommDrivers[6]; 
   FPGA6 <- vplat.llpint.physicalDrivers.unixCommDrivers[6];  
   FPGA7 -> vplat.llpint.physicalDrivers.unixCommDrivers[7]; 
   FPGA7 <- vplat.llpint.physicalDrivers.unixCommDrivers[7];  
endplatform 

platform FPGA3 "config/pm/multifpga/fpga_submodels/fpga3_8.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA0 <- vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA1 -> vplat.llpint.physicalDrivers.unixCommDrivers[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.unixCommDrivers[1];
   FPGA2 -> vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA2 <- vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA4 -> vplat.llpint.physicalDrivers.unixCommDrivers[4]; 
   FPGA4 <- vplat.llpint.physicalDrivers.unixCommDrivers[4];
   FPGA5 -> vplat.llpint.physicalDrivers.unixCommDrivers[5]; 
   FPGA5 <- vplat.llpint.physicalDrivers.unixCommDrivers[5];
   FPGA6 -> vplat.llpint.physicalDrivers.unixCommDrivers[6]; 
   FPGA6 <- vplat.llpint.physicalDrivers.unixCommDrivers[6];  
   FPGA7 -> vplat.llpint.physicalDrivers.unixCommDrivers[7]; 
   FPGA7 <- vplat.llpint.physicalDrivers.unixCommDrivers[7];  
endplatform 

platform FPGA4 "config/pm/multifpga/fpga_submodels/fpga4_8.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA0 <- vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA1 -> vplat.llpint.physicalDrivers.unixCommDrivers[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.unixCommDrivers[1];
   FPGA2 -> vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA2 <- vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA3 -> vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA3 <- vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA5 -> vplat.llpint.physicalDrivers.unixCommDrivers[5]; 
   FPGA5 <- vplat.llpint.physicalDrivers.unixCommDrivers[5];
   FPGA6 -> vplat.llpint.physicalDrivers.unixCommDrivers[6]; 
   FPGA6 <- vplat.llpint.physicalDrivers.unixCommDrivers[6];  
   FPGA7 -> vplat.llpint.physicalDrivers.unixCommDrivers[7]; 
   FPGA7 <- vplat.llpint.physicalDrivers.unixCommDrivers[7];  
endplatform 

platform FPGA5 "config/pm/multifpga/fpga_submodels/fpga5_8.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA0 <- vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA1 -> vplat.llpint.physicalDrivers.unixCommDrivers[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.unixCommDrivers[1];
   FPGA2 -> vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA2 <- vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA3 -> vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA3 <- vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA4 -> vplat.llpint.physicalDrivers.unixCommDrivers[4]; 
   FPGA4 <- vplat.llpint.physicalDrivers.unixCommDrivers[4];
   FPGA6 -> vplat.llpint.physicalDrivers.unixCommDrivers[6]; 
   FPGA6 <- vplat.llpint.physicalDrivers.unixCommDrivers[6];  
   FPGA7 -> vplat.llpint.physicalDrivers.unixCommDrivers[7]; 
   FPGA7 <- vplat.llpint.physicalDrivers.unixCommDrivers[7];  
endplatform 

platform FPGA6 "config/pm/multifpga/fpga_submodels/fpga6_8.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA0 <- vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA1 -> vplat.llpint.physicalDrivers.unixCommDrivers[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.unixCommDrivers[1];
   FPGA2 -> vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA2 <- vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA3 -> vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA3 <- vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA4 -> vplat.llpint.physicalDrivers.unixCommDrivers[4]; 
   FPGA4 <- vplat.llpint.physicalDrivers.unixCommDrivers[4];
   FPGA5 -> vplat.llpint.physicalDrivers.unixCommDrivers[5]; 
   FPGA5 <- vplat.llpint.physicalDrivers.unixCommDrivers[5];  
   FPGA7 -> vplat.llpint.physicalDrivers.unixCommDrivers[7]; 
   FPGA7 <- vplat.llpint.physicalDrivers.unixCommDrivers[7];  
endplatform 

platform FPGA7 "config/pm/multifpga/fpga_submodels/fpga7_8.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA0 <- vplat.llpint.physicalDrivers.unixCommDrivers[0]; 
   FPGA1 -> vplat.llpint.physicalDrivers.unixCommDrivers[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.unixCommDrivers[1];
   FPGA2 -> vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA2 <- vplat.llpint.physicalDrivers.unixCommDrivers[2]; 
   FPGA3 -> vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA3 <- vplat.llpint.physicalDrivers.unixCommDrivers[3]; 
   FPGA4 -> vplat.llpint.physicalDrivers.unixCommDrivers[4]; 
   FPGA4 <- vplat.llpint.physicalDrivers.unixCommDrivers[4];
   FPGA5 -> vplat.llpint.physicalDrivers.unixCommDrivers[5]; 
   FPGA5 <- vplat.llpint.physicalDrivers.unixCommDrivers[5];  
   FPGA6 -> vplat.llpint.physicalDrivers.unixCommDrivers[6]; 
   FPGA6 <- vplat.llpint.physicalDrivers.unixCommDrivers[6];  
endplatform 
