m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Desktop/FPGA/cputop_student/simulation/modelsim
vAddressingUnit
Z1 !s110 1670030716
!i10b 1
!s100 d@OFORNljPmVDLA[J]0zS0
IFHTe[=g23`gA0RXGBZUC63
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
w1670027818
8D:/Desktop/FPGA/cputop_student/AddressingUnit.v
FD:/Desktop/FPGA/cputop_student/AddressingUnit.v
L0 8
Z3 OV;L;10.3d;59
r1
!s85 0
31
!s108 1670030716.175000
!s107 D:/Desktop/FPGA/cputop_student/AddressingUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Desktop/FPGA/cputop_student|D:/Desktop/FPGA/cputop_student/AddressingUnit.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work +incdir+D:/Desktop/FPGA/cputop_student
n@addressing@unit
vAddressingUnit_vlg_tst
R1
!i10b 1
!s100 i_@ffMT3bml4goN3D7DMO1
I@JBifQC5k2U@2Ki=o[>VT2
R2
R0
w1669809156
8D:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt
FD:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt
L0 28
R3
r1
!s85 0
31
!s108 1670030716.259000
!s107 D:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Desktop/FPGA/cputop_student/simulation/modelsim|D:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt|
!i113 1
R4
!s92 -vlog01compat -work work +incdir+D:/Desktop/FPGA/cputop_student/simulation/modelsim
n@addressing@unit_vlg_tst
vAddressLogic
R1
!i10b 1
!s100 4n82z5U]lgleh<Pc;hZD<0
IPZ`MmS52U@FjgbHgU=T[W2
R2
R0
w1669483407
8D:/Desktop/FPGA/cputop_student/AddressLogic.v
FD:/Desktop/FPGA/cputop_student/AddressLogic.v
L0 8
R3
r1
!s85 0
31
!s108 1670030716.090000
!s107 D:/Desktop/FPGA/cputop_student/AddressLogic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Desktop/FPGA/cputop_student|D:/Desktop/FPGA/cputop_student/AddressLogic.v|
!i113 1
R4
R5
n@address@logic
vPLL
!s110 1670030715
!i10b 1
!s100 >aJV0Bk=>h3ih6>c2AM113
I33<QfE=L=HZ<0jcY@06hK3
R2
R0
w1473385686
8D:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo
FD:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo
L0 31
R3
r1
!s85 0
31
!s108 1670030715.888000
!s107 D:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo|
!s90 -reportprogress|300|D:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo|
!i113 1
n@p@l@l
vProgramCounter
R1
!i10b 1
!s100 elBo>z87QL5<k4b@;^okB1
I]^X02:oWS251a8I@zm^7O1
R2
R0
w1669483449
8D:/Desktop/FPGA/cputop_student/ProgramCounter.v
FD:/Desktop/FPGA/cputop_student/ProgramCounter.v
L0 8
R3
r1
!s85 0
31
!s108 1670030716.007000
!s107 D:/Desktop/FPGA/cputop_student/ProgramCounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Desktop/FPGA/cputop_student|D:/Desktop/FPGA/cputop_student/ProgramCounter.v|
!i113 1
R4
R5
n@program@counter
