
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/yuan/Desktop/FPGA/button/pa.fromHdl.tcl
# create_project -name button -dir "/home/yuan/Desktop/FPGA/button/planAhead_run_2" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "button.ucf" [current_fileset -constrset]
Adding file '/home/yuan/Desktop/FPGA/button/button.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {freq_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {button.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top button $srcset
# add_files [list {button.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/yuan/Desktop/FPGA/button/freq_divider.v" into library work
Analyzing Verilog file "/home/yuan/Desktop/FPGA/button/button.v" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/yuan/Desktop/FPGA/button/button.ucf]
Finished Parsing UCF File [/home/yuan/Desktop/FPGA/button/button.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 44f70956
open_rtl_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.805 ; gain = 127.426
update_compile_order -fileset sim_1
startgroup
set_property package_pin P4 [get_ports BUTTON0]
endgroup
startgroup
set_property package_pin E6 [get_ports BUTTON1]
endgroup
set_property package_pin "" [get_ports [list  BUTTON2]]
startgroup
set_property package_pin F6 [get_ports BUTTON1]
endgroup
startgroup
set_property package_pin E4 [get_ports BUTTON2]
endgroup
startgroup
set_property package_pin F5 [get_ports BUTTON3]
endgroup
startgroup
set_property package_pin E13 [get_ports LED0]
endgroup
startgroup
set_property package_pin C14 [get_ports LED1]
endgroup
startgroup
set_property package_pin C4 [get_ports LED2]
endgroup
startgroup
set_property package_pin A4 [get_ports LED3]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin D14 [get_ports reset]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon May  6 10:50:03 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
