
TIMER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005f0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000664  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800060  00800060  00000664  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000664  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000694  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000040  00000000  00000000  000006d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000009a8  00000000  00000000  00000710  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000006c5  00000000  00000000  000010b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000071f  00000000  00000000  0000177d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000058  00000000  00000000  00001e9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004d9  00000000  00000000  00001ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000000db  00000000  00000000  000023cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000020  00000000  00000000  000024a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 39 00 	jmp	0x72	; 0x72 <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	39 01       	movw	r6, r18
  56:	3d 01       	movw	r6, r26
  58:	41 01       	movw	r8, r2
  5a:	45 01       	movw	r8, r10
  5c:	49 01       	movw	r8, r18
  5e:	50 01       	movw	r10, r0
  60:	57 01       	movw	r10, r14
  62:	5e 01       	movw	r10, r28
  64:	62 01       	movw	r12, r4
  66:	69 01       	movw	r12, r18
  68:	70 01       	movw	r14, r0
  6a:	77 01       	movw	r14, r14
  6c:	7b 01       	movw	r14, r22
  6e:	82 01       	movw	r16, r4
  70:	89 01       	movw	r16, r18

00000072 <__ctors_end>:
  72:	11 24       	eor	r1, r1
  74:	1f be       	out	0x3f, r1	; 63
  76:	cf e5       	ldi	r28, 0x5F	; 95
  78:	d8 e0       	ldi	r29, 0x08	; 8
  7a:	de bf       	out	0x3e, r29	; 62
  7c:	cd bf       	out	0x3d, r28	; 61

0000007e <__do_clear_bss>:
  7e:	20 e0       	ldi	r18, 0x00	; 0
  80:	a0 e6       	ldi	r26, 0x60	; 96
  82:	b0 e0       	ldi	r27, 0x00	; 0
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a3 36       	cpi	r26, 0x63	; 99
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 4d 00 	call	0x9a	; 0x9a <main>
  92:	0c 94 f6 02 	jmp	0x5ec	; 0x5ec <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <main>:
#define F_CPU 8000000UL
#include "TIMER.h"
#include <util/delay.h>

int main(void)
{
  9a:	cf 93       	push	r28
  9c:	df 93       	push	r29
  9e:	cd b7       	in	r28, 0x3d	; 61
  a0:	de b7       	in	r29, 0x3e	; 62
  a2:	62 97       	sbiw	r28, 0x12	; 18
  a4:	0f b6       	in	r0, 0x3f	; 63
  a6:	f8 94       	cli
  a8:	de bf       	out	0x3e, r29	; 62
  aa:	0f be       	out	0x3f, r0	; 63
  ac:	cd bf       	out	0x3d, r28	; 61
	t_init t1;
	t1.timer_n = TIMER_0;
  ae:	19 82       	std	Y+1, r1	; 0x01
	t1.mode = TIMER_0_FAST_PWM_MODE;
  b0:	83 e0       	ldi	r24, 0x03	; 3
  b2:	8a 83       	std	Y+2, r24	; 0x02
	t1.clock_select = CLK_8_MODE ;
  b4:	88 e0       	ldi	r24, 0x08	; 8
  b6:	90 e0       	ldi	r25, 0x00	; 0
  b8:	a0 e0       	ldi	r26, 0x00	; 0
  ba:	b0 e0       	ldi	r27, 0x00	; 0
  bc:	8e 83       	std	Y+6, r24	; 0x06
  be:	9f 83       	std	Y+7, r25	; 0x07
  c0:	a8 87       	std	Y+8, r26	; 0x08
  c2:	b9 87       	std	Y+9, r27	; 0x09
	t1.com	 = CLEAR_OC_MODE ;
  c4:	82 e0       	ldi	r24, 0x02	; 2
  c6:	8b 83       	std	Y+3, r24	; 0x03
	TIMER_INIT(&t1);
  c8:	ce 01       	movw	r24, r28
  ca:	01 96       	adiw	r24, 0x01	; 1
  cc:	0e 94 80 00 	call	0x100	; 0x100 <TIMER_INIT>
    while (1) 
    {
		for(int i = 0 ; i<255 ; i++)
  d0:	80 e0       	ldi	r24, 0x00	; 0
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	08 c0       	rjmp	.+16     	; 0xe6 <main+0x4c>
		{
			TIMER_0_OUTPUT_COMPARE_REG = i ;
  d6:	8c bf       	out	0x3c, r24	; 60
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  d8:	ef e3       	ldi	r30, 0x3F	; 63
  da:	fc e9       	ldi	r31, 0x9C	; 156
  dc:	31 97       	sbiw	r30, 0x01	; 1
  de:	f1 f7       	brne	.-4      	; 0xdc <main+0x42>
  e0:	00 c0       	rjmp	.+0      	; 0xe2 <main+0x48>
  e2:	00 00       	nop
	t1.clock_select = CLK_8_MODE ;
	t1.com	 = CLEAR_OC_MODE ;
	TIMER_INIT(&t1);
    while (1) 
    {
		for(int i = 0 ; i<255 ; i++)
  e4:	01 96       	adiw	r24, 0x01	; 1
  e6:	8f 3f       	cpi	r24, 0xFF	; 255
  e8:	91 05       	cpc	r25, r1
  ea:	ac f3       	brlt	.-22     	; 0xd6 <main+0x3c>
  ec:	ff ef       	ldi	r31, 0xFF	; 255
  ee:	23 e2       	ldi	r18, 0x23	; 35
  f0:	84 ef       	ldi	r24, 0xF4	; 244
  f2:	f1 50       	subi	r31, 0x01	; 1
  f4:	20 40       	sbci	r18, 0x00	; 0
  f6:	80 40       	sbci	r24, 0x00	; 0
  f8:	e1 f7       	brne	.-8      	; 0xf2 <main+0x58>
  fa:	00 c0       	rjmp	.+0      	; 0xfc <main+0x62>
  fc:	00 00       	nop
  fe:	e8 cf       	rjmp	.-48     	; 0xd0 <main+0x36>

00000100 <TIMER_INIT>:

// TIMER 0 STATUS
uint8_t TIMER_STATUS[TIMER_NUMBERS];

unsigned int TIMER_INIT(t_init *param)
{
 100:	dc 01       	movw	r26, r24
	if (TIMER_STATUS[param->timer_n] == NOT_INIT)
 102:	8c 91       	ld	r24, X
 104:	e8 2f       	mov	r30, r24
 106:	f0 e0       	ldi	r31, 0x00	; 0
 108:	e0 5a       	subi	r30, 0xA0	; 160
 10a:	ff 4f       	sbci	r31, 0xFF	; 255
 10c:	90 81       	ld	r25, Z
 10e:	91 11       	cpse	r25, r1
 110:	4f c2       	rjmp	.+1182   	; 0x5b0 <__EEPROM_REGION_LENGTH__+0x1b0>
	{
		switch(param->timer_n)
 112:	81 30       	cpi	r24, 0x01	; 1
 114:	09 f4       	brne	.+2      	; 0x118 <TIMER_INIT+0x18>
 116:	9e c0       	rjmp	.+316    	; 0x254 <TIMER_INIT+0x154>
 118:	20 f0       	brcs	.+8      	; 0x122 <TIMER_INIT+0x22>
 11a:	82 30       	cpi	r24, 0x02	; 2
 11c:	09 f4       	brne	.+2      	; 0x120 <TIMER_INIT+0x20>
 11e:	a7 c1       	rjmp	.+846    	; 0x46e <__EEPROM_REGION_LENGTH__+0x6e>
 120:	44 c2       	rjmp	.+1160   	; 0x5aa <__EEPROM_REGION_LENGTH__+0x1aa>
		{
			// Timer 0 INIT.
			case TIMER_0 :
			switch(param->mode)
 122:	11 96       	adiw	r26, 0x01	; 1
 124:	8c 91       	ld	r24, X
 126:	11 97       	sbiw	r26, 0x01	; 1
 128:	82 30       	cpi	r24, 0x02	; 2
 12a:	41 f0       	breq	.+16     	; 0x13c <TIMER_INIT+0x3c>
 12c:	83 30       	cpi	r24, 0x03	; 3
 12e:	51 f0       	breq	.+20     	; 0x144 <TIMER_INIT+0x44>
 130:	81 30       	cpi	r24, 0x01	; 1
 132:	59 f4       	brne	.+22     	; 0x14a <TIMER_INIT+0x4a>
			{
				case TIMER_0_PWM_PHASE_CORRECT_MODE :
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0);
 134:	83 b7       	in	r24, 0x33	; 51
 136:	80 64       	ori	r24, 0x40	; 64
 138:	83 bf       	out	0x33, r24	; 51
				break;
 13a:	07 c0       	rjmp	.+14     	; 0x14a <TIMER_INIT+0x4a>
				
				case TIMER_0_CTC_MODE :
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1);
 13c:	83 b7       	in	r24, 0x33	; 51
 13e:	88 60       	ori	r24, 0x08	; 8
 140:	83 bf       	out	0x33, r24	; 51
				break;
 142:	03 c0       	rjmp	.+6      	; 0x14a <TIMER_INIT+0x4a>
				
				case TIMER_0_FAST_PWM_MODE :
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_0)|ENABLE(TIMER_0_WAVEFORME_GENERATOR_MODE_BIT_1);
 144:	83 b7       	in	r24, 0x33	; 51
 146:	88 64       	ori	r24, 0x48	; 72
 148:	83 bf       	out	0x33, r24	; 51
				break;
			}
			switch(param->com)
 14a:	12 96       	adiw	r26, 0x02	; 2
 14c:	8c 91       	ld	r24, X
 14e:	12 97       	sbiw	r26, 0x02	; 2
 150:	82 30       	cpi	r24, 0x02	; 2
 152:	89 f0       	breq	.+34     	; 0x176 <TIMER_INIT+0x76>
 154:	83 30       	cpi	r24, 0x03	; 3
 156:	99 f0       	breq	.+38     	; 0x17e <TIMER_INIT+0x7e>
 158:	81 30       	cpi	r24, 0x01	; 1
 15a:	a1 f4       	brne	.+40     	; 0x184 <TIMER_INIT+0x84>
			{
				case TOGGLE_OC_MODE : 
				if ((param->mode == TIMER_0_PWM_PHASE_CORRECT_MODE )||(param->mode == TIMER_0_FAST_PWM_MODE))
 15c:	11 96       	adiw	r26, 0x01	; 1
 15e:	8c 91       	ld	r24, X
 160:	11 97       	sbiw	r26, 0x01	; 1
 162:	81 30       	cpi	r24, 0x01	; 1
 164:	09 f4       	brne	.+2      	; 0x168 <TIMER_INIT+0x68>
 166:	27 c2       	rjmp	.+1102   	; 0x5b6 <__EEPROM_REGION_LENGTH__+0x1b6>
 168:	83 30       	cpi	r24, 0x03	; 3
 16a:	09 f4       	brne	.+2      	; 0x16e <TIMER_INIT+0x6e>
 16c:	27 c2       	rjmp	.+1102   	; 0x5bc <__EEPROM_REGION_LENGTH__+0x1bc>
				{
					return FAILED;
				}
				else{
					TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_COMPARE_MATCH_BIT_0);
 16e:	83 b7       	in	r24, 0x33	; 51
 170:	80 61       	ori	r24, 0x10	; 16
 172:	83 bf       	out	0x33, r24	; 51
				}
				break;
 174:	07 c0       	rjmp	.+14     	; 0x184 <TIMER_INIT+0x84>
				
				case CLEAR_OC_MODE :
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_COMPARE_MATCH_BIT_1);
 176:	83 b7       	in	r24, 0x33	; 51
 178:	80 62       	ori	r24, 0x20	; 32
 17a:	83 bf       	out	0x33, r24	; 51
				break;
 17c:	03 c0       	rjmp	.+6      	; 0x184 <TIMER_INIT+0x84>
				
				case  SET_OC_MODE : 
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_COMPARE_MATCH_BIT_0) | ENABLE(TIMER_0_COMPARE_MATCH_BIT_1);
 17e:	83 b7       	in	r24, 0x33	; 51
 180:	80 63       	ori	r24, 0x30	; 48
 182:	83 bf       	out	0x33, r24	; 51
				break;
			}
			switch(param->clock_select)
 184:	15 96       	adiw	r26, 0x05	; 5
 186:	4d 91       	ld	r20, X+
 188:	5d 91       	ld	r21, X+
 18a:	6d 91       	ld	r22, X+
 18c:	7c 91       	ld	r23, X
 18e:	18 97       	sbiw	r26, 0x08	; 8
 190:	43 30       	cpi	r20, 0x03	; 3
 192:	51 05       	cpc	r21, r1
 194:	61 05       	cpc	r22, r1
 196:	71 05       	cpc	r23, r1
 198:	c9 f1       	breq	.+114    	; 0x20c <TIMER_INIT+0x10c>
 19a:	40 f4       	brcc	.+16     	; 0x1ac <TIMER_INIT+0xac>
 19c:	41 30       	cpi	r20, 0x01	; 1
 19e:	51 05       	cpc	r21, r1
 1a0:	61 05       	cpc	r22, r1
 1a2:	71 05       	cpc	r23, r1
 1a4:	d9 f0       	breq	.+54     	; 0x1dc <TIMER_INIT+0xdc>
 1a6:	08 f4       	brcc	.+2      	; 0x1aa <TIMER_INIT+0xaa>
 1a8:	0c c2       	rjmp	.+1048   	; 0x5c2 <__EEPROM_REGION_LENGTH__+0x1c2>
 1aa:	2c c0       	rjmp	.+88     	; 0x204 <TIMER_INIT+0x104>
 1ac:	40 34       	cpi	r20, 0x40	; 64
 1ae:	51 05       	cpc	r21, r1
 1b0:	61 05       	cpc	r22, r1
 1b2:	71 05       	cpc	r23, r1
 1b4:	d9 f0       	breq	.+54     	; 0x1ec <TIMER_INIT+0xec>
 1b6:	30 f4       	brcc	.+12     	; 0x1c4 <TIMER_INIT+0xc4>
 1b8:	48 30       	cpi	r20, 0x08	; 8
 1ba:	51 05       	cpc	r21, r1
 1bc:	61 05       	cpc	r22, r1
 1be:	71 05       	cpc	r23, r1
 1c0:	89 f0       	breq	.+34     	; 0x1e4 <TIMER_INIT+0xe4>
 1c2:	27 c0       	rjmp	.+78     	; 0x212 <TIMER_INIT+0x112>
 1c4:	41 15       	cp	r20, r1
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	58 07       	cpc	r21, r24
 1ca:	61 05       	cpc	r22, r1
 1cc:	71 05       	cpc	r23, r1
 1ce:	91 f0       	breq	.+36     	; 0x1f4 <TIMER_INIT+0xf4>
 1d0:	41 15       	cp	r20, r1
 1d2:	54 40       	sbci	r21, 0x04	; 4
 1d4:	61 05       	cpc	r22, r1
 1d6:	71 05       	cpc	r23, r1
 1d8:	89 f0       	breq	.+34     	; 0x1fc <TIMER_INIT+0xfc>
 1da:	1b c0       	rjmp	.+54     	; 0x212 <TIMER_INIT+0x112>
				case NO_CLOCK_SOURCE_MODE : 
				return FAILED_NO_CLOCK_SOURCE ;
				break;
				
				case NO_PRESCALING_MODE :
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_CLOCK_SELECT_BIT_0);
 1dc:	83 b7       	in	r24, 0x33	; 51
 1de:	81 60       	ori	r24, 0x01	; 1
 1e0:	83 bf       	out	0x33, r24	; 51
				break;
 1e2:	17 c0       	rjmp	.+46     	; 0x212 <TIMER_INIT+0x112>
				
				case CLK_8_MODE :
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_CLOCK_SELECT_BIT_1);
 1e4:	83 b7       	in	r24, 0x33	; 51
 1e6:	82 60       	ori	r24, 0x02	; 2
 1e8:	83 bf       	out	0x33, r24	; 51
				break;
 1ea:	13 c0       	rjmp	.+38     	; 0x212 <TIMER_INIT+0x112>
				
				case CLK_64_MODE:
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_0_CLOCK_SELECT_BIT_1);
 1ec:	83 b7       	in	r24, 0x33	; 51
 1ee:	83 60       	ori	r24, 0x03	; 3
 1f0:	83 bf       	out	0x33, r24	; 51
				break;
 1f2:	0f c0       	rjmp	.+30     	; 0x212 <TIMER_INIT+0x112>
				
				case CLK_256_MODE:
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_CLOCK_SELECT_BIT_2);
 1f4:	83 b7       	in	r24, 0x33	; 51
 1f6:	84 60       	ori	r24, 0x04	; 4
 1f8:	83 bf       	out	0x33, r24	; 51
				break;
 1fa:	0b c0       	rjmp	.+22     	; 0x212 <TIMER_INIT+0x112>
				
				case CLK_1024_MODE:
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_0_CLOCK_SELECT_BIT_2);
 1fc:	83 b7       	in	r24, 0x33	; 51
 1fe:	85 60       	ori	r24, 0x05	; 5
 200:	83 bf       	out	0x33, r24	; 51
				break;
 202:	07 c0       	rjmp	.+14     	; 0x212 <TIMER_INIT+0x112>
				
				case FALLING_EDGE_MODE :
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_CLOCK_SELECT_BIT_1) | ENABLE(TIMER_0_CLOCK_SELECT_BIT_2);
 204:	83 b7       	in	r24, 0x33	; 51
 206:	86 60       	ori	r24, 0x06	; 6
 208:	83 bf       	out	0x33, r24	; 51
				break;
 20a:	03 c0       	rjmp	.+6      	; 0x212 <TIMER_INIT+0x112>
				
				case RISING_EDGE_MODE :
				TIMER_0_CONTROL_REG |= ENABLE(TIMER_0_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_0_CLOCK_SELECT_BIT_1) | ENABLE(TIMER_0_CLOCK_SELECT_BIT_2);
 20c:	83 b7       	in	r24, 0x33	; 51
 20e:	87 60       	ori	r24, 0x07	; 7
 210:	83 bf       	out	0x33, r24	; 51
				break;
			}
			if(param->compare_match_interrupt_enable == ENABLE_OUTPUT_COMPARE_MATCH_INTERRUPT )
 212:	19 96       	adiw	r26, 0x09	; 9
 214:	8c 91       	ld	r24, X
 216:	19 97       	sbiw	r26, 0x09	; 9
 218:	81 30       	cpi	r24, 0x01	; 1
 21a:	19 f4       	brne	.+6      	; 0x222 <TIMER_INIT+0x122>
			{
				TIMER_INTERRUPT_MASK_REG |= ENABLE(TIMER_0_OUTPUT_COMPARE_MATCH_INTERRUPT_ENABLE); 
 21c:	89 b7       	in	r24, 0x39	; 57
 21e:	82 60       	ori	r24, 0x02	; 2
 220:	89 bf       	out	0x39, r24	; 57
			}
			
			if(param->overflow_interrupt_enable == ENABLE_OVERFLOW_INTERRUPT)
 222:	1c 96       	adiw	r26, 0x0c	; 12
 224:	8c 91       	ld	r24, X
 226:	1c 97       	sbiw	r26, 0x0c	; 12
 228:	82 30       	cpi	r24, 0x02	; 2
 22a:	19 f4       	brne	.+6      	; 0x232 <TIMER_INIT+0x132>
			{
				TIMER_INTERRUPT_MASK_REG |= ENABLE(TIMER_0_OVERFLOW_INTERRUPT_ENABLE);
 22c:	89 b7       	in	r24, 0x39	; 57
 22e:	81 60       	ori	r24, 0x01	; 1
 230:	89 bf       	out	0x39, r24	; 57
			}
			
			if (param->ENABLE_TIMER_0_PIN == INIT)
 232:	1e 96       	adiw	r26, 0x0e	; 14
 234:	8c 91       	ld	r24, X
 236:	1e 97       	sbiw	r26, 0x0e	; 14
 238:	81 30       	cpi	r24, 0x01	; 1
 23a:	19 f4       	brne	.+6      	; 0x242 <TIMER_INIT+0x142>
			{
				TIMER_0_DDR |= ENABLE(TIMER_0_PIN);
 23c:	87 b3       	in	r24, 0x17	; 23
 23e:	88 60       	ori	r24, 0x08	; 8
 240:	87 bb       	out	0x17, r24	; 23
			}
			TIMER_STATUS[param->timer_n] = INIT;
 242:	ec 91       	ld	r30, X
 244:	f0 e0       	ldi	r31, 0x00	; 0
 246:	e0 5a       	subi	r30, 0xA0	; 160
 248:	ff 4f       	sbci	r31, 0xFF	; 255
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	80 83       	st	Z, r24
			return DONE ;
 24e:	83 e0       	ldi	r24, 0x03	; 3
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	08 95       	ret
			break;
			
			
			// Timer 1
			case TIMER_1 :
			switch(param->mode)
 254:	11 96       	adiw	r26, 0x01	; 1
 256:	ec 91       	ld	r30, X
 258:	11 97       	sbiw	r26, 0x01	; 1
 25a:	4e 2f       	mov	r20, r30
 25c:	50 e0       	ldi	r21, 0x00	; 0
 25e:	fa 01       	movw	r30, r20
 260:	31 97       	sbiw	r30, 0x01	; 1
 262:	ef 30       	cpi	r30, 0x0F	; 15
 264:	f1 05       	cpc	r31, r1
 266:	08 f0       	brcs	.+2      	; 0x26a <TIMER_INIT+0x16a>
 268:	5a c0       	rjmp	.+180    	; 0x31e <TIMER_INIT+0x21e>
 26a:	e6 5d       	subi	r30, 0xD6	; 214
 26c:	ff 4f       	sbci	r31, 0xFF	; 255
 26e:	0c 94 f0 02 	jmp	0x5e0	; 0x5e0 <__tablejump2__>
			{
				case TIMER_1_PWM_PHASE_CORRECT_8_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_0);
 272:	8f b5       	in	r24, 0x2f	; 47
 274:	81 60       	ori	r24, 0x01	; 1
 276:	8f bd       	out	0x2f, r24	; 47
				break;
 278:	52 c0       	rjmp	.+164    	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_PWM_PHASE_CORRECT_9_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_1);
 27a:	8f b5       	in	r24, 0x2f	; 47
 27c:	82 60       	ori	r24, 0x02	; 2
 27e:	8f bd       	out	0x2f, r24	; 47
				break;
 280:	4e c0       	rjmp	.+156    	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_PWM_PHASE_CORRECT_10_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_1);
 282:	8f b5       	in	r24, 0x2f	; 47
 284:	83 60       	ori	r24, 0x03	; 3
 286:	8f bd       	out	0x2f, r24	; 47
				break;
 288:	4a c0       	rjmp	.+148    	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_CTC_OCR_MODE:
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_2);
 28a:	8e b5       	in	r24, 0x2e	; 46
 28c:	88 60       	ori	r24, 0x08	; 8
 28e:	8e bd       	out	0x2e, r24	; 46
				break;
 290:	46 c0       	rjmp	.+140    	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_FAST_PWM_8_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_0);
 292:	8f b5       	in	r24, 0x2f	; 47
 294:	81 60       	ori	r24, 0x01	; 1
 296:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_2);
 298:	8e b5       	in	r24, 0x2e	; 46
 29a:	88 60       	ori	r24, 0x08	; 8
 29c:	8e bd       	out	0x2e, r24	; 46
				break;
 29e:	3f c0       	rjmp	.+126    	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_FAST_PWM_9_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_1);
 2a0:	8f b5       	in	r24, 0x2f	; 47
 2a2:	82 60       	ori	r24, 0x02	; 2
 2a4:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_2);
 2a6:	8e b5       	in	r24, 0x2e	; 46
 2a8:	88 60       	ori	r24, 0x08	; 8
 2aa:	8e bd       	out	0x2e, r24	; 46
				break;
 2ac:	38 c0       	rjmp	.+112    	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_FAST_PWM_10_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_1);
 2ae:	8f b5       	in	r24, 0x2f	; 47
 2b0:	83 60       	ori	r24, 0x03	; 3
 2b2:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_2);
 2b4:	8e b5       	in	r24, 0x2e	; 46
 2b6:	88 60       	ori	r24, 0x08	; 8
 2b8:	8e bd       	out	0x2e, r24	; 46
				break;
 2ba:	31 c0       	rjmp	.+98     	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_PWM_FREQUENCY_CORRECT_ICR_MODE:
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_3);
 2bc:	8e b5       	in	r24, 0x2e	; 46
 2be:	80 61       	ori	r24, 0x10	; 16
 2c0:	8e bd       	out	0x2e, r24	; 46
				break;
 2c2:	2d c0       	rjmp	.+90     	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_PWM_FREQUENCY_CORRECT_OCR_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_0);
 2c4:	8f b5       	in	r24, 0x2f	; 47
 2c6:	81 60       	ori	r24, 0x01	; 1
 2c8:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_3);
 2ca:	8e b5       	in	r24, 0x2e	; 46
 2cc:	80 61       	ori	r24, 0x10	; 16
 2ce:	8e bd       	out	0x2e, r24	; 46
				break;
 2d0:	26 c0       	rjmp	.+76     	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_PWM_PHASE_CORRECT_ICR_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_1);
 2d2:	8f b5       	in	r24, 0x2f	; 47
 2d4:	82 60       	ori	r24, 0x02	; 2
 2d6:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_3);
 2d8:	8e b5       	in	r24, 0x2e	; 46
 2da:	80 61       	ori	r24, 0x10	; 16
 2dc:	8e bd       	out	0x2e, r24	; 46
				break;
 2de:	1f c0       	rjmp	.+62     	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_PWM_PHASE_CORRECT_OCR_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_1);
 2e0:	8f b5       	in	r24, 0x2f	; 47
 2e2:	83 60       	ori	r24, 0x03	; 3
 2e4:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_3);
 2e6:	8e b5       	in	r24, 0x2e	; 46
 2e8:	80 61       	ori	r24, 0x10	; 16
 2ea:	8e bd       	out	0x2e, r24	; 46
				break;
 2ec:	18 c0       	rjmp	.+48     	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_CTC_ICR_MODE:
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_2) | ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_3);
 2ee:	8e b5       	in	r24, 0x2e	; 46
 2f0:	88 61       	ori	r24, 0x18	; 24
 2f2:	8e bd       	out	0x2e, r24	; 46
				break;
 2f4:	14 c0       	rjmp	.+40     	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_RESERVED_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_0);
 2f6:	8f b5       	in	r24, 0x2f	; 47
 2f8:	81 60       	ori	r24, 0x01	; 1
 2fa:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_2) | ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_3);
 2fc:	8e b5       	in	r24, 0x2e	; 46
 2fe:	88 61       	ori	r24, 0x18	; 24
 300:	8e bd       	out	0x2e, r24	; 46
				break;
 302:	0d c0       	rjmp	.+26     	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_FAST_PWM_ICR_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_1);
 304:	8f b5       	in	r24, 0x2f	; 47
 306:	82 60       	ori	r24, 0x02	; 2
 308:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_2) | ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_3);
 30a:	8e b5       	in	r24, 0x2e	; 46
 30c:	88 61       	ori	r24, 0x18	; 24
 30e:	8e bd       	out	0x2e, r24	; 46
				break;
 310:	06 c0       	rjmp	.+12     	; 0x31e <TIMER_INIT+0x21e>
				
				case TIMER_1_FAST_PWM_OCR_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_1);
 312:	8f b5       	in	r24, 0x2f	; 47
 314:	83 60       	ori	r24, 0x03	; 3
 316:	8f bd       	out	0x2f, r24	; 47
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_2) | ENABLE(TIMER_1_WAVEFORME_GENERATOR_MODE_BIT_3);
 318:	8e b5       	in	r24, 0x2e	; 46
 31a:	88 61       	ori	r24, 0x18	; 24
 31c:	8e bd       	out	0x2e, r24	; 46
				break;
			}
			
			switch(param->com1a)
 31e:	13 96       	adiw	r26, 0x03	; 3
 320:	8c 91       	ld	r24, X
 322:	13 97       	sbiw	r26, 0x03	; 3
 324:	85 30       	cpi	r24, 0x05	; 5
 326:	41 f0       	breq	.+16     	; 0x338 <TIMER_INIT+0x238>
 328:	86 30       	cpi	r24, 0x06	; 6
 32a:	51 f0       	breq	.+20     	; 0x340 <TIMER_INIT+0x240>
 32c:	84 30       	cpi	r24, 0x04	; 4
 32e:	59 f4       	brne	.+22     	; 0x346 <TIMER_INIT+0x246>
			{
				case TOGGLE_OC_OCR1A_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_COMPARE_MATCH_BIT_A_0);
 330:	8f b5       	in	r24, 0x2f	; 47
 332:	80 64       	ori	r24, 0x40	; 64
 334:	8f bd       	out	0x2f, r24	; 47
				break;
 336:	07 c0       	rjmp	.+14     	; 0x346 <TIMER_INIT+0x246>
				
				case CLEAR_OC_OCR1A_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_COMPARE_MATCH_BIT_A_1);
 338:	8f b5       	in	r24, 0x2f	; 47
 33a:	80 68       	ori	r24, 0x80	; 128
 33c:	8f bd       	out	0x2f, r24	; 47
				break;
 33e:	03 c0       	rjmp	.+6      	; 0x346 <TIMER_INIT+0x246>
				
				case SET_OC_OCR1A_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_COMPARE_MATCH_BIT_A_0) | ENABLE(TIMER_1_COMPARE_MATCH_BIT_A_1);
 340:	8f b5       	in	r24, 0x2f	; 47
 342:	80 6c       	ori	r24, 0xC0	; 192
 344:	8f bd       	out	0x2f, r24	; 47
				break;
			}
			
			switch(param->com1b)
 346:	14 96       	adiw	r26, 0x04	; 4
 348:	8c 91       	ld	r24, X
 34a:	14 97       	sbiw	r26, 0x04	; 4
 34c:	88 30       	cpi	r24, 0x08	; 8
 34e:	41 f0       	breq	.+16     	; 0x360 <TIMER_INIT+0x260>
 350:	89 30       	cpi	r24, 0x09	; 9
 352:	51 f0       	breq	.+20     	; 0x368 <TIMER_INIT+0x268>
 354:	87 30       	cpi	r24, 0x07	; 7
 356:	59 f4       	brne	.+22     	; 0x36e <TIMER_INIT+0x26e>
			{
				case TOGGLE_OC_OCR1B_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_COMPARE_MATCH_BIT_B_0);
 358:	8f b5       	in	r24, 0x2f	; 47
 35a:	80 61       	ori	r24, 0x10	; 16
 35c:	8f bd       	out	0x2f, r24	; 47
				break;
 35e:	07 c0       	rjmp	.+14     	; 0x36e <TIMER_INIT+0x26e>
				
				case CLEAR_OC_OCR1B_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_COMPARE_MATCH_BIT_B_1);
 360:	8f b5       	in	r24, 0x2f	; 47
 362:	80 62       	ori	r24, 0x20	; 32
 364:	8f bd       	out	0x2f, r24	; 47
				break;
 366:	03 c0       	rjmp	.+6      	; 0x36e <TIMER_INIT+0x26e>
				
				case SET_OC_OCR1B_MODE:
				TIMER_1_CONTROL_A_REG |= ENABLE(TIMER_1_COMPARE_MATCH_BIT_B_0) | ENABLE(TIMER_1_COMPARE_MATCH_BIT_B_1);
 368:	8f b5       	in	r24, 0x2f	; 47
 36a:	80 63       	ori	r24, 0x30	; 48
 36c:	8f bd       	out	0x2f, r24	; 47
				break;
			}
			
			switch(param->clock_select)
 36e:	15 96       	adiw	r26, 0x05	; 5
 370:	4d 91       	ld	r20, X+
 372:	5d 91       	ld	r21, X+
 374:	6d 91       	ld	r22, X+
 376:	7c 91       	ld	r23, X
 378:	18 97       	sbiw	r26, 0x08	; 8
 37a:	43 30       	cpi	r20, 0x03	; 3
 37c:	51 05       	cpc	r21, r1
 37e:	61 05       	cpc	r22, r1
 380:	71 05       	cpc	r23, r1
 382:	c9 f1       	breq	.+114    	; 0x3f6 <TIMER_INIT+0x2f6>
 384:	40 f4       	brcc	.+16     	; 0x396 <TIMER_INIT+0x296>
 386:	41 30       	cpi	r20, 0x01	; 1
 388:	51 05       	cpc	r21, r1
 38a:	61 05       	cpc	r22, r1
 38c:	71 05       	cpc	r23, r1
 38e:	d9 f0       	breq	.+54     	; 0x3c6 <TIMER_INIT+0x2c6>
 390:	08 f4       	brcc	.+2      	; 0x394 <TIMER_INIT+0x294>
 392:	1a c1       	rjmp	.+564    	; 0x5c8 <__EEPROM_REGION_LENGTH__+0x1c8>
 394:	2c c0       	rjmp	.+88     	; 0x3ee <TIMER_INIT+0x2ee>
 396:	40 34       	cpi	r20, 0x40	; 64
 398:	51 05       	cpc	r21, r1
 39a:	61 05       	cpc	r22, r1
 39c:	71 05       	cpc	r23, r1
 39e:	d9 f0       	breq	.+54     	; 0x3d6 <TIMER_INIT+0x2d6>
 3a0:	30 f4       	brcc	.+12     	; 0x3ae <TIMER_INIT+0x2ae>
 3a2:	48 30       	cpi	r20, 0x08	; 8
 3a4:	51 05       	cpc	r21, r1
 3a6:	61 05       	cpc	r22, r1
 3a8:	71 05       	cpc	r23, r1
 3aa:	89 f0       	breq	.+34     	; 0x3ce <TIMER_INIT+0x2ce>
 3ac:	27 c0       	rjmp	.+78     	; 0x3fc <TIMER_INIT+0x2fc>
 3ae:	41 15       	cp	r20, r1
 3b0:	81 e0       	ldi	r24, 0x01	; 1
 3b2:	58 07       	cpc	r21, r24
 3b4:	61 05       	cpc	r22, r1
 3b6:	71 05       	cpc	r23, r1
 3b8:	91 f0       	breq	.+36     	; 0x3de <TIMER_INIT+0x2de>
 3ba:	41 15       	cp	r20, r1
 3bc:	54 40       	sbci	r21, 0x04	; 4
 3be:	61 05       	cpc	r22, r1
 3c0:	71 05       	cpc	r23, r1
 3c2:	89 f0       	breq	.+34     	; 0x3e6 <TIMER_INIT+0x2e6>
 3c4:	1b c0       	rjmp	.+54     	; 0x3fc <TIMER_INIT+0x2fc>
				case NO_CLOCK_SOURCE_MODE : 
				return FAILED_NO_CLOCK_SOURCE;
				break;
				
				case NO_PRESCALING_MODE :
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_CLOCK_SELECT_BIT_0);
 3c6:	8e b5       	in	r24, 0x2e	; 46
 3c8:	81 60       	ori	r24, 0x01	; 1
 3ca:	8e bd       	out	0x2e, r24	; 46
				break;
 3cc:	17 c0       	rjmp	.+46     	; 0x3fc <TIMER_INIT+0x2fc>
				
				case CLK_8_MODE :
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_CLOCK_SELECT_BIT_1);
 3ce:	8e b5       	in	r24, 0x2e	; 46
 3d0:	82 60       	ori	r24, 0x02	; 2
 3d2:	8e bd       	out	0x2e, r24	; 46
				break;
 3d4:	13 c0       	rjmp	.+38     	; 0x3fc <TIMER_INIT+0x2fc>
				
				case CLK_64_MODE :
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_0_CLOCK_SELECT_BIT_1);
 3d6:	8e b5       	in	r24, 0x2e	; 46
 3d8:	83 60       	ori	r24, 0x03	; 3
 3da:	8e bd       	out	0x2e, r24	; 46
				break;
 3dc:	0f c0       	rjmp	.+30     	; 0x3fc <TIMER_INIT+0x2fc>
				
				case CLK_256_MODE :
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_CLOCK_SELECT_BIT_2);
 3de:	8e b5       	in	r24, 0x2e	; 46
 3e0:	84 60       	ori	r24, 0x04	; 4
 3e2:	8e bd       	out	0x2e, r24	; 46
				break;
 3e4:	0b c0       	rjmp	.+22     	; 0x3fc <TIMER_INIT+0x2fc>
				
				case CLK_1024_MODE :
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_1_CLOCK_SELECT_BIT_2);
 3e6:	8e b5       	in	r24, 0x2e	; 46
 3e8:	85 60       	ori	r24, 0x05	; 5
 3ea:	8e bd       	out	0x2e, r24	; 46
				break;
 3ec:	07 c0       	rjmp	.+14     	; 0x3fc <TIMER_INIT+0x2fc>
				
				case FALLING_EDGE_MODE :
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_CLOCK_SELECT_BIT_1) | ENABLE(TIMER_1_CLOCK_SELECT_BIT_2);
 3ee:	8e b5       	in	r24, 0x2e	; 46
 3f0:	86 60       	ori	r24, 0x06	; 6
 3f2:	8e bd       	out	0x2e, r24	; 46
				break;
 3f4:	03 c0       	rjmp	.+6      	; 0x3fc <TIMER_INIT+0x2fc>
				
				case RISING_EDGE_MODE :
				TIMER_1_CONTROL_B_REG |= ENABLE(TIMER_1_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_1_CLOCK_SELECT_BIT_1) | ENABLE(TIMER_1_CLOCK_SELECT_BIT_2);
 3f6:	8e b5       	in	r24, 0x2e	; 46
 3f8:	87 60       	ori	r24, 0x07	; 7
 3fa:	8e bd       	out	0x2e, r24	; 46
				break;
			}
			
			if(param->compare_match_A_interrupt_enable == ENABLE_OUTPUT_COMPARE_A_MATCH_INTERRUPT )
 3fc:	1a 96       	adiw	r26, 0x0a	; 10
 3fe:	8c 91       	ld	r24, X
 400:	1a 97       	sbiw	r26, 0x0a	; 10
 402:	84 30       	cpi	r24, 0x04	; 4
 404:	19 f4       	brne	.+6      	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
			{
				TIMER_INTERRUPT_MASK_REG |= ENABLE(TIMER_1_OUTPUT_COMPARE_A_MATCH_INTERRUPT_ENABLE);
 406:	89 b7       	in	r24, 0x39	; 57
 408:	80 61       	ori	r24, 0x10	; 16
 40a:	89 bf       	out	0x39, r24	; 57
			}
			
			if(param->compare_match_B_interrupt_enable == ENABLE_OUTPUT_COMPARE_B_MATCH_INTERRUPT )
 40c:	1b 96       	adiw	r26, 0x0b	; 11
 40e:	8c 91       	ld	r24, X
 410:	1b 97       	sbiw	r26, 0x0b	; 11
 412:	85 30       	cpi	r24, 0x05	; 5
 414:	19 f4       	brne	.+6      	; 0x41c <__EEPROM_REGION_LENGTH__+0x1c>
			{
				TIMER_INTERRUPT_MASK_REG |= ENABLE(TIMER_1_OUTPUT_COMPARE_B_MATCH_INTERRUPT_ENABLE);
 416:	89 b7       	in	r24, 0x39	; 57
 418:	88 60       	ori	r24, 0x08	; 8
 41a:	89 bf       	out	0x39, r24	; 57
			}
			
			if(param->input_capture_interrupt_enable == ENABLE_INPUT_CAPTURE_INTERRUPT )
 41c:	1d 96       	adiw	r26, 0x0d	; 13
 41e:	8c 91       	ld	r24, X
 420:	1d 97       	sbiw	r26, 0x0d	; 13
 422:	83 30       	cpi	r24, 0x03	; 3
 424:	19 f4       	brne	.+6      	; 0x42c <__EEPROM_REGION_LENGTH__+0x2c>
			{
				TIMER_INTERRUPT_MASK_REG |= ENABLE(TIMER_1_INPUT_CAPTURE_INTERRUPT_ENABLE);
 426:	89 b7       	in	r24, 0x39	; 57
 428:	80 62       	ori	r24, 0x20	; 32
 42a:	89 bf       	out	0x39, r24	; 57
			}
			
			if(param->overflow_interrupt_enable == ENABLE_OVERFLOW_INTERRUPT)
 42c:	1c 96       	adiw	r26, 0x0c	; 12
 42e:	8c 91       	ld	r24, X
 430:	1c 97       	sbiw	r26, 0x0c	; 12
 432:	82 30       	cpi	r24, 0x02	; 2
 434:	19 f4       	brne	.+6      	; 0x43c <__EEPROM_REGION_LENGTH__+0x3c>
			{
				TIMER_INTERRUPT_MASK_REG |= ENABLE(TIMER_1_OVERFLOW_INTERRUPT_ENABLE);
 436:	89 b7       	in	r24, 0x39	; 57
 438:	84 60       	ori	r24, 0x04	; 4
 43a:	89 bf       	out	0x39, r24	; 57
			}
			
			if (param->ENABLE_TIMER_1_A_PIN == INIT)
 43c:	1f 96       	adiw	r26, 0x0f	; 15
 43e:	8c 91       	ld	r24, X
 440:	1f 97       	sbiw	r26, 0x0f	; 15
 442:	81 30       	cpi	r24, 0x01	; 1
 444:	19 f4       	brne	.+6      	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
			{
				TIMER_1_A_DDR |= ENABLE(TIMER_1_A_PIN);
 446:	81 b3       	in	r24, 0x11	; 17
 448:	80 62       	ori	r24, 0x20	; 32
 44a:	81 bb       	out	0x11, r24	; 17
			}
			
			if (param->ENABLE_TIMER_1_B_PIN == INIT)
 44c:	50 96       	adiw	r26, 0x10	; 16
 44e:	8c 91       	ld	r24, X
 450:	50 97       	sbiw	r26, 0x10	; 16
 452:	81 30       	cpi	r24, 0x01	; 1
 454:	19 f4       	brne	.+6      	; 0x45c <__EEPROM_REGION_LENGTH__+0x5c>
			{
				TIMER_1_B_DDR |= ENABLE(TIMER_1_B_PIN);
 456:	81 b3       	in	r24, 0x11	; 17
 458:	80 61       	ori	r24, 0x10	; 16
 45a:	81 bb       	out	0x11, r24	; 17
			}
			TIMER_STATUS[param->timer_n] = INIT;
 45c:	ec 91       	ld	r30, X
 45e:	f0 e0       	ldi	r31, 0x00	; 0
 460:	e0 5a       	subi	r30, 0xA0	; 160
 462:	ff 4f       	sbci	r31, 0xFF	; 255
 464:	81 e0       	ldi	r24, 0x01	; 1
 466:	80 83       	st	Z, r24
			return DONE ;
 468:	83 e0       	ldi	r24, 0x03	; 3
 46a:	90 e0       	ldi	r25, 0x00	; 0
 46c:	08 95       	ret
			break;
			
			
			// TIIMER 2
			case TIMER_2:
			switch(param->mode)
 46e:	11 96       	adiw	r26, 0x01	; 1
 470:	8c 91       	ld	r24, X
 472:	11 97       	sbiw	r26, 0x01	; 1
 474:	82 30       	cpi	r24, 0x02	; 2
 476:	41 f0       	breq	.+16     	; 0x488 <__EEPROM_REGION_LENGTH__+0x88>
 478:	83 30       	cpi	r24, 0x03	; 3
 47a:	51 f0       	breq	.+20     	; 0x490 <__EEPROM_REGION_LENGTH__+0x90>
 47c:	81 30       	cpi	r24, 0x01	; 1
 47e:	59 f4       	brne	.+22     	; 0x496 <__EEPROM_REGION_LENGTH__+0x96>
			{
				case TIMER_2_PWM_PHASE_CORRECT_MODE:
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_WAVEFORME_GENERATOR_MODE_BIT_0);
 480:	85 b5       	in	r24, 0x25	; 37
 482:	80 64       	ori	r24, 0x40	; 64
 484:	85 bd       	out	0x25, r24	; 37
				break;
 486:	07 c0       	rjmp	.+14     	; 0x496 <__EEPROM_REGION_LENGTH__+0x96>
				
				case TIMER_2_CTC_MODE:
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_WAVEFORME_GENERATOR_MODE_BIT_1);
 488:	85 b5       	in	r24, 0x25	; 37
 48a:	88 60       	ori	r24, 0x08	; 8
 48c:	85 bd       	out	0x25, r24	; 37
				break;
 48e:	03 c0       	rjmp	.+6      	; 0x496 <__EEPROM_REGION_LENGTH__+0x96>
				
				case TIMER_2_FAST_PWM_MODE:
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_WAVEFORME_GENERATOR_MODE_BIT_0) | ENABLE(TIMER_2_WAVEFORME_GENERATOR_MODE_BIT_1);
 490:	85 b5       	in	r24, 0x25	; 37
 492:	88 64       	ori	r24, 0x48	; 72
 494:	85 bd       	out	0x25, r24	; 37
				break;
			}
			
			switch(param->com)
 496:	12 96       	adiw	r26, 0x02	; 2
 498:	8c 91       	ld	r24, X
 49a:	12 97       	sbiw	r26, 0x02	; 2
 49c:	82 30       	cpi	r24, 0x02	; 2
 49e:	89 f0       	breq	.+34     	; 0x4c2 <__EEPROM_REGION_LENGTH__+0xc2>
 4a0:	83 30       	cpi	r24, 0x03	; 3
 4a2:	99 f0       	breq	.+38     	; 0x4ca <__EEPROM_REGION_LENGTH__+0xca>
 4a4:	81 30       	cpi	r24, 0x01	; 1
 4a6:	a1 f4       	brne	.+40     	; 0x4d0 <__EEPROM_REGION_LENGTH__+0xd0>
			{
				case TOGGLE_OC_MODE :
				if ((param->mode == TIMER_2_PWM_PHASE_CORRECT_MODE )||(param->mode == TIMER_2_FAST_PWM_MODE))
 4a8:	11 96       	adiw	r26, 0x01	; 1
 4aa:	8c 91       	ld	r24, X
 4ac:	11 97       	sbiw	r26, 0x01	; 1
 4ae:	81 30       	cpi	r24, 0x01	; 1
 4b0:	09 f4       	brne	.+2      	; 0x4b4 <__EEPROM_REGION_LENGTH__+0xb4>
 4b2:	8d c0       	rjmp	.+282    	; 0x5ce <__EEPROM_REGION_LENGTH__+0x1ce>
 4b4:	83 30       	cpi	r24, 0x03	; 3
 4b6:	09 f4       	brne	.+2      	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
 4b8:	8d c0       	rjmp	.+282    	; 0x5d4 <__EEPROM_REGION_LENGTH__+0x1d4>
				{
					return FAILED;
				}
				else{
					TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_COMPARE_MATCH_BIT_0);
 4ba:	85 b5       	in	r24, 0x25	; 37
 4bc:	80 61       	ori	r24, 0x10	; 16
 4be:	85 bd       	out	0x25, r24	; 37
				}
				break;
 4c0:	07 c0       	rjmp	.+14     	; 0x4d0 <__EEPROM_REGION_LENGTH__+0xd0>
				
				case CLEAR_OC_MODE :
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_COMPARE_MATCH_BIT_1);
 4c2:	85 b5       	in	r24, 0x25	; 37
 4c4:	80 62       	ori	r24, 0x20	; 32
 4c6:	85 bd       	out	0x25, r24	; 37
				break;
 4c8:	03 c0       	rjmp	.+6      	; 0x4d0 <__EEPROM_REGION_LENGTH__+0xd0>
				
				case  SET_OC_MODE :
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_COMPARE_MATCH_BIT_0) | ENABLE(TIMER_2_COMPARE_MATCH_BIT_1);
 4ca:	85 b5       	in	r24, 0x25	; 37
 4cc:	80 63       	ori	r24, 0x30	; 48
 4ce:	85 bd       	out	0x25, r24	; 37
				break;
			}
			
			switch(param->clock_select)
 4d0:	15 96       	adiw	r26, 0x05	; 5
 4d2:	4d 91       	ld	r20, X+
 4d4:	5d 91       	ld	r21, X+
 4d6:	6d 91       	ld	r22, X+
 4d8:	7c 91       	ld	r23, X
 4da:	18 97       	sbiw	r26, 0x08	; 8
 4dc:	40 32       	cpi	r20, 0x20	; 32
 4de:	51 05       	cpc	r21, r1
 4e0:	61 05       	cpc	r22, r1
 4e2:	71 05       	cpc	r23, r1
 4e4:	71 f1       	breq	.+92     	; 0x542 <__EEPROM_REGION_LENGTH__+0x142>
 4e6:	68 f4       	brcc	.+26     	; 0x502 <__EEPROM_REGION_LENGTH__+0x102>
 4e8:	41 30       	cpi	r20, 0x01	; 1
 4ea:	51 05       	cpc	r21, r1
 4ec:	61 05       	cpc	r22, r1
 4ee:	71 05       	cpc	r23, r1
 4f0:	01 f1       	breq	.+64     	; 0x532 <__EEPROM_REGION_LENGTH__+0x132>
 4f2:	08 f4       	brcc	.+2      	; 0x4f6 <__EEPROM_REGION_LENGTH__+0xf6>
 4f4:	72 c0       	rjmp	.+228    	; 0x5da <__EEPROM_REGION_LENGTH__+0x1da>
 4f6:	48 30       	cpi	r20, 0x08	; 8
 4f8:	51 05       	cpc	r21, r1
 4fa:	61 05       	cpc	r22, r1
 4fc:	71 05       	cpc	r23, r1
 4fe:	e9 f0       	breq	.+58     	; 0x53a <__EEPROM_REGION_LENGTH__+0x13a>
 500:	33 c0       	rjmp	.+102    	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
 502:	40 38       	cpi	r20, 0x80	; 128
 504:	51 05       	cpc	r21, r1
 506:	61 05       	cpc	r22, r1
 508:	71 05       	cpc	r23, r1
 50a:	19 f1       	breq	.+70     	; 0x552 <__EEPROM_REGION_LENGTH__+0x152>
 50c:	30 f4       	brcc	.+12     	; 0x51a <__EEPROM_REGION_LENGTH__+0x11a>
 50e:	40 34       	cpi	r20, 0x40	; 64
 510:	51 05       	cpc	r21, r1
 512:	61 05       	cpc	r22, r1
 514:	71 05       	cpc	r23, r1
 516:	c9 f0       	breq	.+50     	; 0x54a <__EEPROM_REGION_LENGTH__+0x14a>
 518:	27 c0       	rjmp	.+78     	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
 51a:	41 15       	cp	r20, r1
 51c:	81 e0       	ldi	r24, 0x01	; 1
 51e:	58 07       	cpc	r21, r24
 520:	61 05       	cpc	r22, r1
 522:	71 05       	cpc	r23, r1
 524:	d1 f0       	breq	.+52     	; 0x55a <__EEPROM_REGION_LENGTH__+0x15a>
 526:	41 15       	cp	r20, r1
 528:	54 40       	sbci	r21, 0x04	; 4
 52a:	61 05       	cpc	r22, r1
 52c:	71 05       	cpc	r23, r1
 52e:	c9 f0       	breq	.+50     	; 0x562 <__EEPROM_REGION_LENGTH__+0x162>
 530:	1b c0       	rjmp	.+54     	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
				case NO_CLOCK_SOURCE_MODE :
				return FAILED_NO_CLOCK_SOURCE ;
				break;
				
				case NO_PRESCALING_MODE :
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_CLOCK_SELECT_BIT_0);
 532:	85 b5       	in	r24, 0x25	; 37
 534:	81 60       	ori	r24, 0x01	; 1
 536:	85 bd       	out	0x25, r24	; 37
				break;
 538:	17 c0       	rjmp	.+46     	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
				
				case CLK_8_MODE :
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_CLOCK_SELECT_BIT_1);
 53a:	85 b5       	in	r24, 0x25	; 37
 53c:	82 60       	ori	r24, 0x02	; 2
 53e:	85 bd       	out	0x25, r24	; 37
				break;
 540:	13 c0       	rjmp	.+38     	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
				
				case CLK_32_MODE:
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_2_CLOCK_SELECT_BIT_1);
 542:	85 b5       	in	r24, 0x25	; 37
 544:	83 60       	ori	r24, 0x03	; 3
 546:	85 bd       	out	0x25, r24	; 37
				break;
 548:	0f c0       	rjmp	.+30     	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
				
				case CLK_64_MODE:
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_CLOCK_SELECT_BIT_2);
 54a:	85 b5       	in	r24, 0x25	; 37
 54c:	84 60       	ori	r24, 0x04	; 4
 54e:	85 bd       	out	0x25, r24	; 37
				break;
 550:	0b c0       	rjmp	.+22     	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
				
				case CLK_128_MODE:
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_2_CLOCK_SELECT_BIT_2);
 552:	85 b5       	in	r24, 0x25	; 37
 554:	85 60       	ori	r24, 0x05	; 5
 556:	85 bd       	out	0x25, r24	; 37
				break;
 558:	07 c0       	rjmp	.+14     	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
				
				case CLK_256_MODE :
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_CLOCK_SELECT_BIT_1) | ENABLE(TIMER_2_CLOCK_SELECT_BIT_2);
 55a:	85 b5       	in	r24, 0x25	; 37
 55c:	86 60       	ori	r24, 0x06	; 6
 55e:	85 bd       	out	0x25, r24	; 37
				break;
 560:	03 c0       	rjmp	.+6      	; 0x568 <__EEPROM_REGION_LENGTH__+0x168>
				
				case CLK_1024_MODE :
				TIMER_2_CONTROL_REG |= ENABLE(TIMER_2_CLOCK_SELECT_BIT_0) | ENABLE(TIMER_2_CLOCK_SELECT_BIT_1) | ENABLE(TIMER_2_CLOCK_SELECT_BIT_2);
 562:	85 b5       	in	r24, 0x25	; 37
 564:	87 60       	ori	r24, 0x07	; 7
 566:	85 bd       	out	0x25, r24	; 37
				break;
			}
			if(param->compare_match_interrupt_enable == ENABLE_OUTPUT_COMPARE_MATCH_INTERRUPT )
 568:	19 96       	adiw	r26, 0x09	; 9
 56a:	8c 91       	ld	r24, X
 56c:	19 97       	sbiw	r26, 0x09	; 9
 56e:	81 30       	cpi	r24, 0x01	; 1
 570:	19 f4       	brne	.+6      	; 0x578 <__EEPROM_REGION_LENGTH__+0x178>
			{
				TIMER_INTERRUPT_MASK_REG |= ENABLE(TIMER_0_OUTPUT_COMPARE_MATCH_INTERRUPT_ENABLE);
 572:	89 b7       	in	r24, 0x39	; 57
 574:	82 60       	ori	r24, 0x02	; 2
 576:	89 bf       	out	0x39, r24	; 57
			}
			
			if(param->overflow_interrupt_enable == ENABLE_OVERFLOW_INTERRUPT)
 578:	1c 96       	adiw	r26, 0x0c	; 12
 57a:	8c 91       	ld	r24, X
 57c:	1c 97       	sbiw	r26, 0x0c	; 12
 57e:	82 30       	cpi	r24, 0x02	; 2
 580:	19 f4       	brne	.+6      	; 0x588 <__EEPROM_REGION_LENGTH__+0x188>
			{
				TIMER_INTERRUPT_MASK_REG |= ENABLE(TIMER_0_OVERFLOW_INTERRUPT_ENABLE);
 582:	89 b7       	in	r24, 0x39	; 57
 584:	81 60       	ori	r24, 0x01	; 1
 586:	89 bf       	out	0x39, r24	; 57
			}
			if (param->ENABLE_TIMER_2_PIN == INIT)
 588:	51 96       	adiw	r26, 0x11	; 17
 58a:	8c 91       	ld	r24, X
 58c:	51 97       	sbiw	r26, 0x11	; 17
 58e:	81 30       	cpi	r24, 0x01	; 1
 590:	19 f4       	brne	.+6      	; 0x598 <__EEPROM_REGION_LENGTH__+0x198>
			{
				TIMER_2_DDR |= ENABLE(TIMER_2_PIN);
 592:	81 b3       	in	r24, 0x11	; 17
 594:	80 68       	ori	r24, 0x80	; 128
 596:	81 bb       	out	0x11, r24	; 17
			}
			TIMER_STATUS[param->timer_n] = INIT;
 598:	ec 91       	ld	r30, X
 59a:	f0 e0       	ldi	r31, 0x00	; 0
 59c:	e0 5a       	subi	r30, 0xA0	; 160
 59e:	ff 4f       	sbci	r31, 0xFF	; 255
 5a0:	81 e0       	ldi	r24, 0x01	; 1
 5a2:	80 83       	st	Z, r24
			return DONE ;
 5a4:	83 e0       	ldi	r24, 0x03	; 3
 5a6:	90 e0       	ldi	r25, 0x00	; 0
 5a8:	08 95       	ret
		}
	}
	else{
		return FAILED_INIT_BEFORE;
	}
	return TIMER_STATUS[param->timer_n];
 5aa:	89 2f       	mov	r24, r25
 5ac:	90 e0       	ldi	r25, 0x00	; 0
 5ae:	08 95       	ret
			return DONE ;
			break;
		}
	}
	else{
		return FAILED_INIT_BEFORE;
 5b0:	84 e0       	ldi	r24, 0x04	; 4
 5b2:	90 e0       	ldi	r25, 0x00	; 0
 5b4:	08 95       	ret
			switch(param->com)
			{
				case TOGGLE_OC_MODE : 
				if ((param->mode == TIMER_0_PWM_PHASE_CORRECT_MODE )||(param->mode == TIMER_0_FAST_PWM_MODE))
				{
					return FAILED;
 5b6:	82 e0       	ldi	r24, 0x02	; 2
 5b8:	90 e0       	ldi	r25, 0x00	; 0
 5ba:	08 95       	ret
 5bc:	82 e0       	ldi	r24, 0x02	; 2
 5be:	90 e0       	ldi	r25, 0x00	; 0
 5c0:	08 95       	ret
				break;
			}
			switch(param->clock_select)
			{
				case NO_CLOCK_SOURCE_MODE : 
				return FAILED_NO_CLOCK_SOURCE ;
 5c2:	85 e0       	ldi	r24, 0x05	; 5
 5c4:	90 e0       	ldi	r25, 0x00	; 0
 5c6:	08 95       	ret
			}
			
			switch(param->clock_select)
			{
				case NO_CLOCK_SOURCE_MODE : 
				return FAILED_NO_CLOCK_SOURCE;
 5c8:	85 e0       	ldi	r24, 0x05	; 5
 5ca:	90 e0       	ldi	r25, 0x00	; 0
 5cc:	08 95       	ret
			switch(param->com)
			{
				case TOGGLE_OC_MODE :
				if ((param->mode == TIMER_2_PWM_PHASE_CORRECT_MODE )||(param->mode == TIMER_2_FAST_PWM_MODE))
				{
					return FAILED;
 5ce:	82 e0       	ldi	r24, 0x02	; 2
 5d0:	90 e0       	ldi	r25, 0x00	; 0
 5d2:	08 95       	ret
 5d4:	82 e0       	ldi	r24, 0x02	; 2
 5d6:	90 e0       	ldi	r25, 0x00	; 0
 5d8:	08 95       	ret
			}
			
			switch(param->clock_select)
			{
				case NO_CLOCK_SOURCE_MODE :
				return FAILED_NO_CLOCK_SOURCE ;
 5da:	85 e0       	ldi	r24, 0x05	; 5
 5dc:	90 e0       	ldi	r25, 0x00	; 0
	}
	else{
		return FAILED_INIT_BEFORE;
	}
	return TIMER_STATUS[param->timer_n];
}
 5de:	08 95       	ret

000005e0 <__tablejump2__>:
 5e0:	ee 0f       	add	r30, r30
 5e2:	ff 1f       	adc	r31, r31
 5e4:	05 90       	lpm	r0, Z+
 5e6:	f4 91       	lpm	r31, Z
 5e8:	e0 2d       	mov	r30, r0
 5ea:	09 94       	ijmp

000005ec <_exit>:
 5ec:	f8 94       	cli

000005ee <__stop_program>:
 5ee:	ff cf       	rjmp	.-2      	; 0x5ee <__stop_program>
