// Seed: 2311836712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5 = ~id_2;
  assign id_1 = id_5;
  assign id_4 = 1;
  logic [7:0] id_6;
  initial @(posedge id_2 or posedge id_6[1] or posedge 1) id_1 = id_3;
endmodule
module module_1 (
    input supply0 id_0
);
  integer id_2;
  initial id_2 = #1 "";
  tri0 id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
  assign id_2 = id_3 ^ 1'b0;
endmodule
